Fitter report for SoCKit_Top
Tue May 10 08:41:44 2016
Quartus II 32-bit Version 13.1.1 Build 166 11/26/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue May 10 08:41:43 2016       ;
; Quartus II 32-bit Version       ; 13.1.1 Build 166 11/26/2013 SJ Full Version ;
; Revision Name                   ; SoCKit_Top                                  ;
; Top-level Entity Name           ; SoCKit_Top                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C8ES                            ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 14,996 / 41,910 ( 36 % )                    ;
; Total registers                 ; 12122                                       ;
; Total pins                      ; 289 / 499 ( 58 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 281,632 / 5,662,720 ( 5 % )                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX Channels          ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate full fit report during ECO compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; I/O Assignment Warnings                                         ;
+---------------------------------+-------------------------------+
; Pin Name                        ; Reason                        ;
+---------------------------------+-------------------------------+
; VGA_B[0]                        ; Incomplete set of assignments ;
; VGA_B[1]                        ; Incomplete set of assignments ;
; VGA_B[2]                        ; Incomplete set of assignments ;
; VGA_B[3]                        ; Incomplete set of assignments ;
; VGA_B[4]                        ; Incomplete set of assignments ;
; VGA_B[5]                        ; Incomplete set of assignments ;
; VGA_B[6]                        ; Incomplete set of assignments ;
; VGA_B[7]                        ; Incomplete set of assignments ;
; VGA_BLANK_n                     ; Incomplete set of assignments ;
; VGA_CLK                         ; Incomplete set of assignments ;
; VGA_G[0]                        ; Incomplete set of assignments ;
; VGA_G[1]                        ; Incomplete set of assignments ;
; VGA_G[2]                        ; Incomplete set of assignments ;
; VGA_G[3]                        ; Incomplete set of assignments ;
; VGA_G[4]                        ; Incomplete set of assignments ;
; VGA_G[5]                        ; Incomplete set of assignments ;
; VGA_G[6]                        ; Incomplete set of assignments ;
; VGA_G[7]                        ; Incomplete set of assignments ;
; VGA_HS                          ; Incomplete set of assignments ;
; VGA_R[0]                        ; Incomplete set of assignments ;
; VGA_R[1]                        ; Incomplete set of assignments ;
; VGA_R[2]                        ; Incomplete set of assignments ;
; VGA_R[3]                        ; Incomplete set of assignments ;
; VGA_R[4]                        ; Incomplete set of assignments ;
; VGA_R[5]                        ; Incomplete set of assignments ;
; VGA_R[6]                        ; Incomplete set of assignments ;
; VGA_R[7]                        ; Incomplete set of assignments ;
; VGA_VS                          ; Incomplete set of assignments ;
; KEY[2]                          ; Incomplete set of assignments ;
; LED[1]                          ; Incomplete set of assignments ;
; KEY[1]                          ; Incomplete set of assignments ;
; LED[0]                          ; Incomplete set of assignments ;
; KEY[3]                          ; Incomplete set of assignments ;
; LED[2]                          ; Incomplete set of assignments ;
; LED[3]                          ; Incomplete set of assignments ;
; memory_mem_a[0]                 ; Missing slew rate             ;
; memory_mem_a[1]                 ; Missing slew rate             ;
; memory_mem_a[2]                 ; Missing slew rate             ;
; memory_mem_a[3]                 ; Missing slew rate             ;
; memory_mem_a[4]                 ; Missing slew rate             ;
; memory_mem_a[5]                 ; Missing slew rate             ;
; memory_mem_a[6]                 ; Missing slew rate             ;
; memory_mem_a[7]                 ; Missing slew rate             ;
; memory_mem_a[8]                 ; Missing slew rate             ;
; memory_mem_a[9]                 ; Missing slew rate             ;
; memory_mem_a[10]                ; Missing slew rate             ;
; memory_mem_a[11]                ; Missing slew rate             ;
; memory_mem_a[12]                ; Missing slew rate             ;
; memory_mem_a[13]                ; Missing slew rate             ;
; memory_mem_a[14]                ; Missing slew rate             ;
; memory_mem_ba[0]                ; Missing slew rate             ;
; memory_mem_ba[1]                ; Missing slew rate             ;
; memory_mem_ba[2]                ; Missing slew rate             ;
; memory_mem_cke                  ; Missing slew rate             ;
; memory_mem_cs_n                 ; Missing slew rate             ;
; memory_mem_ras_n                ; Missing slew rate             ;
; memory_mem_cas_n                ; Missing slew rate             ;
; memory_mem_we_n                 ; Missing slew rate             ;
; memory_mem_reset_n              ; Missing slew rate             ;
; memory_mem_odt                  ; Missing slew rate             ;
; hps_io_hps_io_emac1_inst_TX_CLK ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_TXD0   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_TXD1   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_TXD2   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_TXD3   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_MDC    ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_TX_CTL ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_SS0     ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_CLK     ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_CLK     ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_STP     ; Incomplete set of assignments ;
; hps_io_hps_io_spim0_inst_CLK    ; Incomplete set of assignments ;
; hps_io_hps_io_spim0_inst_MOSI   ; Incomplete set of assignments ;
; hps_io_hps_io_spim0_inst_SS0    ; Incomplete set of assignments ;
; hps_io_hps_io_spim1_inst_CLK    ; Incomplete set of assignments ;
; hps_io_hps_io_spim1_inst_MOSI   ; Incomplete set of assignments ;
; hps_io_hps_io_spim1_inst_SS0    ; Incomplete set of assignments ;
; hps_io_hps_io_uart0_inst_TX     ; Incomplete set of assignments ;
; AUD_ADCDAT                      ; Incomplete set of assignments ;
; AUD_DACDAT                      ; Incomplete set of assignments ;
; AUD_I2C_SCLK                    ; Incomplete set of assignments ;
; AUD_MUTE                        ; Incomplete set of assignments ;
; AUD_XCK                         ; Incomplete set of assignments ;
; FAN_CTRL                        ; Incomplete set of assignments ;
; HSMC_CLKIN_n[1]                 ; Incomplete set of assignments ;
; HSMC_CLKIN_n[2]                 ; Incomplete set of assignments ;
; HSMC_CLKIN_p[1]                 ; Incomplete set of assignments ;
; HSMC_CLKIN_p[2]                 ; Incomplete set of assignments ;
; HSMC_CLKOUT_n[1]                ; Incomplete set of assignments ;
; HSMC_CLKOUT_n[2]                ; Incomplete set of assignments ;
; HSMC_CLKOUT_p[1]                ; Incomplete set of assignments ;
; HSMC_CLKOUT_p[2]                ; Incomplete set of assignments ;
; HSMC_CLK_IN0                    ; Incomplete set of assignments ;
; HSMC_CLK_OUT0                   ; Incomplete set of assignments ;
; HSMC_SCL                        ; Incomplete set of assignments ;
; IRDA_RXD                        ; Incomplete set of assignments ;
; KEY[0]                          ; Incomplete set of assignments ;
; OSC_50_B3B                      ; Incomplete set of assignments ;
; OSC_50_B5B                      ; Incomplete set of assignments ;
; OSC_50_B8A                      ; Incomplete set of assignments ;
; PCIE_PERST_n                    ; Incomplete set of assignments ;
; PCIE_WAKE_n                     ; Incomplete set of assignments ;
; RESET_n                         ; Incomplete set of assignments ;
; TEMP_CS_n                       ; Incomplete set of assignments ;
; TEMP_DIN                        ; Incomplete set of assignments ;
; TEMP_DOUT                       ; Incomplete set of assignments ;
; TEMP_SCLK                       ; Incomplete set of assignments ;
; USB_B2_CLK                      ; Incomplete set of assignments ;
; USB_EMPTY                       ; Incomplete set of assignments ;
; USB_FULL                        ; Incomplete set of assignments ;
; USB_OE_n                        ; Incomplete set of assignments ;
; USB_RD_n                        ; Incomplete set of assignments ;
; USB_RESET_n                     ; Incomplete set of assignments ;
; USB_WR_n                        ; Incomplete set of assignments ;
; VGA_SYNC_n                      ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_MDIO   ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_IO0     ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_IO1     ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_IO2     ; Incomplete set of assignments ;
; hps_io_hps_io_qspi_inst_IO3     ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_CMD     ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_D0      ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_D1      ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_D2      ; Incomplete set of assignments ;
; hps_io_hps_io_sdio_inst_D3      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D0      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D1      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D2      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D3      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D4      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D5      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D6      ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_D7      ; Incomplete set of assignments ;
; hps_io_hps_io_i2c1_inst_SDA     ; Incomplete set of assignments ;
; hps_io_hps_io_i2c1_inst_SCL     ; Incomplete set of assignments ;
; AUD_ADCLRCK                     ; Incomplete set of assignments ;
; AUD_BCLK                        ; Incomplete set of assignments ;
; AUD_DACLRCK                     ; Incomplete set of assignments ;
; AUD_I2C_SDAT                    ; Incomplete set of assignments ;
; HSMC_D[0]                       ; Incomplete set of assignments ;
; HSMC_D[1]                       ; Incomplete set of assignments ;
; HSMC_D[2]                       ; Incomplete set of assignments ;
; HSMC_D[3]                       ; Incomplete set of assignments ;
; HSMC_RX_n[0]                    ; Incomplete set of assignments ;
; HSMC_RX_n[1]                    ; Incomplete set of assignments ;
; HSMC_RX_n[2]                    ; Incomplete set of assignments ;
; HSMC_RX_n[3]                    ; Incomplete set of assignments ;
; HSMC_RX_n[4]                    ; Incomplete set of assignments ;
; HSMC_RX_n[5]                    ; Incomplete set of assignments ;
; HSMC_RX_n[6]                    ; Incomplete set of assignments ;
; HSMC_RX_n[7]                    ; Incomplete set of assignments ;
; HSMC_RX_n[8]                    ; Incomplete set of assignments ;
; HSMC_RX_n[9]                    ; Incomplete set of assignments ;
; HSMC_RX_n[10]                   ; Incomplete set of assignments ;
; HSMC_RX_n[11]                   ; Incomplete set of assignments ;
; HSMC_RX_n[12]                   ; Incomplete set of assignments ;
; HSMC_RX_n[13]                   ; Incomplete set of assignments ;
; HSMC_RX_n[14]                   ; Incomplete set of assignments ;
; HSMC_RX_n[15]                   ; Incomplete set of assignments ;
; HSMC_RX_n[16]                   ; Incomplete set of assignments ;
; HSMC_RX_p[0]                    ; Incomplete set of assignments ;
; HSMC_RX_p[1]                    ; Incomplete set of assignments ;
; HSMC_RX_p[2]                    ; Incomplete set of assignments ;
; HSMC_RX_p[3]                    ; Incomplete set of assignments ;
; HSMC_RX_p[4]                    ; Incomplete set of assignments ;
; HSMC_RX_p[5]                    ; Incomplete set of assignments ;
; HSMC_RX_p[6]                    ; Incomplete set of assignments ;
; HSMC_RX_p[7]                    ; Incomplete set of assignments ;
; HSMC_RX_p[8]                    ; Incomplete set of assignments ;
; HSMC_RX_p[9]                    ; Incomplete set of assignments ;
; HSMC_RX_p[10]                   ; Incomplete set of assignments ;
; HSMC_RX_p[11]                   ; Incomplete set of assignments ;
; HSMC_RX_p[12]                   ; Incomplete set of assignments ;
; HSMC_RX_p[13]                   ; Incomplete set of assignments ;
; HSMC_RX_p[14]                   ; Incomplete set of assignments ;
; HSMC_RX_p[15]                   ; Incomplete set of assignments ;
; HSMC_RX_p[16]                   ; Incomplete set of assignments ;
; HSMC_SDA                        ; Incomplete set of assignments ;
; HSMC_TX_n[0]                    ; Incomplete set of assignments ;
; HSMC_TX_n[1]                    ; Incomplete set of assignments ;
; HSMC_TX_n[2]                    ; Incomplete set of assignments ;
; HSMC_TX_n[3]                    ; Incomplete set of assignments ;
; HSMC_TX_n[4]                    ; Incomplete set of assignments ;
; HSMC_TX_n[5]                    ; Incomplete set of assignments ;
; HSMC_TX_n[6]                    ; Incomplete set of assignments ;
; HSMC_TX_n[7]                    ; Incomplete set of assignments ;
; HSMC_TX_n[8]                    ; Incomplete set of assignments ;
; HSMC_TX_n[9]                    ; Incomplete set of assignments ;
; HSMC_TX_n[10]                   ; Incomplete set of assignments ;
; HSMC_TX_n[11]                   ; Incomplete set of assignments ;
; HSMC_TX_n[12]                   ; Incomplete set of assignments ;
; HSMC_TX_n[13]                   ; Incomplete set of assignments ;
; HSMC_TX_n[14]                   ; Incomplete set of assignments ;
; HSMC_TX_n[15]                   ; Incomplete set of assignments ;
; HSMC_TX_n[16]                   ; Incomplete set of assignments ;
; HSMC_TX_p[0]                    ; Incomplete set of assignments ;
; HSMC_TX_p[1]                    ; Incomplete set of assignments ;
; HSMC_TX_p[2]                    ; Incomplete set of assignments ;
; HSMC_TX_p[3]                    ; Incomplete set of assignments ;
; HSMC_TX_p[4]                    ; Incomplete set of assignments ;
; HSMC_TX_p[5]                    ; Incomplete set of assignments ;
; HSMC_TX_p[6]                    ; Incomplete set of assignments ;
; HSMC_TX_p[7]                    ; Incomplete set of assignments ;
; HSMC_TX_p[8]                    ; Incomplete set of assignments ;
; HSMC_TX_p[9]                    ; Incomplete set of assignments ;
; HSMC_TX_p[10]                   ; Incomplete set of assignments ;
; HSMC_TX_p[11]                   ; Incomplete set of assignments ;
; HSMC_TX_p[12]                   ; Incomplete set of assignments ;
; HSMC_TX_p[13]                   ; Incomplete set of assignments ;
; HSMC_TX_p[14]                   ; Incomplete set of assignments ;
; HSMC_TX_p[15]                   ; Incomplete set of assignments ;
; HSMC_TX_p[16]                   ; Incomplete set of assignments ;
; SI5338_SCL                      ; Incomplete set of assignments ;
; SI5338_SDA                      ; Incomplete set of assignments ;
; USB_B2_DATA[0]                  ; Incomplete set of assignments ;
; USB_B2_DATA[1]                  ; Incomplete set of assignments ;
; USB_B2_DATA[2]                  ; Incomplete set of assignments ;
; USB_B2_DATA[3]                  ; Incomplete set of assignments ;
; USB_B2_DATA[4]                  ; Incomplete set of assignments ;
; USB_B2_DATA[5]                  ; Incomplete set of assignments ;
; USB_B2_DATA[6]                  ; Incomplete set of assignments ;
; USB_B2_DATA[7]                  ; Incomplete set of assignments ;
; USB_SCL                         ; Incomplete set of assignments ;
; USB_SDA                         ; Incomplete set of assignments ;
; hps_io_hps_io_gpio_inst_GPIO00  ; Incomplete set of assignments ;
; OSC_50_B4A                      ; Incomplete set of assignments ;
; SW[1]                           ; Incomplete set of assignments ;
; SW[0]                           ; Incomplete set of assignments ;
; SW[2]                           ; Incomplete set of assignments ;
; SW[3]                           ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RXD0   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RXD1   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RXD2   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RXD3   ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RX_CLK ; Incomplete set of assignments ;
; hps_io_hps_io_emac1_inst_RX_CTL ; Incomplete set of assignments ;
; hps_io_hps_io_spim0_inst_MISO   ; Incomplete set of assignments ;
; hps_io_hps_io_spim1_inst_MISO   ; Incomplete set of assignments ;
; hps_io_hps_io_uart0_inst_RX     ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_CLK     ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_DIR     ; Incomplete set of assignments ;
; hps_io_hps_io_usb1_inst_NXT     ; Incomplete set of assignments ;
+---------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                        ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OSC_50_B4A~inputCLKENA0                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|k[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|k[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|py[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|py[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|state.CLEAN                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|state.CLEAN~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Container:container|state.UPDATE_FOR                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Container:container|state.UPDATE_FOR~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Minus                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Minus~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[0][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[0][2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[0][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[0][4]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1][1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1][3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[2][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[2][0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[2][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[2][3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[3][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[3][0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[3][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[3][3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[4][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[4][4]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[4][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[4][5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[5][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[5][0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[8][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[8][3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[11][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[11][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[24][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[24][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[30][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[30][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[34][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[34][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[39][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[39][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[45][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[45][4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[50][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[50][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[50][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[50][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[51][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[51][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[52][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[52][4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[53][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[53][4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[59][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[59][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[61][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[61][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[65][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[65][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[66][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[66][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[69][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[69][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[75][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[75][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[77][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[77][4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[79][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[79][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[82][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[82][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[83][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[83][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[84][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[84][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[85][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[85][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[86][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[86][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[88][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[88][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[91][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[91][1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[91][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[91][3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[92][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[92][3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[93][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[93][0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[94][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[94][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[94][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[94][5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[96][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[96][2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[99][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[99][3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[105][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[105][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[107][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[107][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[109][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[109][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[112][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[112][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[113][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[113][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[117][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[117][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[118][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[118][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[119][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[119][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[123][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[123][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[124][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[124][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[125][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[125][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[125][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[125][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[126][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[126][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[129][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[129][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[130][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[130][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[130][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[130][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[131][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[131][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[133][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[133][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[143][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[143][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[147][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[147][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[149][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[149][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[151][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[151][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[153][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[153][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[168][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[168][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[168][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[168][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[171][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[171][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[173][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[173][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[175][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[175][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[177][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[177][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[178][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[178][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[180][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[180][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[180][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[180][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[181][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[181][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[181][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[181][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[183][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[183][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[185][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[185][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[186][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[186][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[188][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[188][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[189][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[189][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[192][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[192][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[192][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[192][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[195][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[195][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[195][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[195][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[199][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[199][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[203][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[203][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[204][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[204][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[206][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[206][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[206][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[206][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[208][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[208][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[210][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[210][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[210][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[210][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[213][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[213][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[213][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[213][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[214][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[214][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[215][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[215][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[216][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[216][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[218][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[218][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[219][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[219][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[221][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[221][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[224][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[224][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[224][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[224][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[225][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[225][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[226][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[226][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[227][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[227][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[230][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[230][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[230][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[230][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[231][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[231][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[232][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[232][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[238][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[238][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[239][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[239][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[240][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[240][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[241][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[241][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[243][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[243][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[243][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[243][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[244][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[244][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[244][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[244][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[245][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[245][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[247][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[247][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[248][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[248][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[248][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[248][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[251][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[251][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[251][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[251][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[253][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[253][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[253][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[253][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[254][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[254][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[255][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[255][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[255][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[255][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[256][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[256][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[256][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[256][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[257][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[257][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[259][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[259][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[261][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[261][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[262][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[262][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[263][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[263][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[265][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[265][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[266][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[266][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[268][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[268][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[270][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[270][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[271][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[271][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[273][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[273][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[275][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[275][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[276][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[276][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[285][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[285][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[290][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[290][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[291][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[291][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[292][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[292][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[293][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[293][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[295][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[295][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[295][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[295][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[297][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[297][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[297][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[297][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[299][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[299][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[300][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[300][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[306][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[306][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[306][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[306][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[307][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[307][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[307][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[307][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[308][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[308][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[308][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[308][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[309][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[309][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[313][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[313][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[313][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[313][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[314][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[314][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[314][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[314][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[315][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[315][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[316][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[316][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[316][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[316][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[317][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[317][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[319][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[319][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[319][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[319][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[320][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[320][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[322][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[322][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[326][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[326][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[328][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[328][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[329][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[329][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[330][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[330][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[330][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[330][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[331][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[331][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[336][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[336][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[336][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[336][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[340][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[340][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[341][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[341][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[342][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[342][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[343][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[343][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[344][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[344][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[346][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[346][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[347][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[347][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[350][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[350][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[353][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[353][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[354][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[354][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[358][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[358][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[358][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[358][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[361][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[361][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[363][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[363][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[364][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[364][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[365][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[365][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[366][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[366][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[366][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[366][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[367][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[367][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[368][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[368][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[369][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[369][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[372][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[372][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[372][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[372][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[373][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[373][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[373][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[373][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[375][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[375][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[377][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[377][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[377][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[377][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[379][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[379][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[381][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[381][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[383][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[383][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[383][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[383][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[384][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[384][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[385][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[385][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[393][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[393][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[394][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[394][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[397][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[397][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[399][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[399][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[400][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[400][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[401][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[401][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[401][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[401][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[403][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[403][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[403][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[403][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[406][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[406][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[409][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[409][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[412][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[412][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[413][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[413][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[414][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[414][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[418][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[418][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[420][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[420][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[422][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[422][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[428][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[428][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[428][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[428][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[430][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[430][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[431][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[431][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[432][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[432][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[435][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[435][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[435][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[435][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[437][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[437][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[438][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[438][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[440][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[440][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[441][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[441][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[443][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[443][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[445][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[445][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[446][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[446][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[447][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[447][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[450][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[450][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[450][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[450][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[453][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[453][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[459][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[459][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[461][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[461][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[462][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[462][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[463][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[463][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[464][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[464][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[464][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[464][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[465][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[465][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[465][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[465][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[466][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[466][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[467][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[467][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[467][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[467][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[468][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[468][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[468][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[468][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[470][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[470][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[470][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[470][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[471][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[471][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[474][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[474][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[474][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[474][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[479][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[479][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[481][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[481][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[481][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[481][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[482][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[482][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[484][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[484][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[485][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[485][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[486][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[486][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[487][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[487][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[490][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[490][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[490][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[490][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[492][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[492][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[494][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[494][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[496][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[496][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[497][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[497][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[499][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[499][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[500][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[500][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[504][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[504][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[505][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[505][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[505][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[505][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[507][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[507][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[509][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[509][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[509][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[509][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[510][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[510][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[510][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[510][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[512][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[512][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[513][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[513][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[514][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[514][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[514][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[514][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[515][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[515][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[520][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[520][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[523][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[523][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[527][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[527][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[531][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[531][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[532][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[532][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[533][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[533][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[533][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[533][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[536][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[536][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[539][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[539][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[540][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[540][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[540][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[540][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[548][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[548][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[550][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[550][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[553][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[553][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[555][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[555][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[557][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[557][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[562][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[562][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[563][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[563][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[564][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[564][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[565][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[565][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[565][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[565][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[566][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[566][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[567][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[567][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[569][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[569][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[572][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[572][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[572][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[572][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[575][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[575][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[576][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[576][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[580][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[580][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[582][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[582][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[584][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[584][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[587][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[587][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[587][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[587][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[588][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[588][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[589][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[589][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[589][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[589][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[596][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[596][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[598][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[598][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[600][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[600][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[603][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[603][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[604][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[604][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[606][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[606][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[606][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[606][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[608][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[608][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[609][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[609][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[610][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[610][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[613][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[613][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[615][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[615][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[617][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[617][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[621][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[621][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[622][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[622][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[622][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[622][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[623][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[623][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[624][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[624][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[632][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[632][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[632][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[632][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[636][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[636][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[637][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[637][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[640][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[640][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[641][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[641][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[642][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[642][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[647][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[647][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[649][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[649][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[649][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[649][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[652][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[652][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[653][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[653][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[656][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[656][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[657][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[657][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[658][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[658][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[661][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[661][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[661][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[661][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[663][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[663][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[663][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[663][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[665][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[665][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[666][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[666][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[668][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[668][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[669][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[669][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[669][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[669][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[673][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[673][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[673][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[673][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[676][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[676][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[677][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[677][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[677][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[677][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[678][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[678][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[679][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[679][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[681][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[681][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[681][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[681][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[682][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[682][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[686][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[686][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[689][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[689][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[691][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[691][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[691][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[691][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[692][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[692][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[692][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[692][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[694][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[694][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[694][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[694][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[697][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[697][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[698][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[698][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[698][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[698][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[699][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[699][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[701][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[701][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[702][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[702][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[702][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[702][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[706][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[706][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[712][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[712][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[713][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[713][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[713][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[713][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[715][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[715][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[716][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[716][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[720][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[720][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[722][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[722][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[722][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[722][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[723][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[723][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[725][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[725][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[725][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[725][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[726][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[726][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[726][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[726][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[727][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[727][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[727][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[727][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[729][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[729][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[733][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[733][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[733][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[733][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[734][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[734][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[736][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[736][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[737][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[737][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[742][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[742][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[743][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[743][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[744][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[744][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[745][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[745][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[745][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[745][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[747][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[747][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[747][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[747][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[748][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[748][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[748][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[748][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[749][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[749][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[754][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[754][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[754][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[754][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[756][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[756][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[758][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[758][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[760][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[760][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[763][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[763][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[764][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[764][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[765][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[765][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[766][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[766][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[766][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[766][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[767][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[767][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[769][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[769][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[773][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[773][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[774][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[774][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[777][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[777][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[777][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[777][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[778][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[778][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[788][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[788][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[788][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[788][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[792][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[792][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[792][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[792][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[793][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[793][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[794][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[794][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[795][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[795][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[796][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[796][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[797][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[797][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[799][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[799][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[801][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[801][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[802][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[802][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[803][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[803][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[804][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[804][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[804][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[804][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[805][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[805][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[806][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[806][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[808][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[808][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[809][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[809][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[812][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[812][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[813][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[813][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[813][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[813][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[814][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[814][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[821][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[821][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[823][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[823][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[824][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[824][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[827][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[827][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[829][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[829][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[832][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[832][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[833][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[833][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[834][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[834][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[835][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[835][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[837][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[837][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[837][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[837][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[841][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[841][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[843][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[843][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[844][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[844][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[844][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[844][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[847][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[847][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[848][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[848][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[849][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[849][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[854][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[854][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[856][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[856][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[859][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[859][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[860][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[860][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[860][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[860][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[861][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[861][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[862][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[862][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[862][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[862][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[864][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[864][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[866][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[866][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[866][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[866][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[867][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[867][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[867][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[867][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[870][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[870][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[870][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[870][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[871][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[871][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[871][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[871][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[872][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[872][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[873][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[873][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[874][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[874][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[875][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[875][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[880][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[880][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[885][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[885][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[888][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[888][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[888][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[888][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[890][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[890][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[890][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[890][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[891][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[891][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[891][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[891][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[892][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[892][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[893][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[893][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[895][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[895][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[896][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[896][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[897][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[897][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[909][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[909][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[910][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[910][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[920][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[920][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[922][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[922][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[922][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[922][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[926][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[926][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[926][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[926][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[927][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[927][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[927][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[927][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[928][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[928][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[928][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[928][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[929][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[929][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[931][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[931][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[935][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[935][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[935][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[935][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[937][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[937][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[937][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[937][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[940][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[940][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[941][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[941][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[941][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[941][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[942][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[942][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[943][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[943][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[944][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[944][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[945][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[945][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[950][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[950][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[951][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[951][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[952][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[952][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[953][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[953][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[953][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[953][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[954][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[954][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[954][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[954][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[955][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[955][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[956][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[956][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[957][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[957][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[958][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[958][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[960][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[960][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[962][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[962][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[964][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[964][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[964][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[964][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[965][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[965][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[966][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[966][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[969][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[969][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[970][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[970][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[970][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[970][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[971][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[971][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[971][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[971][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[972][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[972][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[972][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[972][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[973][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[973][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[973][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[973][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[974][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[974][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[975][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[975][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[976][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[976][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[977][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[977][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[981][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[981][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[981][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[981][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[986][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[986][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[988][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[988][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[988][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[988][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[991][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[991][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[991][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[991][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[992][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[992][0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[993][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[993][4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[993][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[993][5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[995][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[995][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[996][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[996][1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[997][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[997][2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1001][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1001][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1002][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1002][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1002][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1002][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1005][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1005][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1005][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1005][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1006][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1006][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1008][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1008][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1011][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1011][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1012][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1012][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1012][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1012][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1016][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1016][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1018][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1018][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1018][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1018][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1019][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1019][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1025][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1025][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1027][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1027][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1027][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1027][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1030][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1030][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1031][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1031][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1032][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1032][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1033][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1033][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1035][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1035][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1038][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1038][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1039][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1039][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1039][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1039][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1041][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1041][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1048][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1048][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1048][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1048][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1049][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1049][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1050][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1050][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1052][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1052][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1053][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1053][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1053][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1053][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1054][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1054][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1055][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1055][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1059][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1059][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1059][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1059][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1060][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1060][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1060][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1060][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1061][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1061][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1062][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1062][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1062][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1062][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1064][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1064][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1067][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1067][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1069][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1069][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1071][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1071][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1071][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1071][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1076][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1076][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1076][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1076][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1079][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1079][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1081][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1081][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1082][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1082][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1083][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1083][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1083][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1083][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1084][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1084][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1087][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1087][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1088][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1088][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1092][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1092][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1092][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1092][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1094][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1094][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1094][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1094][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1096][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1096][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1097][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1097][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1099][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1099][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1102][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1102][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1104][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1104][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1105][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1105][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1106][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1106][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1108][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1108][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1109][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1109][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1110][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1110][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1111][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1111][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1111][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1111][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1112][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1112][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1112][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1112][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1121][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1121][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1123][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1123][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1123][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1123][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1124][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1124][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1125][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1125][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1125][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1125][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1126][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1126][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1126][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1126][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1131][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1131][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1132][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1132][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1132][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1132][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1135][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1135][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1135][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1135][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1137][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1137][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1137][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1137][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1141][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1141][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1141][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1141][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1143][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1143][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1144][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1144][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1144][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1144][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1147][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1147][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1147][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1147][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1149][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1149][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1149][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1149][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1152][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1152][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1152][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1152][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1160][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1160][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1160][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1160][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1161][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1161][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1161][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1161][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1162][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1162][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1163][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1163][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1164][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1164][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1165][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1165][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1165][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1165][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1168][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1168][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1169][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1169][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1169][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1169][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1170][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1170][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1172][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1172][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1176][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1176][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1179][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1179][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1179][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1179][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1181][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1181][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1182][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1182][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1183][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1183][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1188][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1188][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1189][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1189][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1189][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1189][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1191][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1191][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1193][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1193][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1193][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1193][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1194][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1194][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1194][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1194][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[12][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[12][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[13][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[13][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[17][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[17][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[20][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[20][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[20][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[20][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[26][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[26][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[28][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[28][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[28][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[28][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[34][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[34][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[35][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[35][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[45][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[45][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[48][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[48][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[52][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[52][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[53][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[53][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[59][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[59][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[60][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[60][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[61][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[61][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[65][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[65][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[71][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[71][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[76][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[76][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[77][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[77][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[81][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[81][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[81][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[81][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[89][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[89][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[91][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[91][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[92][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[92][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[92][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[92][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[93][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[93][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[95][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[95][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[97][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[97][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[100][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[100][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[111][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[111][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[113][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[113][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[115][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[115][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[116][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[116][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[117][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[117][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[118][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[118][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[119][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[119][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[123][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[123][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[131][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[131][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[140][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[140][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[145][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[145][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[146][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[146][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[149][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[149][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[150][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[150][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[153][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[153][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[157][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[157][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[166][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[166][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[174][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[174][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[178][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[178][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[183][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[183][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[184][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[184][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[188][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[188][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[192][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[192][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[194][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[194][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[195][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[195][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[201][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[201][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[201][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[201][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[206][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[206][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[211][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[211][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[213][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[213][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[216][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[216][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[218][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[218][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[218][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[218][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[220][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[220][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[221][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[221][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[225][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[225][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[231][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[231][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[240][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[240][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[246][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[246][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[246][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[246][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[249][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[249][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[252][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[252][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[258][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[258][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[259][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[259][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[290][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[290][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[294][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[294][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[298][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[298][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[300][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[300][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[301][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[301][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[305][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[305][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[305][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[305][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[307][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[307][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[308][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[308][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[309][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[309][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[313][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[313][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[314][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[314][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[317][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[317][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[318][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[318][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[322][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[322][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[324][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[324][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[326][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[326][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[328][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[328][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[329][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[329][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[330][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[330][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[331][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[331][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[332][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[332][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[335][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[335][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[340][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[340][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[341][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[341][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[343][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[343][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[344][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[344][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[355][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[355][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[360][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[360][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[363][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[363][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[378][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[378][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[383][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[383][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[385][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[385][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[386][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[386][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[387][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[387][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[389][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[389][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[391][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[391][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[401][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[401][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[408][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[408][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[410][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[410][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[414][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[414][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[431][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[431][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[431][5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[431][5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[434][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[434][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[435][1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[435][1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|state.Mid_Translation                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|FOREX:frame_0|Frame:buffer|state.Mid_Translation~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                               ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]~DUPLICATE                                                                                                                         ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~DUPLICATE                                                                                                                          ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                              ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED~DUPLICATE                                                                                                                   ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                            ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                               ;                          ;                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                    ;                          ;                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; DDR3_A[0]                                                                                    ; PIN_AJ14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[10]                                                                                   ; PIN_AJ9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[11]                                                                                   ; PIN_AK9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[12]                                                                                   ; PIN_AK7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[13]                                                                                   ; PIN_AK8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[14]                                                                                   ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[1]                                                                                    ; PIN_AK14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[2]                                                                                    ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[3]                                                                                    ; PIN_AJ12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[4]                                                                                    ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[5]                                                                                    ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[6]                                                                                    ; PIN_AK12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[7]                                                                                    ; PIN_AK13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[8]                                                                                    ; PIN_AH13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_A[9]                                                                                    ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_BA[0]                                                                                   ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_BA[1]                                                                                   ; PIN_AJ11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_BA[2]                                                                                   ; PIN_AK11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_CAS_n                                                                                   ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_CKE                                                                                     ; PIN_AJ21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_CK_n                                                                                    ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_CK_p                                                                                    ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_CS_n                                                                                    ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DM[0]                                                                                   ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DM[1]                                                                                   ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DM[2]                                                                                   ; PIN_AK23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DM[3]                                                                                   ; PIN_AJ27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_n[0]                                                                                ; PIN_W16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_n[1]                                                                                ; PIN_W17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_n[2]                                                                                ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_n[3]                                                                                ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_p[0]                                                                                ; PIN_V16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_p[1]                                                                                ; PIN_V17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_p[2]                                                                                ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQS_p[3]                                                                                ; PIN_AC20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[0]                                                                                   ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[10]                                                                                  ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[11]                                                                                  ; PIN_AK19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[12]                                                                                  ; PIN_AG20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[13]                                                                                  ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[14]                                                                                  ; PIN_AJ20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[15]                                                                                  ; PIN_AH24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[16]                                                                                  ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[17]                                                                                  ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[18]                                                                                  ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[19]                                                                                  ; PIN_AK22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[1]                                                                                   ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[20]                                                                                  ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[21]                                                                                  ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[22]                                                                                  ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[23]                                                                                  ; PIN_AK24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[24]                                                                                  ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[25]                                                                                  ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[26]                                                                                  ; PIN_AJ24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[27]                                                                                  ; PIN_AK26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[28]                                                                                  ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[29]                                                                                  ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[2]                                                                                   ; PIN_AG16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[30]                                                                                  ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[31]                                                                                  ; PIN_AK27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[3]                                                                                   ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[4]                                                                                   ; PIN_AH20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[5]                                                                                   ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[6]                                                                                   ; PIN_AJ16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[7]                                                                                   ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[8]                                                                                   ; PIN_AK18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_DQ[9]                                                                                   ; PIN_AJ17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_ODT                                                                                     ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_RAS_n                                                                                   ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_RESET_n                                                                                 ; PIN_AK21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_RZQ                                                                                     ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DDR3_WE_n                                                                                    ; PIN_AJ6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[0]                                                                             ; PIN_AE2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[1]                                                                             ; PIN_AC2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[2]                                                                             ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[3]                                                                             ; PIN_W2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[4]                                                                             ; PIN_U2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[5]                                                                             ; PIN_R2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[6]                                                                             ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_RX_p[7]                                                                             ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[0]                                                                             ; PIN_AD4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[1]                                                                             ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[2]                                                                             ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[3]                                                                             ; PIN_V4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[4]                                                                             ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[5]                                                                             ; PIN_P4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[6]                                                                             ; PIN_M4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_GXB_TX_p[7]                                                                             ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HSMC_REF_CLK_p                                                                               ; PIN_P9        ; QSF Assignment             ;
; PLL Compensation Mode       ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoCKit_Top                                  ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 31512 ) ; 0.00 % ( 0 / 31512 )       ; 0.00 % ( 0 / 31512 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 31512 ) ; 0.00 % ( 0 / 31512 )       ; 0.00 % ( 0 / 31512 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                 ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+
; Partition Name                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                          ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+
; Top                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                   ;
; lab3_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                  ;
; hard_block:auto_generated_inst  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                    ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                      ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                             ; 0.00 % ( 0 / 30502 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; lab3_hps_0_hps_io_border:border ; 0.00 % ( 0 / 816 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                ; 0.00 % ( 0 / 171 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst  ; 0.00 % ( 0 / 23 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/user3/spring16/sl3881/Desktop/HTF8/HFT/src/fpga/output_files/SoCKit_Top.pin.


+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14,996 / 41,910     ; 36 %  ;
; ALMs needed [=A-B+C]                                        ; 14,996              ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16,143 / 41,910     ; 39 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,972               ;       ;
;         [b] ALMs used for LUT logic                         ; 10,757              ;       ;
;         [c] ALMs used for registers                         ; 3,414               ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,928 / 41,910      ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 781 / 41,910        ; 2 %   ;
;         [a] Due to location constrained logic               ; 3                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 594                 ;       ;
;         [c] Due to LAB input limits                         ; 184                 ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 1,865 / 4,191       ; 45 %  ;
;     -- Logic LABs                                           ; 1,865               ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 19,197              ;       ;
;     -- 7 input functions                                    ; 333                 ;       ;
;     -- 6 input functions                                    ; 8,700               ;       ;
;     -- 5 input functions                                    ; 2,416               ;       ;
;     -- 4 input functions                                    ; 3,103               ;       ;
;     -- <=3 input functions                                  ; 4,645               ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,733               ;       ;
; Dedicated logic registers                                   ; 11,896              ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 10,772 / 83,820     ; 13 %  ;
;         -- Secondary logic registers                        ; 1,124 / 83,820      ; 1 %   ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 10,831              ;       ;
;         -- Routing optimization registers                   ; 1,065               ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 289 / 499           ; 58 %  ;
;     -- Clock pins                                           ; 7 / 11              ; 64 %  ;
;     -- Dedicated input pins                                 ; 3 / 39              ; 8 %   ;
; I/O registers                                               ; 226                 ;       ;
;                                                             ;                     ;       ;
; Hard processor system peripheral utilization                ;                     ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )     ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )     ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )       ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )     ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )     ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )     ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )     ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )     ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )       ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )       ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )     ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )       ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )       ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )      ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )      ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )       ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )     ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )     ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )     ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )       ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )      ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )      ;       ;
;                                                             ;                     ;       ;
; Global signals                                              ; 5                   ;       ;
; M10K blocks                                                 ; 38 / 553            ; 7 %   ;
; Total MLAB memory bits                                      ; 0                   ;       ;
; Total block memory bits                                     ; 281,632 / 5,662,720 ; 5 %   ;
; Total block memory implementation bits                      ; 389,120 / 5,662,720 ; 7 %   ;
; Total DSP Blocks                                            ; 0 / 112             ; 0 %   ;
; Fractional PLLs                                             ; 0 / 6               ; 0 %   ;
; Global clocks                                               ; 5 / 16              ; 31 %  ;
; Quadrant clocks                                             ; 0 / 66              ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18              ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100             ; 0 %   ;
; JTAGs                                                       ; 1 / 1               ; 100 % ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Hard IPs                                                    ; 0 / 2               ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9               ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9               ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9               ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9               ; 0 %   ;
; Channel PLLs                                                ; 0 / 9               ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4               ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2               ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 13% / 14% / 12%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 47% / 48% / 46%     ;       ;
; Maximum fan-out                                             ; 11629               ;       ;
; Highest non-global fan-out                                  ; 3529                ;       ;
; Total fan-out                                               ; 129537              ;       ;
; Average fan-out                                             ; 3.78                ;       ;
+-------------------------------------------------------------+---------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                    ;
+-------------------------------------------------------------+------------------------+---------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; lab3_hps_0_hps_io_border:border ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+---------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 15890 / 41910 ( 38 % ) ; 0 / 41910 ( 0 % )               ; 58 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 15890                  ; 0                               ; 58                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16078 / 41910 ( 38 % ) ; 0 / 41910 ( 0 % )               ; 67 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1945                   ; 0                               ; 28                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 10730                  ; 0                               ; 27                   ; 0                              ;
;         [c] ALMs used for registers                         ; 3403                   ; 0                               ; 12                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                               ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 969 / 41910 ( 2 % )    ; 0 / 41910 ( 0 % )               ; 9 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 781 / 41910 ( 2 % )    ; 0 / 41910 ( 0 % )               ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 3                      ; 0                               ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 594                    ; 0                               ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 184                    ; 0                               ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                               ; 0                    ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                             ; Low                  ; Low                            ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 1856 / 4191 ( 44 % )   ; 0 / 4191 ( 0 % )                ; 9 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1856                   ; 0                               ; 9                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                               ; 0                    ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 19104                  ; 0                               ; 93                   ; 0                              ;
;     -- 7 input functions                                    ; 332                    ; 0                               ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 8689                   ; 0                               ; 11                   ; 0                              ;
;     -- 5 input functions                                    ; 2394                   ; 0                               ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 3088                   ; 0                               ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 4601                   ; 0                               ; 44                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1720                   ; 0                               ; 13                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                               ; 0                    ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                                 ;                      ;                                ;
;         -- Primary logic registers                          ; 10694 / 83820 ( 13 % ) ; 0 / 83820 ( 0 % )               ; 78 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1122 / 83820 ( 1 % )   ; 0 / 83820 ( 0 % )               ; 2 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                 ;                      ;                                ;
;         -- Design implementation registers                  ; 10753                  ; 0                               ; 78                   ; 0                              ;
;         -- Routing optimization registers                   ; 1063                   ; 0                               ; 2                    ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                               ; 0                    ; 0                              ;
; I/O pins                                                    ; 220                    ; 68                              ; 0                    ; 1                              ;
; I/O registers                                               ; 50                     ; 176                             ; 0                    ; 0                              ;
; Total block memory bits                                     ; 281632                 ; 0                               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 389120                 ; 0                               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 38 / 553 ( 6 % )       ; 0 / 553 ( 0 % )                 ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )                 ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )             ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 66 / 400 ( 16 % )               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 40 / 425 ( 9 % )                ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                  ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )              ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                 ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                 ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )               ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 2 / 2 ( 100 % )                 ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Connections                                                 ;                        ;                                 ;                      ;                                ;
;     -- Input Connections                                    ; 12475                  ; 73                              ; 118                  ; 53                             ;
;     -- Registered Input Connections                         ; 11825                  ; 0                               ; 87                   ; 0                              ;
;     -- Output Connections                                   ; 161                    ; 101                             ; 247                  ; 12210                          ;
;     -- Registered Output Connections                        ; 24                     ; 0                               ; 246                  ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Internal Connections                                        ;                        ;                                 ;                      ;                                ;
;     -- Total Connections                                    ; 127769                 ; 5193                            ; 849                  ; 12278                          ;
;     -- Registered Connections                               ; 37951                  ; 100                             ; 659                  ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; External Connections                                        ;                        ;                                 ;                      ;                                ;
;     -- Top                                                  ; 180                    ; 54                              ; 252                  ; 12150                          ;
;     -- lab3_hps_0_hps_io_border:border                      ; 54                     ; 120                             ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 252                    ; 0                               ; 0                    ; 113                            ;
;     -- hard_block:auto_generated_inst                       ; 12150                  ; 0                               ; 113                  ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Partition Interface                                         ;                        ;                                 ;                      ;                                ;
;     -- Input Ports                                          ; 69                     ; 13                              ; 15                   ; 57                             ;
;     -- Output Ports                                         ; 103                    ; 49                              ; 33                   ; 105                            ;
;     -- Bidir Ports                                          ; 150                    ; 60                              ; 0                    ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Registered Ports                                            ;                        ;                                 ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                               ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                               ; 22                   ; 0                              ;
;                                                             ;                        ;                                 ;                      ;                                ;
; Port Connectivity                                           ;                        ;                                 ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                               ; 5                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                               ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                               ; 1                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                               ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                               ; 2                    ; 33                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                               ; 22                   ; 0                              ;
+-------------------------------------------------------------+------------------------+---------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; AUD_ADCDAT                      ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; HSMC_CLKIN_n[1]                 ; AB27  ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; HSMC_CLKIN_n[2]                 ; G15   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; HSMC_CLKIN_p[1]                 ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; HSMC_CLKIN_p[2]                 ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; HSMC_CLK_IN0                    ; J14   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; IRDA_RXD                        ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; KEY[0]                          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; KEY[1]                          ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; KEY[2]                          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; KEY[3]                          ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; OSC_50_B3B                      ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; OSC_50_B4A                      ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 11629                 ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; OSC_50_B5B                      ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; OSC_50_B8A                      ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; PCIE_PERST_n                    ; W22   ; 5A       ; 89           ; 8            ; 20           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; PCIE_WAKE_n                     ; W21   ; 5A       ; 89           ; 8            ; 3            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; RESET_n                         ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; SW[0]                           ; W25   ; 5B       ; 89           ; 20           ; 43           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; SW[1]                           ; V25   ; 5B       ; 89           ; 20           ; 60           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; SW[2]                           ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; SW[3]                           ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; TEMP_DOUT                       ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; USB_B2_CLK                      ; AF13  ; 3B       ; 22           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; USB_OE_n                        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; USB_RD_n                        ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; USB_RESET_n                     ; AD14  ; 3B       ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; USB_WR_n                        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RXD0   ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RXD1   ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RXD2   ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RXD3   ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RX_CLK ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_emac1_inst_RX_CTL ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_spim0_inst_MISO   ; B23   ; 7A       ; 77           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_spim1_inst_MISO   ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_uart0_inst_RX     ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_usb1_inst_CLK     ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_usb1_inst_DIR     ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_io_hps_io_usb1_inst_NXT     ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; memory_oct_rzqin                ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT                      ; AG3   ; 3A       ; 6            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_I2C_SCLK                    ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_MUTE                        ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK                         ; AC9   ; 3A       ; 4            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL                        ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_n[1]                ; E6    ; 8A       ; 4            ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_n[2]                ; A10   ; 8A       ; 38           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_p[1]                ; E7    ; 8A       ; 4            ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_p[2]                ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT0                   ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_SCL                        ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]                          ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]                          ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]                          ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]                          ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_CS_n                       ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_DIN                        ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_SCLK                       ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_EMPTY                       ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_FULL                        ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_n                     ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]                        ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]                        ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]                        ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]                        ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]                        ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]                        ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]                        ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]                        ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK                         ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]                        ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]                        ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]                        ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]                        ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]                        ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]                        ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]                        ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]                        ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS                          ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]                        ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]                        ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]                        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]                        ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]                        ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]                        ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]                        ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]                        ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_n                      ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS                          ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_MDC    ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TXD0   ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TXD1   ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TXD2   ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TXD3   ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TX_CLK ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_emac1_inst_TX_CTL ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_qspi_inst_CLK     ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_qspi_inst_SS0     ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_sdio_inst_CLK     ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim0_inst_CLK    ; A23   ; 7A       ; 77           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim0_inst_MOSI   ; C22   ; 7A       ; 77           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim0_inst_SS0    ; H20   ; 7A       ; 76           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim1_inst_CLK    ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim1_inst_MOSI   ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_spim1_inst_SS0    ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_uart0_inst_TX     ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_io_hps_io_usb1_inst_STP     ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]                 ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]                ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]                ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]                ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[13]                ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[14]                ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]                 ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]                 ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]                 ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]                 ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]                 ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]                 ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]                 ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]                 ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]                 ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]                ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]                ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]                ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n                ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck                   ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n                 ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke                  ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n                 ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[0]                ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[1]                ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[2]                ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[3]                ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt                  ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n                ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n              ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n                 ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                        ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                                                                                      ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; AUD_ADCLRCK                    ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; AUD_BCLK                       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; AUD_DACLRCK                    ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; AUD_I2C_SDAT                   ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_D[0]                      ; C10   ; 8A       ; 28           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_D[1]                      ; H13   ; 8A       ; 20           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_D[2]                      ; C9    ; 8A       ; 28           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_D[3]                      ; H12   ; 8A       ; 20           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[0]                   ; G11   ; 8A       ; 10           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[10]                  ; D9    ; 8A       ; 30           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[11]                  ; D12   ; 8A       ; 22           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[12]                  ; D10   ; 8A       ; 34           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[13]                  ; B12   ; 8A       ; 38           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[14]                  ; E13   ; 8A       ; 26           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[15]                  ; G13   ; 8A       ; 28           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[16]                  ; F14   ; 8A       ; 36           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[1]                   ; J12   ; 8A       ; 12           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[2]                   ; F10   ; 8A       ; 6            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[3]                   ; J9    ; 8A       ; 4            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[4]                   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[5]                   ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[6]                   ; G8    ; 8A       ; 24           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[7]                   ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[8]                   ; E11   ; 8A       ; 18           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_n[9]                   ; B5    ; 8A       ; 14           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[0]                   ; G12   ; 8A       ; 10           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[10]                  ; E9    ; 8A       ; 30           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[11]                  ; E12   ; 8A       ; 22           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[12]                  ; D11   ; 8A       ; 34           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[13]                  ; C13   ; 8A       ; 38           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[14]                  ; F13   ; 8A       ; 26           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[15]                  ; H14   ; 8A       ; 28           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[16]                  ; F15   ; 8A       ; 36           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[1]                   ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[2]                   ; G10   ; 8A       ; 6            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[3]                   ; J10   ; 8A       ; 4            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[4]                   ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[5]                   ; J7    ; 8A       ; 16           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[6]                   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[7]                   ; F9    ; 8A       ; 2            ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[8]                   ; F11   ; 8A       ; 18           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_RX_p[9]                   ; B6    ; 8A       ; 14           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_SDA                       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[0]                   ; A8    ; 8A       ; 34           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[10]                  ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[11]                  ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[12]                  ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[13]                  ; B7    ; 8A       ; 32           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[14]                  ; B8    ; 8A       ; 30           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[15]                  ; B11   ; 8A       ; 36           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[16]                  ; A13   ; 8A       ; 40           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[1]                   ; D7    ; 8A       ; 18           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[2]                   ; F6    ; 8A       ; 2            ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[3]                   ; C5    ; 8A       ; 22           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[4]                   ; C4    ; 8A       ; 20           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[5]                   ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[6]                   ; D4    ; 8A       ; 10           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[7]                   ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[8]                   ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_n[9]                   ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[0]                   ; A9    ; 8A       ; 34           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[10]                  ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[11]                  ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[12]                  ; A6    ; 8A       ; 26           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[13]                  ; C7    ; 8A       ; 32           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[14]                  ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[15]                  ; C12   ; 8A       ; 36           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[16]                  ; B13   ; 8A       ; 40           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[1]                   ; E8    ; 8A       ; 18           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[2]                   ; G7    ; 8A       ; 2            ; 81           ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[3]                   ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[4]                   ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[5]                   ; E3    ; 8A       ; 8            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[6]                   ; E4    ; 8A       ; 10           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[7]                   ; C3    ; 8A       ; 14           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[8]                   ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; HSMC_TX_p[9]                   ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; SI5338_SCL                     ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; SI5338_SDA                     ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[0]                 ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[1]                 ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[2]                 ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[3]                 ; Y19   ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[4]                 ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[5]                 ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[6]                 ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_B2_DATA[7]                 ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_SCL                        ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; USB_SDA                        ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; hps_io_hps_io_emac1_inst_MDIO  ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_io_hps_io_gpio_inst_GPIO00 ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; Fitter               ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                         ; -                   ;
; hps_io_hps_io_i2c1_inst_SCL    ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ; -                   ;
; hps_io_hps_io_i2c1_inst_SDA    ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ; -                   ;
; hps_io_hps_io_qspi_inst_IO0    ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_io_hps_io_qspi_inst_IO1    ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_io_hps_io_qspi_inst_IO2    ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_io_hps_io_qspi_inst_IO3    ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_io_hps_io_sdio_inst_CMD    ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_sdio_inst_D0     ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_sdio_inst_D1     ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_sdio_inst_D2     ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_sdio_inst_D3     ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D0     ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D1     ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D2     ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D3     ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D4     ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D5     ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D6     ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_io_hps_io_usb1_inst_D7     ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ; -                   ;
; memory_mem_dq[0]               ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[10]              ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[11]              ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[12]              ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[13]              ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[14]              ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[15]              ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[16]              ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[17]              ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[18]              ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[19]              ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[1]               ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[20]              ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[21]              ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[22]              ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[23]              ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[24]              ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[25]              ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[26]              ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[27]              ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[28]              ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[29]              ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[2]               ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[30]              ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[31]              ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[3]               ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[4]               ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[5]               ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[6]               ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[7]               ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[8]               ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[9]               ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dqs[0]              ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[1]              ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[2]              ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[3]              ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs_n[0]            ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[1]            ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[2]            ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[3]            ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 29 / 32 ( 91 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 11 / 48 ( 23 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 9 / 80 ( 11 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 45 ( 51 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 57 ( 84 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 12 / 19 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 20 / 22 ( 91 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 80 / 80 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; HSMC_TX_n[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A       ; HSMC_TX_p[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A       ; HSMC_TX_n[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A       ; HSMC_TX_p[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; HSMC_TX_n[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A       ; HSMC_TX_p[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 465        ; 8A       ; HSMC_CLKOUT_n[2]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ; 463        ; 8A       ; HSMC_CLKOUT_p[2]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; HSMC_TX_n[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; hps_io_hps_io_usb1_inst_NXT     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; hps_io_hps_io_usb1_inst_D4      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; hps_io_hps_io_sdio_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; hps_io_hps_io_qspi_inst_SS0     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B       ; hps_io_hps_io_qspi_inst_IO2     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B       ; hps_io_hps_io_emac1_inst_TX_CTL ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; hps_io_hps_io_emac1_inst_RXD0   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; hps_io_hps_io_spim0_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; hps_io_hps_io_i2c1_inst_SDA     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; VGA_R[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A       ; OSC_50_B4A                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; USB_B2_DATA[4]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; VGA_G[5]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; VGA_G[1]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HSMC_CLKIN_p[1]                 ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HSMC_SCL                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; VGA_R[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; VGA_G[3]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; VGA_G[4]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; VGA_G[6]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; VGA_G[2]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HSMC_CLKIN_n[1]                 ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; AUD_XCK                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; VGA_VS                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; USB_B2_DATA[7]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; AUD_ADCDAT                      ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; SW[2]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; SW[3]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; LED[3]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; KEY[2]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; LED[1]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; KEY[3]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; VGA_HS                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; USB_RESET_n                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; USB_B2_DATA[1]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; USB_B2_DATA[2]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; AUD_MUTE                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; RESET_n                         ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HSMC_CLK_OUT0                   ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; AUD_BCLK                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; KEY[0]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; LED[2]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; KEY[1]                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; USB_SDA                         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; USB_OE_n                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; SI5338_SCL                      ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; VGA_G[7]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; VGA_B[0]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HSMC_SDA                        ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; VGA_R[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; TEMP_CS_n                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; TEMP_SCLK                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; LED[0]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; USB_B2_CLK                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; OSC_50_B3B                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; USB_B2_DATA[6]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; VGA_B[4]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; VGA_B[7]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; AUD_I2C_SDAT                    ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; TEMP_DOUT                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; VGA_SYNC_n                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; AUD_DACDAT                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; VGA_R[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; VGA_R[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; TEMP_DIN                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; FAN_CTRL                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; VGA_B[3]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; AUD_ADCLRCK                     ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; IRDA_RXD                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; VGA_BLANK_n                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; AUD_DACLRCK                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; VGA_R[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; USB_B2_DATA[5]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; AUD_I2C_SCLK                    ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; VGA_R[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; VGA_R[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; USB_EMPTY                       ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; USB_RD_n                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; SI5338_SDA                      ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; USB_FULL                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; USB_SCL                         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; USB_WR_n                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; USB_B2_DATA[0]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; HSMC_TX_n[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A       ; HSMC_TX_p[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A       ; HSMC_TX_n[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; HSMC_RX_n[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 510        ; 8A       ; HSMC_RX_p[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 477        ; 8A       ; HSMC_TX_n[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 481        ; 8A       ; HSMC_TX_n[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; HSMC_TX_n[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; HSMC_RX_n[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; HSMC_TX_p[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; hps_io_hps_io_sdio_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; hps_io_hps_io_emac1_inst_RXD2   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; hps_io_hps_io_emac1_inst_RXD1   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; hps_io_hps_io_emac1_inst_MDC    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; hps_io_hps_io_spim0_inst_MISO   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; hps_io_hps_io_uart0_inst_RX     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; HSMC_TX_n[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A       ; HSMC_TX_p[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 501        ; 8A       ; HSMC_TX_n[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A       ; HSMC_TX_n[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; HSMC_TX_p[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 479        ; 8A       ; HSMC_TX_p[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8A       ; HSMC_D[2]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 483        ; 8A       ; HSMC_D[0]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; HSMC_TX_p[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; HSMC_RX_p[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; hps_io_hps_io_usb1_inst_D5      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; hps_io_hps_io_usb1_inst_STP     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; hps_io_hps_io_sdio_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; hps_io_hps_io_qspi_inst_IO0     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; hps_io_hps_io_spim0_inst_MOSI   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C23      ; 401        ; 7A       ; hps_io_hps_io_spim1_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; hps_io_hps_io_uart0_inst_TX     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; HSMC_TX_n[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A       ; HSMC_TX_p[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; HSMC_TX_n[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 499        ; 8A       ; HSMC_TX_p[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A       ; HSMC_TX_p[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 505        ; 8A       ; HSMC_TX_n[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; HSMC_RX_n[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ; 472        ; 8A       ; HSMC_RX_n[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D11      ; 470        ; 8A       ; HSMC_RX_p[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; HSMC_RX_n[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; hps_io_hps_io_usb1_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; hps_io_hps_io_usb1_inst_D6      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; hps_io_hps_io_usb1_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; hps_io_hps_io_sdio_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; hps_io_hps_io_qspi_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; hps_io_hps_io_emac1_inst_RXD3   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; hps_io_hps_io_spim1_inst_MOSI   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; hps_io_hps_io_spim1_inst_SS0    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; HSMC_TX_p[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A       ; HSMC_TX_n[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A       ; HSMC_TX_p[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E4       ; 519        ; 8A       ; HSMC_TX_p[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; HSMC_CLKOUT_n[1]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ; 531        ; 8A       ; HSMC_CLKOUT_p[1]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E8       ; 503        ; 8A       ; HSMC_TX_p[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8A       ; HSMC_RX_p[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; HSMC_RX_n[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; HSMC_RX_p[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; HSMC_RX_n[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; hps_io_hps_io_usb1_inst_DIR     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; hps_io_hps_io_usb1_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; hps_io_hps_io_qspi_inst_IO3     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; hps_io_hps_io_emac1_inst_MDIO   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; hps_io_hps_io_spim1_inst_MISO   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; HSMC_TX_n[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; HSMC_RX_n[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ; 534        ; 8A       ; HSMC_RX_p[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 528        ; 8A       ; HSMC_RX_n[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; HSMC_RX_p[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; HSMC_RX_p[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; HSMC_RX_n[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; HSMC_RX_p[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; hps_io_hps_io_sdio_inst_CMD     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; hps_io_hps_io_emac1_inst_TXD3   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; hps_io_hps_io_emac1_inst_TXD0   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; hps_io_hps_io_emac1_inst_TXD2   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; HSMC_TX_p[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; HSMC_RX_n[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; HSMC_RX_p[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; HSMC_RX_n[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; HSMC_RX_p[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; HSMC_RX_n[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; HSMC_CLKIN_n[2]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; hps_io_hps_io_usb1_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; hps_io_hps_io_sdio_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; hps_io_hps_io_emac1_inst_RX_CLK ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; HSMC_RX_n[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; HSMC_RX_p[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; HSMC_D[3]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; HSMC_D[1]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; HSMC_RX_p[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; HSMC_CLKIN_p[2]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; hps_io_hps_io_qspi_inst_IO1     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B       ; hps_io_hps_io_emac1_inst_TX_CLK ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; hps_io_hps_io_spim0_inst_SS0    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; hps_io_hps_io_i2c1_inst_SCL     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; HSMC_RX_p[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; HSMC_RX_n[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; HSMC_RX_p[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; HSMC_RX_n[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; HSMC_CLK_IN0                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; hps_io_hps_io_emac1_inst_TXD1   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; HSMC_RX_p[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; HSMC_RX_n[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; HSMC_RX_p[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; OSC_50_B8A                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; hps_io_hps_io_emac1_inst_RX_CTL ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; hps_io_hps_io_usb1_inst_D7      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 11         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; hps_io_hps_io_usb1_inst_CLK     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; VGA_B[5]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; SW[1]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ; 27         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; VGA_CLK                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; PCIE_WAKE_n                     ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; PCIE_PERST_n                    ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; VGA_B[6]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; SW[0]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; hps_io_hps_io_gpio_inst_GPIO00  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; USB_B2_DATA[3]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; VGA_G[0]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; VGA_B[1]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; VGA_B[2]                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; OSC_50_B5B                      ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoCKit_Top                                                                                                  ; 14993.8 (15.7)       ; 16141.5 (14.8)                   ; 1928.2 (0.1)                                      ; 780.5 (1.0)                      ; 0.0 (0.0)            ; 19197 (28)          ; 11896 (21)                ; 226 (226)     ; 281632            ; 38    ; 0          ; 289  ; 0            ; |SoCKit_Top                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |lab3:u0|                                                                                                 ; 14923.5 (0.0)        ; 16061.2 (0.0)                    ; 1917.2 (0.0)                                      ; 779.5 (0.0)                      ; 0.0 (0.0)            ; 19076 (0)           ; 11795 (0)                 ; 0 (0)         ; 281632            ; 38    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0                                                                                                                                                                                                                                                                                                                    ; lab3         ;
;       |FOREX:frame_0|                                                                                        ; 14440.9 (16.8)       ; 15500.0 (18.0)                   ; 1837.2 (1.3)                                      ; 778.0 (0.1)                      ; 0.0 (0.0)            ; 18235 (8)           ; 11173 (53)                ; 0 (0)         ; 281120            ; 37    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0                                                                                                                                                                                                                                                                                                      ; lab3         ;
;          |Container:container|                                                                               ; 261.0 (79.5)         ; 267.9 (82.8)                     ; 13.3 (3.8)                                        ; 6.4 (0.5)                        ; 0.0 (0.0)            ; 452 (135)           ; 139 (14)                  ; 0 (0)         ; 264736            ; 35    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container                                                                                                                                                                                                                                                                                  ; lab3         ;
;             |AdjMat:adjmat|                                                                                  ; 34.5 (13.2)          ; 30.3 (13.0)                      ; 0.7 (0.2)                                         ; 4.8 (0.5)                        ; 0.0 (0.0)            ; 60 (26)             ; 1 (0)                     ; 0 (0)         ; 262176            ; 33    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat                                                                                                                                                                                                                                                                    ; lab3         ;
;                |altsyncram:ram_rtl_0|                                                                        ; 21.2 (0.0)           ; 17.3 (0.0)                       ; 0.4 (0.0)                                         ; 4.3 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 1 (0)                     ; 0 (0)         ; 262176            ; 33    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_1pa1:auto_generated|                                                           ; 21.2 (0.8)           ; 17.3 (0.5)                       ; 0.4 (0.2)                                         ; 4.3 (0.5)                        ; 0.0 (0.0)            ; 34 (0)              ; 1 (1)                     ; 0 (0)         ; 262176            ; 33    ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated                                                                                                                                                                                                                ; work         ;
;                      |decode_5la:decode3|                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|decode_5la:decode3                                                                                                                                                                                             ; work         ;
;                      |mux_2hb:mux2|                                                                          ; 19.8 (19.8)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                   ; work         ;
;             |Bellman:bellman|                                                                                ; 29.1 (29.1)          ; 29.5 (29.5)                      ; 0.6 (0.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (54)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman                                                                                                                                                                                                                                                                  ; lab3         ;
;             |CycleDetect:cycle_detect|                                                                       ; 68.3 (68.3)          ; 71.3 (71.3)                      ; 3.4 (3.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 113 (113)           ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect                                                                                                                                                                                                                                                         ; lab3         ;
;             |PrintCycle:print_cycle|                                                                         ; 49.6 (49.6)          ; 53.9 (53.9)                      ; 4.9 (4.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 90 (90)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle                                                                                                                                                                                                                                                           ; lab3         ;
;             |VertMat:vertmat|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|VertMat:vertmat                                                                                                                                                                                                                                                                  ; lab3         ;
;                |altsyncram:ram_rtl_0|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|VertMat:vertmat|altsyncram:ram_rtl_0                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_q912:auto_generated|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Container:container|VertMat:vertmat|altsyncram:ram_rtl_0|altsyncram_q912:auto_generated                                                                                                                                                                                                              ; work         ;
;          |Frame:buffer|                                                                                      ; 14163.0 (14100.0)    ; 15214.1 (15148.4)                ; 1822.6 (1819.6)                                   ; 771.5 (771.2)                    ; 0.0 (0.0)            ; 17775 (17666)       ; 10981 (10923)             ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer                                                                                                                                                                                                                                                                                         ; lab3         ;
;             |Character:character|                                                                            ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|Character:character                                                                                                                                                                                                                                                                     ; lab3         ;
;                |altsyncram:altsyncram_component|                                                             ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|Character:character|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_csf1:auto_generated|                                                           ; 1.3 (1.0)            ; 1.5 (1.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (2)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|Character:character|altsyncram:altsyncram_component|altsyncram_csf1:auto_generated                                                                                                                                                                                                      ; work         ;
;                      |mux_efb:mux2|                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|Character:character|altsyncram:altsyncram_component|altsyncram_csf1:auto_generated|mux_efb:mux2                                                                                                                                                                                         ; work         ;
;             |FanShow:fanshow|                                                                                ; 46.1 (46.1)          ; 48.8 (48.8)                      ; 2.8 (2.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 86 (86)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow                                                                                                                                                                                                                                                                         ; lab3         ;
;             |Translation:translation|                                                                        ; 15.6 (15.6)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation                                                                                                                                                                                                                                                                 ; lab3         ;
;       |altera_reset_controller:rst_controller|                                                               ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; lab3         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                        ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; lab3         ;
;       |altera_reset_controller:rst_controller_001|                                                           ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; lab3         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                        ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; lab3         ;
;       |lab3_hps_0:hps_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0                                                                                                                                                                                                                                                                                                   ; lab3         ;
;          |lab3_hps_0_fpga_interfaces:fpga_interfaces|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                        ; lab3         ;
;          |lab3_hps_0_hps_io:hps_io|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                          ; lab3         ;
;             |lab3_hps_0_hps_io_border:border|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; lab3         ;
;                |hps_sdram:hps_sdram_inst|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; lab3         ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; lab3         ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; lab3         ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; lab3         ;
;                   |hps_sdram_p0:p0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; lab3         ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; lab3         ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; lab3         ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; lab3         ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; lab3         ;
;                   |hps_sdram_pll:pll|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; lab3         ;
;       |lab3_master_0:master_0|                                                                               ; 317.6 (0.0)          ; 378.2 (0.0)                      ; 61.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 535 (0)             ; 433 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0                                                                                                                                                                                                                                                                                             ; lab3         ;
;          |altera_avalon_packets_to_master:transacto|                                                         ; 90.5 (0.0)           ; 104.5 (0.0)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                   ; lab3         ;
;             |packets_to_master:p2m|                                                                          ; 90.5 (90.5)          ; 104.5 (104.5)                    ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (163)           ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                             ; lab3         ;
;          |altera_avalon_sc_fifo:fifo|                                                                        ; 13.4 (13.4)          ; 15.0 (15.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                  ; lab3         ;
;             |altsyncram:mem_rtl_0|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                             ; 5.7 (5.7)            ; 10.5 (10.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                       ; lab3         ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                  ; 195.1 (0.0)          ; 234.0 (0.0)                      ; 39.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 307 (0)             ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                            ; lab3         ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                              ; 195.1 (0.0)          ; 234.0 (0.0)                      ; 39.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 307 (0)             ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                          ; lab3         ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                 ; 11.9 (3.2)           ; 21.2 (8.0)                       ; 9.4 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                              ; lab3         ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                              ; 6.0 (6.0)            ; 9.0 (9.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                  ; lab3         ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                               ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                           ; 2.2 (2.2)            ; 3.5 (3.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                               ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                      ; 7.2 (4.3)            ; 13.0 (8.3)                       ; 5.8 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                   ; lab3         ;
;                   |altera_jtag_control_signal_crosser:crosser|                                               ; 2.9 (0.4)            ; 4.7 (0.7)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                        ; lab3         ;
;                      |altera_std_synchronizer:synchronizer|                                                  ; 2.5 (2.5)            ; 4.0 (4.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                   ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                        ; 174.9 (165.9)        ; 198.2 (182.8)                    ; 23.8 (17.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 290 (276)           ; 196 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                     ; lab3         ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                             ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                        ; lab3         ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                               ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                          ; lab3         ;
;                   |altera_jtag_sld_node:node|                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                           ; lab3         ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                         ; work         ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                 ; 0.4 (0.4)            ; 4.0 (4.0)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                            ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                        ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                   ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                        ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                     ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                             ; 12.7 (12.7)          ; 13.0 (13.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                       ; lab3         ;
;          |altera_reset_controller:rst_controller|                                                            ; 0.3 (0.0)            ; 1.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ; lab3         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                     ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; lab3         ;
;       |lab3_mm_interconnect_0:mm_interconnect_0|                                                             ; 163.2 (0.0)          ; 180.5 (0.0)                      ; 18.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 304 (0)             ; 183 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                           ; lab3         ;
;          |altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                         ; lab3         ;
;          |altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 18.1 (18.1)          ; 23.6 (23.6)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                           ; lab3         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                         ; 31.5 (19.4)          ; 32.5 (20.0)                      ; 1.3 (0.6)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 63 (42)             ; 13 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                 ; lab3         ;
;             |altera_merlin_address_alignment:align_address_to_size|                                          ; 12.1 (12.1)          ; 12.5 (12.5)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; lab3         ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                         ; 55.8 (0.0)           ; 62.7 (0.0)                       ; 7.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                 ; lab3         ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                       ; 55.8 (55.5)          ; 62.7 (62.4)                      ; 7.2 (7.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 74 (73)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                        ; lab3         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; lab3         ;
;          |altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|             ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                     ; lab3         ;
;          |altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|        ; 15.2 (4.9)           ; 15.2 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                ; lab3         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                  ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                  ; lab3         ;
;          |altera_merlin_slave_translator:frame_0_avalon_slave_0_translator|                                  ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_0_avalon_slave_0_translator                                                                                                                                                                                                          ; lab3         ;
;          |lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                  ; 34.2 (31.1)          ; 37.4 (32.8)                      ; 3.5 (2.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 92 (85)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                          ; lab3         ;
;             |altera_merlin_arbitrator:arb|                                                                   ; 3.2 (2.5)            ; 4.7 (3.8)                        ; 1.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; lab3         ;
;                |altera_merlin_arb_adder:adder|                                                               ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                               ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                      ; lab3         ;
;    |sld_hub:auto_hub|                                                                                        ; 54.6 (0.5)           ; 65.5 (0.5)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (1)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                         ; 54.1 (37.4)          ; 65.0 (46.0)                      ; 10.9 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (59)             ; 80 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                           ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                         ; 7.4 (7.4)            ; 9.7 (9.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                    ; work         ;
+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                  ;
+---------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                            ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; VGA_B[0]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_n                     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[1]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[3]                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[2]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]                 ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                 ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                 ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                 ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                 ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                 ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                 ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                 ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                 ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                 ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]                ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                   ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                 ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                  ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                 ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                 ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                  ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TX_CLK ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TXD0   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TXD1   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TXD2   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TXD3   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_MDC    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_TX_CTL ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_SS0     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_STP     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim0_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim0_inst_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim0_inst_SS0    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim1_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim1_inst_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim1_inst_SS0    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_uart0_inst_TX     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT                      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_I2C_SCLK                    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_MUTE                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKIN_n[1]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_n[2]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_p[1]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_p[2]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_n[1]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_n[2]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_p[1]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_p[2]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLK_IN0                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HSMC_CLK_OUT0                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_SCL                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_50_B3B                      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_50_B5B                      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_50_B8A                      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; PCIE_PERST_n                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; PCIE_WAKE_n                     ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RESET_n                         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TEMP_CS_n                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DIN                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DOUT                       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TEMP_SCLK                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_CLK                      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_EMPTY                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_FULL                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_OE_n                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_RD_n                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_RESET_n                     ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_WR_n                        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_n                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]               ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]               ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]               ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]               ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]               ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]               ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]               ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]               ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]               ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]               ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]               ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]               ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]               ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]               ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]               ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]               ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]             ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]             ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]             ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]             ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_io_hps_io_emac1_inst_MDIO   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_IO0     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_IO1     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_IO2     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_qspi_inst_IO3     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_CMD     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_sdio_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D4      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D5      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D6      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_D7      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_i2c1_inst_SDA     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_i2c1_inst_SCL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK                     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK                        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK                     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_I2C_SDAT                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[0]                       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[1]                       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[2]                       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[3]                       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[0]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[1]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[2]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[3]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[4]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[5]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[6]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[7]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[8]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[9]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[10]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[11]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[12]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[13]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[14]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[15]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[16]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[0]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[1]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[2]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[3]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[4]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[5]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[6]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[7]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[8]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[9]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[10]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[11]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[12]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[13]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[14]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[15]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[16]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_SDA                        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[0]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[1]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[2]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[3]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[4]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[5]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[6]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[7]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[8]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[9]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[10]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[11]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[12]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[13]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[14]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[15]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[16]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[0]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[1]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[2]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[3]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[4]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[5]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[6]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[7]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[8]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[9]                    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[10]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[11]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[12]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[13]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[14]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[15]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[16]                   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SCL                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SDA                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[0]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[1]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[2]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[3]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[4]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[5]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[6]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[7]                  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_SCL                         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_SDA                         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_io_hps_io_gpio_inst_GPIO00  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; OSC_50_B4A                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]                           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]                           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]                           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]                           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RXD0   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RXD1   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RXD2   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RXD3   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RX_CLK ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_emac1_inst_RX_CTL ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim0_inst_MISO   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_spim1_inst_MISO   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_uart0_inst_RX     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_DIR     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_io_hps_io_usb1_inst_NXT     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HSMC_CLKIN_n[1]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_CLKIN_n[2]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_CLKIN_p[1]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_CLKIN_p[2]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_CLK_IN0                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; OSC_50_B3B                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; OSC_50_B5B                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; OSC_50_B8A                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; PCIE_PERST_n                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; PCIE_WAKE_n                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; RESET_n                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; TEMP_DOUT                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; USB_B2_CLK                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; USB_OE_n                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; USB_RD_n                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; USB_RESET_n                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; USB_WR_n                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AUD_I2C_SDAT                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_D[0]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_D[1]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_D[2]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_D[3]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_RX_n[0]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[1]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[2]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[3]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[4]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[5]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[6]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[7]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[8]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[9]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_n[10]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[11]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[12]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[13]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[14]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[15]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_n[16]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[0]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[1]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[2]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[3]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[4]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[5]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[6]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[7]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[8]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[9]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_RX_p[10]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[11]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[12]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[13]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[14]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[15]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_RX_p[16]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_SDA                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[0]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[1]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[2]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[3]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[4]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[5]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[6]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[7]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[8]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[9]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_n[10]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[11]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[12]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[13]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[14]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[15]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_n[16]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[0]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[1]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[2]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[3]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[4]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[5]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[6]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[7]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[8]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[9]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HSMC_TX_p[10]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[11]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[12]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[13]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[14]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[15]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HSMC_TX_p[16]                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SI5338_SCL                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SI5338_SDA                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; USB_B2_DATA[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[2]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[3]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[4]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[5]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[6]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_B2_DATA[7]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_SCL                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; USB_SDA                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_io_hps_io_gpio_inst_GPIO00                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; OSC_50_B4A                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - LED[1]~output                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - LED[0]~output                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - LED[2]~output                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - LED[3]~output                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_io_hps_io_spim0_inst_MISO                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                ; Location                              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; OSC_50_B4A                                                                                                                                                                                                                                                                                                                                          ; PIN_AA16                              ; 11629   ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                         ; 309     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hps_fpga_reset_n                                                                                                                                                                                                                                                                                                                                    ; FF_X11_Y9_N14                         ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~1                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y29_N36                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                           ; LABCELL_X56_Y30_N12                   ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                           ; LABCELL_X56_Y30_N33                   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|i[6]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y29_N15                   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|i[6]~3                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y29_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|j[5]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y29_N57                   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|j[5]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y29_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|k[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y29_N57                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|k[2]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y29_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|state.SETUP                                                                                                                                                                                                                                                                               ; FF_X67_Y28_N19                        ; 14      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|i[6]~0                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y29_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|j[1]~0                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y29_N15                   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|j[1]~1                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y29_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|k[3]~2                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y29_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|l[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y29_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|j[2]~0                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y28_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|k[1]~2                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y28_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[1]~0                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y29_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|line_end[5]~0                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y26_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|py[5]~0                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y26_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|Selector81~2                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y31_N54                   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|cycle_reset                                                                                                                                                                                                                                                                                               ; FF_X65_Y29_N8                         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Container:container|print_reset                                                                                                                                                                                                                                                                                               ; FF_X65_Y29_N32                        ; 34      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add9~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y22_N0                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal0~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y22_N42                   ; 23      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal1~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y26_N12                   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|clk_count[23]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y25_N51                   ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[1]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y25_N57                   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Initial                                                                                                                                                                                                                                                                                    ; FF_X61_Y30_N14                        ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Mid_Back                                                                                                                                                                                                                                                                                   ; FF_X61_Y30_N56                        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|stateFlag[2]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y26_N45                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[0]~3                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y26_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[3]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y30_N3                    ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[3]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y30_N54                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[0][5]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y19_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1000][0]~159                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y11_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1001][0]~223                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y21_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1002][0]~687                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y10_N57                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1003][0]~751                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y17_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1004][0]~319                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y13_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1005][0]~383                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y16_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1006][0]~927                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y6_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1007][0]~991                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y18_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1008][0]~63                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y16_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1009][0]~127                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y12_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[100][0]~280                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1010][0]~671                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y22_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1011][0]~735                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y21_N30                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1012][0]~415                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y10_N6                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1013][0]~479                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y16_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1014][0]~831                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y8_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1015][0]~895                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y21_N30                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1016][0]~191                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y13_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1017][0]~255                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y15_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1018][0]~703                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y10_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1019][0]~767                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y18_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[101][0]~344                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y21_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1020][0]~447                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y9_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1021][0]~511                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y16_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1022][0]~959                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y6_N54                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1023][0]~1023                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y18_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][0]~1088                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y12_N45                  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1025][0]~1120                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y13_N12                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][0]~1092                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y20_N33                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1027][0]~1124                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y13_N30                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1028][0]~1104                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y9_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1029][0]~1136                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y13_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[102][0]~792                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y7_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1030][0]~1108                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y11_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1031][0]~1140                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y10_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1032][0]~1096                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y11_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1033][0]~1128                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y14_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1034][0]~1100                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y19_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1035][0]~1132                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y13_N36                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1036][0]~1112                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y9_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1037][0]~1144                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y13_N48                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1038][0]~1116                                                                                                                                                                                                                                                                                       ; LABCELL_X68_Y11_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1039][0]~1148                                                                                                                                                                                                                                                                                       ; LABCELL_X75_Y12_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[103][0]~856                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y20_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1040][0]~1090                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y12_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1041][0]~1122                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y17_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1042][0]~1094                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y14_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1043][0]~1126                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y13_N12                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1044][0]~1106                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y11_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1045][0]~1138                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y13_N48                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1046][0]~1110                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y10_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1047][0]~1142                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y10_N48                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1048][0]~1098                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y11_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1049][0]~1130                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y14_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[104][0]~152                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y8_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1050][0]~1102                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y10_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][0]~1134                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y13_N51                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1052][0]~1114                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y9_N12                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1053][0]~1146                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y13_N21                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1054][0]~1118                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y11_N30                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1055][0]~1150                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y11_N33                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1056][0]~1089                                                                                                                                                                                                                                                                                       ; LABCELL_X75_Y12_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1057][0]~1121                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y20_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1058][0]~1093                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y13_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1059][0]~1125                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y13_N51                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[105][0]~216                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y16_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1060][0]~1105                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y9_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1061][0]~1137                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y13_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1062][0]~1109                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y16_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1063][0]~1141                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y12_N6                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1064][0]~1097                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y11_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1065][0]~1129                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y16_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1066][0]~1101                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y13_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1067][0]~1133                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y13_N45                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1068][0]~1113                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y9_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1069][0]~1145                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y9_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[106][0]~674                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1070][0]~1117                                                                                                                                                                                                                                                                                       ; LABCELL_X68_Y11_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1071][0]~1149                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y12_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1072][0]~1091                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y12_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1073][0]~1123                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y16_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][0]~1095                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y11_N39                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1075][0]~1127                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y13_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1076][0]~1107                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y11_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1077][0]~1139                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y13_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][0]~1111                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y10_N39                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1079][0]~1143                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y10_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[107][0]~738                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y16_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1080][0]~1099                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y11_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1081][0]~1131                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y14_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1082][0]~1103                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y10_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1083][0]~1135                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y13_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1084][0]~1115                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y9_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][0]~1147                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y8_N18                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1086][0]~1119                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y7_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1087][0]~1151                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y12_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1088][0]~1024                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y12_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1089][0]~1028                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y17_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[108][0]~312                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y7_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1090][0]~1056                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y18_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1091][0]~1060                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y14_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1092][0]~1040                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N45                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1093][0]~1044                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y13_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1094][0]~1072                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y11_N48                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1095][0]~1076                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y12_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1096][0]~1032                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y11_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1097][0]~1036                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y11_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1098][0]~1064                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y9_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1099][0]~1068                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y13_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[109][0]~376                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[10][5]~544                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1100][0]~1048                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y9_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1101][0]~1052                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y12_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1102][0]~1080                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y11_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1103][0]~1084                                                                                                                                                                                                                                                                                       ; MLABCELL_X82_Y12_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1104][0]~1026                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y12_N33                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1105][0]~1030                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y20_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1106][0]~1058                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y13_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1107][0]~1062                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y13_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1108][0]~1042                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y9_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1109][0]~1046                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y13_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[110][0]~920                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y5_N9                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1110][0]~1074                                                                                                                                                                                                                                                                                       ; LABCELL_X75_Y10_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1111][0]~1078                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y10_N54                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1112][0]~1034                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y11_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1113][0]~1038                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y14_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1114][0]~1066                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y10_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1115][0]~1070                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y13_N30                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1116][0]~1050                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y9_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1117][0]~1054                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y12_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1118][0]~1082                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y11_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1119][0]~1086                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y12_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[111][0]~984                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y18_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1120][0]~1025                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y12_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1121][0]~1029                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1122][0]~1057                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N51                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1123][0]~1061                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y13_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1124][0]~1041                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y9_N30                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1125][0]~1045                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y13_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1126][0]~1073                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1127][0]~1077                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y9_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1128][0]~1033                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1129][0]~1037                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y16_N24                  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[112][0]~56                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y16_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1130][0]~1065                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y11_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1131][0]~1069                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y13_N33                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1132][0]~1049                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N39                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1133][0]~1053                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y13_N33                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1134][0]~1081                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y11_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1135][0]~1085                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y13_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1136][0]~1027                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y12_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1137][0]~1031                                                                                                                                                                                                                                                                                       ; LABCELL_X55_Y17_N39                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1138][0]~1059                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y10_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1139][0]~1063                                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y13_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[113][0]~120                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y19_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1140][0]~1043                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y9_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1141][0]~1047                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y14_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1142][0]~1075                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y10_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1143][0]~1079                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y14_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1144][0]~1035                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y9_N6                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1145][0]~1039                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y14_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1146][0]~1067                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y12_N9                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1147][0]~1071                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y13_N0                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1148][0]~1051                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y11_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1149][0]~1055                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y19_N57                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[114][0]~664                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y15_N9                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1150][0]~1083                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y9_N45                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1151][0]~1087                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y12_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1152][0]~1184                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y12_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1153][0]~1192                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y17_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1154][0]~1186                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y15_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1155][0]~1194                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y15_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][0]~1188                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y11_N6                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][0]~1196                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y13_N42                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][0]~1190                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y11_N54                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][0]~1198                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y14_N6                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[115][0]~728                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y19_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1160][0]~1185                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y11_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1161][0]~1193                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y14_N12                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1162][0]~1187                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y13_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1163][0]~1195                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y13_N24                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1164][0]~1189                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y9_N18                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1165][0]~1197                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y12_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1166][0]~1191                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y11_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1167][0]~1199                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y17_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1168][0]~1152                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y13_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1169][0]~1154                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y14_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][0]~408                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N27                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1170][0]~1160                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y14_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][0]~1162                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y11_N12                  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1172][0]~1156                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y11_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1173][0]~1158                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y13_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1174][0]~1164                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y10_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1175][0]~1166                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y10_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1176][0]~1153                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y11_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1177][0]~1155                                                                                                                                                                                                                                                                                       ; LABCELL_X68_Y14_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1178][0]~1161                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y10_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1179][0]~1163                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y11_N54                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[117][0]~472                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1180][0]~1157                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y12_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1181][0]~1159                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y12_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1182][0]~1165                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y11_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1183][0]~1167                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y12_N12                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1184][0]~1168                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y15_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][0]~1172                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y17_N51                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1186][0]~1176                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y10_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1187][0]~1180                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y16_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1188][0]~1170                                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y11_N9                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1189][0]~1174                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y13_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[118][0]~824                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y7_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1190][0]~1178                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y10_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1191][0]~1182                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y14_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1192][0]~1169                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y11_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1193][0]~1173                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y14_N36                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1194][0]~1177                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y13_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][0]~1181                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y13_N9                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1196][0]~1171                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y9_N27                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1197][0]~1175                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y10_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][0]~1179                                                                                                                                                                                                                                                                                       ; LABCELL_X68_Y11_N0                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1199][0]~1183                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y12_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[119][0]~888                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y20_N57                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[11][5]~608                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y16_N45                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[120][0]~184                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y8_N57                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[121][0]~248                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y19_N39                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[122][0]~696                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N12                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[123][0]~760                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y14_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[124][0]~440                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N24                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[125][0]~504                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y17_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[126][0]~952                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y5_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[127][0]~1016                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y19_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][0]~4                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N45                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[129][0]~68                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y21_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[12][5]~288                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y19_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[130][0]~516                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[131][0]~580                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y22_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[132][0]~260                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y10_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[133][0]~324                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y11_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[134][0]~772                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[135][0]~836                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y19_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[136][0]~132                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[137][0]~196                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y15_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[138][0]~548                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[139][0]~612                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[13][5]~352                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y19_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[140][0]~292                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y10_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[141][0]~356                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y11_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[142][0]~900                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N0                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[143][0]~964                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y11_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[144][0]~36                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y12_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[145][0]~100                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y15_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[146][0]~529                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y18_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[147][0]~593                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y18_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[148][0]~388                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y17_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[149][0]~452                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y23_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[14][5]~896                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y5_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[150][0]~804                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y10_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[151][0]~868                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y23_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[152][0]~164                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y12_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[153][0]~228                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y15_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[154][0]~561                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y11_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[155][0]~625                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y13_N45                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[156][0]~420                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y12_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[157][0]~484                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[158][0]~932                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y8_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[159][0]~996                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y20_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[15][5]~960                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y11_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[160][0]~17                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y15_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[161][0]~81                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y20_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[162][0]~644                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[163][0]~708                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y22_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[164][0]~273                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y10_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[165][0]~337                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y23_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[166][0]~785                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y7_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[167][0]~849                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y23_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[168][0]~145                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[169][0]~209                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y15_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[16][5]~32                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y16_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[170][0]~676                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[171][0]~740                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y13_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[172][0]~305                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y10_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[173][0]~369                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y19_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[174][0]~913                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y5_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[175][0]~977                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y15_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[176][0]~49                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[177][0]~113                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y15_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[178][0]~657                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y22_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[179][0]~721                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y13_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[17][5]~96                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y16_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[180][0]~401                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[181][0]~465                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[182][0]~817                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y7_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[183][0]~881                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y14_N30                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[184][0]~177                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[185][0]~241                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y17_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[186][0]~689                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y7_N9                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[187][0]~753                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y13_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[188][0]~433                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y18_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[189][0]~497                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[18][5]~528                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y18_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[190][0]~945                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y7_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[191][0]~1009                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y19_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[192][0]~6                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[193][0]~70                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y15_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[194][0]~518                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[195][0]~582                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[196][0]~262                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[197][0]~326                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y23_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[198][0]~774                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y7_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[199][0]~838                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[19][5]~592                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y18_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1][5]~64                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y16_N48                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[200][0]~134                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y8_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[201][0]~198                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[202][0]~550                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[203][0]~614                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[204][0]~294                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y10_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[205][0]~358                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y17_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[206][0]~902                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N6                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[207][0]~966                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y19_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[208][0]~38                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y16_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[209][0]~102                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y15_N15                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[20][5]~384                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y9_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[210][0]~537                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y18_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[211][0]~601                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y18_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[212][0]~390                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y8_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[213][0]~454                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y23_N57                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[214][0]~806                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N42                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[215][0]~870                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y20_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[216][0]~166                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N18                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[217][0]~230                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[218][0]~569                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y9_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[219][0]~633                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y14_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[21][5]~448                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y21_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[220][0]~422                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y12_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[221][0]~486                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[222][0]~934                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y5_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[223][0]~998                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y15_N33                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[224][0]~25                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y20_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[225][0]~89                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y21_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[226][0]~646                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[227][0]~710                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[228][0]~281                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y7_N15                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[229][0]~345                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[22][5]~800                                                                                                                                                                                                                                                                                          ; LABCELL_X77_Y8_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[230][0]~793                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y7_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[231][0]~857                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y23_N57                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[232][0]~153                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y8_N57                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[233][0]~217                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[234][0]~678                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y7_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[235][0]~742                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y13_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[236][0]~313                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y10_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[237][0]~377                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[238][0]~921                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y5_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[239][0]~985                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y19_N6                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[23][5]~864                                                                                                                                                                                                                                                                                          ; LABCELL_X77_Y8_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[240][0]~57                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y16_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[241][0]~121                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y17_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[242][0]~665                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N30                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[243][0]~729                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y22_N18                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[244][0]~409                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y8_N54                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[245][0]~473                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[246][0]~825                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[247][0]~889                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y23_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[248][0]~185                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y8_N42                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[249][0]~249                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N9                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[24][5]~160                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y8_N30                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[250][0]~697                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[251][0]~761                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y14_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[252][0]~441                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N48                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[253][0]~505                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y16_N0                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[254][0]~953                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y5_N36                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[255][0]~1017                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y15_N12                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[256][0]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y13_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[257][0]~65                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y20_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[258][0]~513                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[259][0]~577                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[25][5]~224                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y16_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[260][0]~257                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[261][0]~321                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y23_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[262][0]~769                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y6_N30                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[263][0]~833                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y20_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[264][0]~129                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y8_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[265][0]~193                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[266][0]~545                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[267][0]~609                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y16_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[268][0]~289                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[269][0]~353                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[26][5]~560                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y8_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[270][0]~897                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y6_N9                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[271][0]~961                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y17_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[272][0]~33                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y12_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[273][0]~97                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y16_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[274][0]~532                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y19_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[275][0]~596                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y19_N9                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[276][0]~385                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y10_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[277][0]~449                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N39                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[278][0]~801                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y6_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[279][0]~865                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y20_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[27][5]~624                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y12_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[280][0]~161                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y8_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[281][0]~225                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y16_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[282][0]~564                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y7_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[283][0]~628                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y16_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[284][0]~417                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y8_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[285][0]~481                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N3                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[286][0]~929                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y6_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[287][0]~993                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y17_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[288][0]~20                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y13_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[289][0]~84                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y23_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[28][5]~416                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y11_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[290][0]~641                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y22_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[291][0]~705                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[292][0]~276                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y20_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[293][0]~340                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[294][0]~788                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y6_N57                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[295][0]~852                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y20_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[296][0]~148                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[297][0]~212                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[298][0]~673                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[299][0]~737                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y17_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[29][5]~480                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y18_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[2][5]~512                                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y19_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[300][0]~308                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y14_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[301][0]~372                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y20_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[302][0]~916                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y23_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[303][0]~980                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y17_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[304][0]~52                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N45                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[305][0]~116                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y20_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[306][0]~660                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[307][0]~724                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[308][0]~404                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N15                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[309][0]~468                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N30                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[30][5]~928                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y5_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[310][0]~820                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y6_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[311][0]~884                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y20_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[312][0]~180                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y12_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[313][0]~244                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y13_N27                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[314][0]~692                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y13_N18                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[315][0]~756                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y18_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[316][0]~436                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N18                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[317][0]~500                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y16_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[318][0]~948                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y6_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[319][0]~1012                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y17_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[31][5]~992                                                                                                                                                                                                                                                                                          ; LABCELL_X73_Y16_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[320][0]~3                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y14_N24                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[321][0]~67                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y15_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[322][0]~515                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[323][0]~579                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[324][0]~259                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y10_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[325][0]~323                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[326][0]~771                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y6_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[327][0]~835                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y20_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[328][0]~131                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y8_N12                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[329][0]~195                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y15_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[32][5]~16                                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y19_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[330][0]~547                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y8_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[331][0]~611                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y17_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[332][0]~291                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[333][0]~355                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y17_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[334][0]~899                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y5_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[335][0]~963                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y14_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[336][0]~35                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[337][0]~99                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y15_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[338][0]~540                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y21_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[339][0]~604                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y19_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[33][5]~80                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y23_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[340][0]~387                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y7_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[341][0]~451                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[342][0]~803                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y6_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[343][0]~867                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y20_N54                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[344][0]~163                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[345][0]~227                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y16_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[346][0]~572                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[347][0]~636                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y16_N42                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[348][0]~419                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y8_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[349][0]~483                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y19_N42                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[34][5]~640                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y22_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[350][0]~931                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y5_N12                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[351][0]~995                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y14_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[352][0]~28                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y20_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[353][0]~92                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y23_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[354][0]~643                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y22_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[355][0]~707                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[356][0]~284                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N51                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[357][0]~348                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y21_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[358][0]~796                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y8_N39                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[359][0]~860                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y20_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[35][5]~704                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y18_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[360][0]~156                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y11_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[361][0]~220                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[362][0]~675                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N39                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[363][0]~739                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y17_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[364][0]~316                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y14_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[365][0]~380                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y21_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[366][0]~924                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y6_N9                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[367][0]~988                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y14_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[368][0]~60                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y16_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[369][0]~124                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y20_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[36][5]~272                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y9_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[370][0]~668                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y13_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[371][0]~732                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y21_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[372][0]~412                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[373][0]~476                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y21_N39                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[374][0]~828                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y6_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[375][0]~892                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y20_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[376][0]~188                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[377][0]~252                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[378][0]~700                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y13_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[379][0]~764                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y17_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[37][5]~336                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y20_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[380][0]~444                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y8_N57                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[381][0]~508                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y17_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[382][0]~956                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[383][0]~1020                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y14_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[384][0]~5                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[385][0]~69                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y21_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[386][0]~517                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y22_N33                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[387][0]~581                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N24                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[388][0]~261                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[389][0]~325                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y23_N21                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[38][5]~784                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y6_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[390][0]~773                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y6_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[391][0]~837                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[392][0]~133                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y15_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[393][0]~197                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y15_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[394][0]~549                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[395][0]~613                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N39                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[396][0]~293                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N9                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[397][0]~357                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y17_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[398][0]~901                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y5_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[399][0]~965                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y17_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[39][5]~848                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y20_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[3][5]~576                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y18_N57                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[400][0]~37                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y12_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[401][0]~101                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[402][0]~533                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y19_N6                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[403][0]~597                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y19_N54                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[404][0]~389                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y6_N57                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[405][0]~453                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y24_N30                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[406][0]~805                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[407][0]~869                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y23_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[408][0]~165                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y12_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[409][0]~229                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[40][5]~144                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y8_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[410][0]~565                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y7_N45                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[411][0]~629                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y15_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[412][0]~421                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y23_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[413][0]~485                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y17_N57                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[414][0]~933                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y6_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[415][0]~997                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N9                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[416][0]~21                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y20_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[417][0]~85                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y19_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[418][0]~645                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y22_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[419][0]~709                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y21_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[41][5]~208                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y16_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[420][0]~277                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y6_N27                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[421][0]~341                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[422][0]~789                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y6_N45                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[423][0]~853                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[424][0]~149                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y11_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[425][0]~213                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[426][0]~677                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y23_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[427][0]~741                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y14_N30                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[428][0]~309                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N0                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[429][0]~373                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y15_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[42][5]~672                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y21_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[430][0]~917                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y6_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[431][0]~981                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y19_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[432][0]~53                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y19_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[433][0]~117                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y17_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[434][0]~661                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[435][0]~725                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y22_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[436][0]~405                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y10_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[437][0]~469                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[438][0]~821                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y6_N39                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[439][0]~885                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y14_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[43][5]~736                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y12_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[440][0]~181                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N45                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[441][0]~245                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y23_N27                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[442][0]~693                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y6_N3                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[443][0]~757                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y18_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[444][0]~437                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[445][0]~501                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y14_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[446][0]~949                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y6_N18                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[447][0]~1013                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y20_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[448][0]~7                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[449][0]~71                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y16_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[44][5]~304                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y19_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[450][0]~519                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[451][0]~583                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[452][0]~263                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y6_N27                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[453][0]~327                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y23_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[454][0]~775                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y6_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[455][0]~839                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y23_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[456][0]~135                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y8_N45                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[457][0]~199                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y15_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[458][0]~551                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y9_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[459][0]~615                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y13_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[45][5]~368                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y19_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[460][0]~295                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y10_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[461][0]~359                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N48                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[462][0]~903                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N27                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[463][0]~967                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y14_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[464][0]~39                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[465][0]~103                                                                                                                                                                                                                                                                                         ; LABCELL_X83_Y20_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[466][0]~541                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y20_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[467][0]~605                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y19_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[468][0]~391                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N15                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[469][0]~455                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[46][5]~912                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y5_N15                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[470][0]~807                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N30                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[471][0]~871                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y23_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[472][0]~167                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y12_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[473][0]~231                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[474][0]~573                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y9_N3                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[475][0]~637                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y13_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[476][0]~423                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[477][0]~487                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y17_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[478][0]~935                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[479][0]~999                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y14_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[47][5]~976                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y19_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][0]~29                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N9                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[481][0]~93                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y19_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[482][0]~647                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[483][0]~711                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N51                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[484][0]~285                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y6_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[485][0]~349                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y23_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[486][0]~797                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y6_N12                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[487][0]~861                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[488][0]~157                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N15                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[489][0]~221                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y17_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[48][5]~48                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y16_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[490][0]~679                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N45                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[491][0]~743                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y17_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[492][0]~317                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y9_N45                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[493][0]~381                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y17_N51                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[494][0]~925                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y6_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[495][0]~989                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y16_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[496][0]~61                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y16_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[497][0]~125                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[498][0]~669                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y15_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[499][0]~733                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y13_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[49][5]~112                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y19_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[4][5]~256                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y10_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[500][0]~413                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[501][0]~477                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y23_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[502][0]~829                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y6_N57                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[503][0]~893                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y14_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[504][0]~189                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y11_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[505][0]~253                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y20_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[506][0]~701                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y6_N0                     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[507][0]~765                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y17_N54                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[508][0]~445                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y17_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[509][0]~509                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y17_N45                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[50][5]~656                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y18_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[510][0]~957                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y6_N21                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[511][0]~1021                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y16_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[512][0]~8                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[513][0]~72                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y11_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[514][0]~520                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N27                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[515][0]~584                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y21_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[516][0]~264                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[517][0]~328                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y16_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[518][0]~776                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y5_N57                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[519][0]~840                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y18_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[51][5]~720                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y18_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[520][0]~136                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[521][0]~200                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y14_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[522][0]~552                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y5_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[523][0]~616                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y15_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[524][0]~296                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y11_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[525][0]~360                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y20_N9                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[526][0]~904                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y9_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[527][0]~968                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y15_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[528][0]~40                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[529][0]~104                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y21_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[52][5]~400                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y17_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[530][0]~530                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y18_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[531][0]~594                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y18_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[532][0]~392                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y8_N42                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[533][0]~456                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[534][0]~808                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y15_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[535][0]~872                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y15_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[536][0]~168                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y11_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[537][0]~232                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y14_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[538][0]~562                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y7_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[539][0]~626                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y14_N33                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[53][5]~464                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y21_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[540][0]~424                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N48                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[541][0]~488                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y17_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[542][0]~936                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y7_N9                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[543][0]~1000                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y15_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[544][0]~18                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y20_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[545][0]~82                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y20_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[546][0]~648                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[547][0]~712                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[548][0]~274                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y6_N18                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[549][0]~338                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y21_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[54][5]~816                                                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y7_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[550][0]~786                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y5_N30                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[551][0]~850                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[552][0]~146                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[553][0]~210                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y18_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[554][0]~680                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y7_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[555][0]~744                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y19_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[556][0]~306                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y11_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[557][0]~370                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[558][0]~914                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y7_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[559][0]~978                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y15_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[55][5]~880                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y20_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[560][0]~50                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N21                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[561][0]~114                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y19_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[562][0]~658                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[563][0]~722                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y22_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[564][0]~402                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y10_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[565][0]~466                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[566][0]~818                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y7_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[567][0]~882                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y21_N51                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[568][0]~178                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y10_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[569][0]~242                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y18_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[56][5]~176                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y8_N6                     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[570][0]~690                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y7_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[571][0]~754                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y14_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[572][0]~434                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N24                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[573][0]~498                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y15_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[574][0]~946                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y7_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[575][0]~1010                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y19_N3                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[576][0]~10                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[577][0]~74                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y16_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[578][0]~522                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y20_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[579][0]~586                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y23_N42                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[57][5]~240                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[580][0]~266                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N15                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[581][0]~330                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y21_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[582][0]~778                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y7_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[583][0]~842                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y21_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[584][0]~138                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y10_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[585][0]~202                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y12_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[586][0]~554                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y7_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[587][0]~618                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N54                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[588][0]~298                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y11_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[589][0]~362                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[58][5]~688                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y12_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[590][0]~906                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y7_N0                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[591][0]~970                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y15_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[592][0]~42                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[593][0]~106                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[594][0]~538                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[595][0]~602                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y22_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[596][0]~394                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N45                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[597][0]~458                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y21_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[598][0]~810                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y5_N45                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[599][0]~874                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y18_N30                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[59][5]~752                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y12_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[5][5]~320                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y23_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[600][0]~170                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y8_N24                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[601][0]~234                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y14_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[602][0]~570                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y22_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[603][0]~634                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y14_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[604][0]~426                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[605][0]~490                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[606][0]~938                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y7_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[607][0]~1002                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y15_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[608][0]~26                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N36                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[609][0]~90                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y23_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[60][5]~432                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y14_N51                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[610][0]~650                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[611][0]~714                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[612][0]~282                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y9_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[613][0]~346                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[614][0]~794                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y9_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[615][0]~858                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y21_N24                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[616][0]~154                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[617][0]~218                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y16_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[618][0]~682                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y7_N33                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[619][0]~746                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y16_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[61][5]~496                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y21_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[620][0]~314                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[621][0]~378                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[622][0]~922                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y7_N18                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[623][0]~986                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y15_N18                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[624][0]~58                                                                                                                                                                                                                                                                                          ; LABCELL_X75_Y19_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[625][0]~122                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[626][0]~666                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y19_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[627][0]~730                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y22_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][0]~410                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y9_N36                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][0]~474                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N15                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[62][5]~944                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y5_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][0]~826                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y8_N57                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[631][0]~890                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y21_N30                  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[632][0]~186                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y12_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[633][0]~250                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y14_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[634][0]~698                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y14_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[635][0]~762                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y14_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[636][0]~442                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[637][0]~506                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y17_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[638][0]~954                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y7_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[639][0]~1018                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y19_N9                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[63][5]~1008                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y16_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[640][0]~12                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y22_N48                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[641][0]~76                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y18_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[642][0]~524                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y22_N39                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[643][0]~588                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y20_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[644][0]~268                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y5_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[645][0]~332                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y21_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[646][0]~780                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y5_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[647][0]~844                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y21_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[648][0]~140                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[649][0]~204                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y18_N0                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[64][5]~2                                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y16_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[650][0]~556                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y9_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[651][0]~620                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[652][0]~300                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y10_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[653][0]~364                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y14_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[654][0]~908                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y7_N27                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[655][0]~972                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y16_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[656][0]~44                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y12_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[657][0]~108                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y21_N24                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[658][0]~531                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y21_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[659][0]~595                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y18_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[65][5]~66                                                                                                                                                                                                                                                                                           ; LABCELL_X53_Y21_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[660][0]~396                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[661][0]~460                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y21_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[662][0]~812                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y5_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[663][0]~876                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y18_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[664][0]~172                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y10_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[665][0]~236                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y15_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[666][0]~563                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y13_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[667][0]~627                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N15                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[668][0]~428                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N15                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[669][0]~492                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[66][5]~514                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y18_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[670][0]~940                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y6_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[671][0]~1004                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y15_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[672][0]~19                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y22_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[673][0]~83                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y20_N21                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[674][0]~652                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[675][0]~716                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N9                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[676][0]~275                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y9_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[677][0]~339                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y21_N3                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[678][0]~787                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y7_N15                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[679][0]~851                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y21_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[67][5]~578                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[680][0]~147                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[681][0]~211                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y16_N21                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[682][0]~684                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N27                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[683][0]~748                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y14_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[684][0]~307                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y10_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[685][0]~371                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y11_N39                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[686][0]~915                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y5_N39                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[687][0]~979                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y18_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[688][0]~51                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N24                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[689][0]~115                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y15_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[68][5]~258                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y10_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[690][0]~659                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y16_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[691][0]~723                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y21_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[692][0]~403                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N42                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[693][0]~467                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y21_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[694][0]~819                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y7_N57                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[695][0]~883                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y21_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[696][0]~179                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y15_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[697][0]~243                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y10_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[698][0]~691                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y7_N3                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[699][0]~755                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[69][5]~322                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y23_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[6][5]~768                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y6_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[700][0]~435                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y10_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[701][0]~499                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[702][0]~947                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y5_N45                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[703][0]~1011                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y19_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[704][0]~14                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y22_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[705][0]~78                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y8_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[706][0]~526                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y20_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[707][0]~590                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y20_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[708][0]~270                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[709][0]~334                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y14_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[70][5]~770                                                                                                                                                                                                                                                                                          ; LABCELL_X75_Y7_N45                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[710][0]~782                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y7_N3                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[711][0]~846                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y21_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[712][0]~142                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y10_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[713][0]~206                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N6                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[714][0]~558                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y10_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[715][0]~622                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y19_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[716][0]~302                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y10_N36                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[717][0]~366                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[718][0]~910                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N0                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[719][0]~974                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y7_N57                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[71][5]~834                                                                                                                                                                                                                                                                                          ; LABCELL_X74_Y19_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[720][0]~46                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y15_N3                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[721][0]~110                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N12                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[722][0]~539                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N12                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[723][0]~603                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y15_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[724][0]~398                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N57                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[725][0]~462                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y21_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[726][0]~814                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y5_N6                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[727][0]~878                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y21_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[728][0]~174                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y10_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[729][0]~238                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y14_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[72][5]~130                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y8_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[730][0]~571                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y9_N12                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[731][0]~635                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y14_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[732][0]~430                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N42                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[733][0]~494                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N24                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[734][0]~942                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y5_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[735][0]~1006                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y15_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[736][0]~27                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y22_N51                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[737][0]~91                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y19_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[738][0]~654                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y22_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[739][0]~718                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y22_N15                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[73][5]~194                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y23_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[740][0]~283                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y7_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[741][0]~347                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y21_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[742][0]~795                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y7_N12                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[743][0]~859                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y21_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[744][0]~155                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[745][0]~219                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N0                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[746][0]~686                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y10_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[747][0]~750                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y19_N45                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[748][0]~315                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N39                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[749][0]~379                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y11_N42                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[74][5]~546                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[750][0]~923                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y7_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[751][0]~987                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y19_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[752][0]~59                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y13_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[753][0]~123                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y17_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[754][0]~667                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N21                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[755][0]~731                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[756][0]~411                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N0                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[757][0]~475                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[758][0]~827                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y7_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][0]~891                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y21_N30                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[75][5]~610                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y12_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[760][0]~187                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y8_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[761][0]~251                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y14_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[762][0]~699                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[763][0]~763                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y14_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[764][0]~443                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N6                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[765][0]~507                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y14_N33                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[766][0]~955                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y5_N30                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[767][0]~1019                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y19_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[768][0]~9                                                                                                                                                                                                                                                                                           ; LABCELL_X53_Y14_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[769][0]~73                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y22_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[76][0]~290                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y8_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[770][0]~521                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y22_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[771][0]~585                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y20_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[772][0]~265                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N45                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[773][0]~329                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y22_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[774][0]~777                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y5_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[775][0]~841                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y18_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[776][0]~137                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y11_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[777][0]~201                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y15_N42                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[778][0]~553                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y7_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[779][0]~617                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y18_N45                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[77][0]~354                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y17_N6                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[780][0]~297                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y9_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[781][0]~361                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[782][0]~905                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N15                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[783][0]~969                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y19_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[784][0]~41                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y12_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[785][0]~105                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y21_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[786][0]~534                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[787][0]~598                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y18_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[788][0]~393                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N39                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[789][0]~457                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y11_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[78][0]~898                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y5_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[790][0]~809                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N3                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[791][0]~873                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[792][0]~169                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y11_N45                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[793][0]~233                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[794][0]~566                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y7_N57                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[795][0]~630                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N45                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[796][0]~425                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N57                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[797][0]~489                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y15_N21                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[798][0]~937                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y7_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[799][0]~1001                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y16_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[79][0]~962                                                                                                                                                                                                                                                                                          ; LABCELL_X75_Y16_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[7][5]~832                                                                                                                                                                                                                                                                                           ; LABCELL_X68_Y19_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[800][0]~22                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y20_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[801][0]~86                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y23_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[802][0]~649                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N15                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[803][0]~713                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[804][0]~278                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y8_N21                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[805][0]~342                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[806][0]~790                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N48                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[807][0]~854                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y22_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[808][0]~150                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y11_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[809][0]~214                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y17_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[80][0]~34                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y12_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[810][0]~681                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y20_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[811][0]~745                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y18_N42                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[812][0]~310                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y7_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[813][0]~374                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y16_N3                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[814][0]~918                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y7_N33                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[815][0]~982                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y18_N54                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[816][0]~54                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N51                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[817][0]~118                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[818][0]~662                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y22_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[819][0]~726                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y21_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[81][0]~98                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y16_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[820][0]~406                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N18                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[821][0]~470                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y16_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[822][0]~822                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[823][0]~886                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y18_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[824][0]~182                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y11_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[825][0]~246                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y6_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[826][0]~694                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[827][0]~758                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y18_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[828][0]~438                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N42                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[829][0]~502                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y15_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[82][0]~536                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y18_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[830][0]~950                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y6_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[831][0]~1014                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y18_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[832][0]~11                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y19_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[833][0]~75                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y22_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[834][0]~523                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y21_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[835][0]~587                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y20_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[836][0]~267                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y8_N9                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[837][0]~331                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[838][0]~779                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y5_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[839][0]~843                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y18_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[83][0]~600                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y18_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[840][0]~139                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N6                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[841][0]~203                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y14_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[842][0]~555                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y7_N12                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[843][0]~619                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y19_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[844][0]~299                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y8_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[845][0]~363                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y19_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[846][0]~907                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y7_N3                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[847][0]~971                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y15_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[848][0]~43                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y12_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[849][0]~107                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[84][0]~386                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y20_N3                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[850][0]~542                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y19_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[851][0]~606                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y18_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[852][0]~395                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y8_N21                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[853][0]~459                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y19_N9                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[854][0]~811                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y5_N42                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[855][0]~875                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y20_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[856][0]~171                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y11_N27                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[857][0]~235                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y15_N15                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[858][0]~574                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[859][0]~638                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N51                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[85][0]~450                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y9_N39                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[860][0]~427                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y9_N45                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[861][0]~491                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y11_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[862][0]~939                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y7_N27                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[863][0]~1003                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y15_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[864][0]~30                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y20_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[865][0]~94                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y21_N36                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[866][0]~651                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[867][0]~715                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[868][0]~286                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y8_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[869][0]~350                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y21_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[86][0]~802                                                                                                                                                                                                                                                                                          ; LABCELL_X74_Y6_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[870][0]~798                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y8_N54                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[871][0]~862                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N33                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[872][0]~158                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y12_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[873][0]~222                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y18_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[874][0]~683                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y6_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[875][0]~747                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y19_N48                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[876][0]~318                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N27                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[877][0]~382                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y19_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[878][0]~926                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y6_N33                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[879][0]~990                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y15_N27                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[87][0]~866                                                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y20_N39                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[880][0]~62                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y16_N33                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[881][0]~126                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y19_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[882][0]~670                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[883][0]~734                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y21_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[884][0]~414                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N30                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[885][0]~478                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y11_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[886][0]~830                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y5_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[887][0]~894                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y21_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[888][0]~190                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y15_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[889][0]~254                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y11_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[88][0]~162                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y8_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[890][0]~702                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y6_N3                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[891][0]~766                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y18_N12                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[892][0]~446                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y9_N33                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[893][0]~510                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y11_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[894][0]~958                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y6_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[895][0]~1022                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y18_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[896][0]~13                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y13_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[897][0]~77                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y16_N9                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[898][0]~525                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N21                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[899][0]~589                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[89][0]~226                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y12_N36                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[8][5]~128                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y8_N15                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[900][0]~269                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y11_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[901][0]~333                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N3                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[902][0]~781                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y7_N51                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[903][0]~845                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y22_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[904][0]~141                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y11_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[905][0]~205                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y21_N57                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[906][0]~557                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y9_N51                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[907][0]~621                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y19_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[908][0]~301                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N15                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[909][0]~365                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[90][0]~568                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y7_N48                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[910][0]~909                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[911][0]~973                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y19_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[912][0]~45                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y12_N6                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[913][0]~109                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y21_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[914][0]~535                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y8_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[915][0]~599                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y20_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[916][0]~397                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y10_N15                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[917][0]~461                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y10_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[918][0]~813                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y8_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[919][0]~877                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y22_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[91][0]~632                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y17_N57                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[920][0]~173                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y11_N54                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[921][0]~237                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y18_N48                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[922][0]~567                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y12_N27                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[923][0]~631                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y15_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[924][0]~429                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[925][0]~493                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N15                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[926][0]~941                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y9_N21                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[927][0]~1005                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y18_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[928][0]~23                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N30                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[929][0]~87                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y23_N30                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[92][0]~418                                                                                                                                                                                                                                                                                          ; LABCELL_X53_Y9_N33                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[930][0]~653                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N54                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[931][0]~717                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y22_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[932][0]~279                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[933][0]~343                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[934][0]~791                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y6_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[935][0]~855                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[936][0]~151                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N3                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[937][0]~215                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y17_N18                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[938][0]~685                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y10_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[939][0]~749                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y21_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[93][0]~482                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y18_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[940][0]~311                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[941][0]~375                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y18_N6                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[942][0]~919                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y6_N48                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[943][0]~983                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y18_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[944][0]~55                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y16_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[945][0]~119                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y16_N39                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[946][0]~663                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y22_N33                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[947][0]~727                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N45                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[948][0]~407                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y10_N42                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][0]~471                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y10_N45                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[94][0]~930                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y5_N33                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[950][0]~823                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y8_N6                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[951][0]~887                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y22_N0                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[952][0]~183                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y16_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[953][0]~247                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N54                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[954][0]~695                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y10_N3                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[955][0]~759                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y18_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[956][0]~439                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y9_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[957][0]~503                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y16_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[958][0]~951                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y6_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[959][0]~1015                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y19_N18                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[95][0]~994                                                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y15_N0                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[960][0]~15                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y12_N42                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[961][0]~79                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y22_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[962][0]~527                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y21_N45                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[963][0]~591                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y20_N21                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[964][0]~271                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y20_N0                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[965][0]~335                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y23_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[966][0]~783                                                                                                                                                                                                                                                                                         ; LABCELL_X68_Y5_N9                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[967][0]~847                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y21_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[968][0]~143                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y11_N18                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[969][0]~207                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y15_N51                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[96][0]~24                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y20_N12                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[970][0]~559                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y13_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[971][0]~623                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y17_N30                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[972][0]~303                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N33                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[973][0]~367                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N21                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[974][0]~911                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y7_N51                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[975][0]~975                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N24                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[976][0]~47                                                                                                                                                                                                                                                                                          ; LABCELL_X53_Y12_N18                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[977][0]~111                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y18_N6                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[978][0]~543                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y8_N30                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[979][0]~607                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y21_N33                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[97][0]~88                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y23_N42                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[980][0]~399                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y8_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[981][0]~463                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N33                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[982][0]~815                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y8_N24                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[983][0]~879                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y21_N0                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[984][0]~175                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y11_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[985][0]~239                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y18_N9                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[986][0]~575                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y12_N39                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[987][0]~639                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y18_N48                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[988][0]~431                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N48                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[989][0]~495                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y16_N33                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[98][0]~642                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y22_N12                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[990][0]~943                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[991][0]~1007                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y18_N21                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[992][0]~31                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y20_N54                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[993][0]~95                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y19_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[994][0]~655                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y22_N27                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[995][0]~719                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[996][0]~287                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N42                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[997][0]~351                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y16_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[998][0]~799                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y8_N54                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[999][0]~863                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y20_N54                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[99][0]~706                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y16_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[9][5]~192                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y16_N30                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[0]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y30_N27                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[0]~8                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y30_N30                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[2]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y30_N24                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[256][0]~7                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y30_N0                   ; 3529    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[5]~15                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y30_N6                    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|adv[0]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y34_N54                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|container_reset                                                                                                                                                                                                                                                                                                               ; FF_X65_Y31_N35                        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|u_dst[4]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y34_N18                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|FOREX:frame_0|u_e[0]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y34_N57                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                               ; FF_X52_Y36_N29                        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X56_Y34_N29                        ; 42      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X56_Y34_N29                        ; 193     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y55_N111   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~0                                                                                                                                                                                                                                         ; LABCELL_X55_Y28_N12                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                            ; LABCELL_X56_Y28_N9                    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                         ; LABCELL_X56_Y28_N21                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                         ; LABCELL_X55_Y28_N30                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                                    ; LABCELL_X56_Y29_N36                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~6                                                                                                                                                                                                                                        ; LABCELL_X56_Y27_N57                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                      ; FF_X56_Y28_N2                         ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                ; FF_X55_Y29_N35                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                 ; FF_X56_Y27_N53                        ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                     ; FF_X55_Y29_N38                        ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                            ; LABCELL_X57_Y29_N18                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                                                      ; LABCELL_X55_Y29_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                      ; LABCELL_X55_Y28_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                                                      ; LABCELL_X56_Y29_N6                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                                       ; LABCELL_X60_Y30_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y25_N42                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y28_N9                    ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y25_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                               ; LABCELL_X55_Y25_N27                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                     ; FF_X8_Y9_N14                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0                                                                                                   ; MLABCELL_X8_Y9_N45                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                        ; MLABCELL_X8_Y9_N24                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                          ; LABCELL_X9_Y9_N45                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                           ; LABCELL_X10_Y10_N27                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                    ; MLABCELL_X3_Y8_N0                     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                    ; LABCELL_X2_Y8_N39                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                         ; LABCELL_X7_Y10_N36                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                             ; FF_X13_Y9_N28                         ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~0                                                                                                                                      ; LABCELL_X9_Y8_N30                     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~1                                                                                                                                      ; LABCELL_X2_Y8_N30                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                          ; FF_X2_Y8_N49                          ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                              ; MLABCELL_X3_Y8_N12                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~1                                                                                                                                              ; LABCELL_X9_Y10_N39                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~14                                                                                                                                            ; LABCELL_X4_Y8_N12                     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                ; LABCELL_X2_Y8_N21                     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                 ; MLABCELL_X3_Y8_N15                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                              ; MLABCELL_X8_Y8_N6                     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~2                                                                                                                                   ; MLABCELL_X8_Y8_N42                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                  ; MLABCELL_X6_Y7_N57                    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                  ; LABCELL_X9_Y10_N15                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                      ; FF_X8_Y8_N5                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                  ; LABCELL_X2_Y8_N12                     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                      ; LABCELL_X4_Y8_N27                     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                      ; MLABCELL_X8_Y8_N36                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                   ; MLABCELL_X6_Y7_N3                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                        ; LABCELL_X9_Y8_N33                     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                                               ; MLABCELL_X6_Y6_N0                     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~3                                                                                                                                ; MLABCELL_X6_Y6_N24                    ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                    ; MLABCELL_X8_Y8_N21                    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~1                                                                                                                   ; LABCELL_X11_Y6_N51                    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~2                                                                                                                                  ; MLABCELL_X8_Y8_N45                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                       ; LABCELL_X9_Y8_N9                      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                      ; FF_X9_Y9_N32                          ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y9_N27                    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; FF_X6_Y7_N16                          ; 195     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                        ; LABCELL_X53_Y33_N54                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                          ; LABCELL_X53_Y33_N30                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                ; LABCELL_X53_Y36_N9                    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                              ; LABCELL_X55_Y32_N24                   ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                               ; LABCELL_X53_Y33_N21                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                 ; LABCELL_X53_Y33_N51                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                ; LABCELL_X56_Y33_N42                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                    ; LABCELL_X53_Y36_N21                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                               ; FF_X4_Y5_N32                          ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y4_N54                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y2_N12                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                       ; LABCELL_X2_Y5_N30                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X2_Y5_N51                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X4_Y5_N6                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y5_N0                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y5_N24                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~1                                                                                                                                                                                                                                                  ; LABCELL_X2_Y5_N6                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                                                                                                             ; LABCELL_X2_Y5_N9                      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                    ; FF_X6_Y5_N2                           ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                   ; FF_X4_Y5_N23                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                    ; FF_X3_Y5_N56                          ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                             ; LABCELL_X4_Y5_N42                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                   ; FF_X6_Y5_N56                          ; 82      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                     ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; OSC_50_B4A                                                                                                                                               ; PIN_AA16                              ; 11629   ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                             ; JTAG_X0_Y2_N3                         ; 309     ; Global Clock         ; GCLK1            ; --                        ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; FF_X56_Y34_N29                        ; 193     ; Global Clock         ; GCLK11           ; --                        ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                         ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK13           ; --                        ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X6_Y7_N16                          ; 195     ; Global Clock         ; GCLK5            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[256][0]~7                                                                                                                                                                                                                                                                       ; 3529    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|always2~2                                                                                                                                                                                                                                                                                        ; 2894    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal9~5                                                                                                                                                                                                                                                                                         ; 1733    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|Selector4~1                                                                                                                                                                                                                                                        ; 1362    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|Selector2~1                                                                                                                                                                                                                                                        ; 1358    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|frame_char[4]~3                                                                                                                                                                                                                                                    ; 1357    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|Selector3~1                                                                                                                                                                                                                                                        ; 1351    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|Selector0~2                                                                                                                                                                                                                                                        ; 1343    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|Selector1~3                                                                                                                                                                                                                                                        ; 1330    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~17                                                                                                                                                                                                                                                                                         ; 1234    ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|WideOr1                                                                                                                                                                                                                                                            ; 1200    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~25                                                                                                                                                                                                                                                                                         ; 1109    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~21                                                                                                                                                                                                                                                                                         ; 1049    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~13                                                                                                                                                                                                                                                                                         ; 1037    ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~9                                                                                                                                                                                                                                                                                           ; 668     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~17                                                                                                                                                                                                                                                                                          ; 663     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~5                                                                                                                                                                                                                                                                                           ; 663     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~13                                                                                                                                                                                                                                                                                          ; 660     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|LessThan4~1                                                                                                                                                                                                                                                                                      ; 450     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr4~0                                                                                                                                                                                                                                                                ; 440     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr1~0                                                                                                                                                                                                                                                                ; 440     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr2~0                                                                                                                                                                                                                                                                ; 440     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr3~0                                                                                                                                                                                                                                                                ; 440     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr0~0                                                                                                                                                                                                                                                                ; 440     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr9~0                                                                                                                                                                                                                                                                ; 439     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr6~0                                                                                                                                                                                                                                                                ; 439     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr7~0                                                                                                                                                                                                                                                                ; 439     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|name_char_2[5]~0                                                                                                                                                                                                                                                         ; 439     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr11~0                                                                                                                                                                                                                                                               ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr12~0                                                                                                                                                                                                                                                               ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr10~0                                                                                                                                                                                                                                                               ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr13~3                                                                                                                                                                                                                                                               ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|name_char_3[0]~1                                                                                                                                                                                                                                                         ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[6]                                                                                                                                                                                                                                                                                        ; 438     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[0][4]~3                                                                                                                                                                                                                                                                         ; 435     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~29                                                                                                                                                                                                                                                                                          ; 429     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[256][1]~5346                                                                                                                                                                                                                                                                    ; 427     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr5~0                                                                                                                                                                                                                                                                ; 418     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~25                                                                                                                                                                                                                                                                                          ; 416     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~21                                                                                                                                                                                                                                                                                          ; 385     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[7]~DUPLICATE                                                                                                                                                                                                                                                                              ; 365     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add27~17                                                                                                                                                                                                                                                                                         ; 333     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add27~13                                                                                                                                                                                                                                                                                         ; 332     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[5]~DUPLICATE                                                                                                                                                                                                                                                                              ; 289     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add27~5                                                                                                                                                                                                                                                                                          ; 274     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add27~1                                                                                                                                                                                                                                                                                          ; 272     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[2]                                                                                                                                                                                                                                                                                ; 214     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add27~9                                                                                                                                                                                                                                                                                          ; 200     ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                ; 198     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~3                                                                                                                                                                                                                                                                                           ; 192     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[8]                                                                                                                                                                                                                                                                                ; 171     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|hcount[5]                                                                                                                                                                                                                                                                                        ; 155     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[0]                                                                                                                                                                                                                                                                                ; 151     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~9                                                                                                                                                                                                                                                                                          ; 150     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[5]                                                                                                                                                                                                                                                                                ; 144     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[4]                                                                                                                                                                                                                                                                                ; 141     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~462                                                                                                                                                                                                                                                                                         ; 120     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~2                                                                                                                                                                                                                                                                                           ; 120     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[3]                                                                                                                                                                                                                                                                                ; 120     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[7]                                                                                                                                                                                                                                                                                ; 119     ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[6]~DUPLICATE                                                                                                                                                                                                                                                                      ; 101     ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~5                                                                                                                                                                                                                                                                                           ; 97      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~1                                                                                                                                                                                                                                                                                          ; 97      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~4                                                                                                                                                                                                                                                                                           ; 96      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux10~0                                                                                                                                                                                                                                                                                          ; 96      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~7                                                                                                                                                                                                                                                                                           ; 92      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~5                                                                                                                                                                                                                                                                                          ; 87      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; 84      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; 82      ;
; lab3:u0|FOREX:frame_0|Container:container|state.RUN_BELLMAN                                                                                                                                                                                                                                                                         ; 72      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~8                                                                                                                                                                                                                                                                                           ; 72      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~6                                                                                                                                                                                                                                                                                           ; 72      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~3                                                                                                                                                                                                                                                                                       ; 71      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                    ; 71      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~1                                                                                                                                                                                                                                                                      ; 69      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ; 68      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                              ; 65      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~156                                                                                                                                                                                                                                                                                     ; 63      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[1]                                                                                                                                                                                                                                                                                ; 59      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~101                                                                                                                                                                                                                                                                                     ; 57      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[2]                                                                                                                                                                                                                    ; 54      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~122                                                                                                                                                                                                                                                                                     ; 54      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~120                                                                                                                                                                                                                                                                                     ; 54      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~118                                                                                                                                                                                                                                                                                     ; 54      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~16                                                                                                                                                                                                                                                                                      ; 51      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~17                                                                                                                                                                                                                                                                                      ; 49      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                    ; 49      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~124                                                                                                                                                                                                                                                                                     ; 48      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~107                                                                                                                                                                                                                                                                                     ; 48      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add15~29                                                                                                                                                                                                                                                                                         ; 48      ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|LessThan0~36                                                                                                                                                                                                                                                     ; 43      ;
; lab3:u0|FOREX:frame_0|Container:container|CycleDetect:cycle_detect|LessThan0~35                                                                                                                                                                                                                                                     ; 43      ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|Equal2~7                                                                                                                                                                                                                                                                  ; 43      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~0                                                                                                                                                                                                                                                                                       ; 43      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                      ; 42      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~15                                                                                                                                                                                                                                                                                      ; 42      ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 41      ;
; lab3:u0|FOREX:frame_0|Container:container|Selector51~1                                                                                                                                                                                                                                                                              ; 39      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~5                                                                                                                                                                                                                                                                                       ; 39      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~62                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~60                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~58                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~56                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~51                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~50                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~49                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~48                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~46                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~44                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~42                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~40                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~38                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~36                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~34                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~0                                                                                                                                                                                                                                                                                       ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~12                                                                                                                                                                                                                                                                                      ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~2                                                                                                                                                                                                                                                                                       ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~29                                                                                                                                                                                                                                                                                          ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~25                                                                                                                                                                                                                                                                                          ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~21                                                                                                                                                                                                                                                                                          ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~17                                                                                                                                                                                                                                                                                          ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~13                                                                                                                                                                                                                                                                                          ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~9                                                                                                                                                                                                                                                                                           ; 38      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~63                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~61                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~59                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~57                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~55                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~54                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~53                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~52                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~47                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~45                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~43                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~41                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~39                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~37                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~35                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~17                                                                                                                                                                                                                                                                                      ; 37      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~9                                                                                                                                                                                                                                                                                           ; 37      ;
; lab3:u0|FOREX:frame_0|Container:container|state.UPDATE_FOR~DUPLICATE                                                                                                                                                                                                                                                                ; 36      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[0]                                                                                                                                                                                                                                                              ; 36      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~115                                                                                                                                                                                                                                                                                     ; 36      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~26                                                                                                                                                                                                                                                                                      ; 36      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~14                                                                                                                                                                                                                                                                                      ; 35      ;
; lab3:u0|FOREX:frame_0|u_e[0]~0                                                                                                                                                                                                                                                                                                      ; 34      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[2]                                                                                                                                                                                                                                                              ; 34      ;
; lab3:u0|FOREX:frame_0|Container:container|print_reset                                                                                                                                                                                                                                                                               ; 34      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                ; 33      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                ; 33      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                 ; 33      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                               ; 33      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                           ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|address_reg_a[0]                                                                                                                                                                                                        ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|state.RUN_CYCLE_DETECT                                                                                                                                                                                                                                                                    ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~69                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~67                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~66                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~65                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~64                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~33                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~32                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~31                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~30                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~29                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~28                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~27                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~26                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~25                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~24                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~23                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~22                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~21                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~20                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~19                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~18                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~16                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~15                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~14                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~13                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~12                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~11                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~10                                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~9                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~8                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~7                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~6                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~5                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~4                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~3                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~2                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~1                                                                                                                                                                                                                                                                                       ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~49                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~45                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~41                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~37                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~33                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~29                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~25                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~21                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~17                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~13                                                                                                                                                                                                                                                                     ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~9                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|Add2~5                                                                                                                                                                                                                                                                      ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~5                                                                                                                                                                                                                                                                                           ; 32      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add3~1                                                                                                                                                                                                                                                                                           ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; 30      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                 ; 30      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~107                                                                                                                                                                                                                                                                                     ; 30      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; 30      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[2]                                                                                                                                                                                                                                                                                    ; 30      ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|vertmat_data_a[0]~1                                                                                                                                                                                                                                                       ; 29      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~67                                                                                                                                                                                                                                                                                      ; 29      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~6                                                                                                                                                                                                                                                                                       ; 29      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~95                                                                                                                                                                                                                                                                                      ; 28      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~88                                                                                                                                                                                                                                                                                      ; 28      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~81                                                                                                                                                                                                                                                                                      ; 28      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~12                                                                                                                                                                                                                                                                                      ; 28      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~13                                                                                                                                                                                                                                                                                          ; 28      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~12                                                                                                                                                                                                                                                                                          ; 28      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0                                                                                                                                                                    ; 27      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[1]                                                                                                                                                                                                                                                                                    ; 27      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~153                                                                                                                                                                                                                                                                                     ; 26      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~98                                                                                                                                                                                                                                                                                      ; 26      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~11                                                                                                                                                                                                                                                                                      ; 26      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[9]                                                                                                                                                                                                                                                                                ; 26      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|size[1]~0                                                                                                                                                                                                                                                                        ; 25      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~170                                                                                                                                                                                                                                                                                     ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                        ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|clk_count[23]~0                                                                                                                                                                                                                                                                  ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~154                                                                                                                                                                                                                                                                                     ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~109                                                                                                                                                                                                                                                                                     ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~71                                                                                                                                                                                                                                                                                      ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~55                                                                                                                                                                                                                                                                                      ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~13                                                                                                                                                                                                                                                                                      ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~3                                                                                                                                                                                                                                                                                       ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux11~464                                                                                                                                                                                                                                                                                        ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~11                                                                                                                                                                                                                                                                                          ; 24      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~10                                                                                                                                                                                                                                                                                          ; 24      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                   ; 24      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                                                                    ; 23      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                          ; 23      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal0~2                                                                                                                                                                                                                                                                                         ; 23      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~22                                                                                                                                                                                                                                                                                      ; 23      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[0]                                                                                                                                                                                                                                                                                    ; 23      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                          ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_frame_buffer[273][4]~7557                                                                                                                                                                                                                                                                    ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~223                                                                                                                                                                                                                                                                                     ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~214                                                                                                                                                                                                                                                                                     ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~182                                                                                                                                                                                                                                                                                     ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~76                                                                                                                                                                                                                                                                                      ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~71                                                                                                                                                                                                                                                                                      ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~62                                                                                                                                                                                                                                                                                      ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~6                                                                                                                                                                                                                                                                                       ; 22      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~2                                                                                                                                                                                                                                                                                       ; 22      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                    ; 21      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                    ; 21      ;
; lab3:u0|FOREX:frame_0|Container:container|cycle_reset                                                                                                                                                                                                                                                                               ; 21      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                      ; 21      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~32                                                                                                                                                                                                                                                                                      ; 21      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                      ; 20      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~56                                                                                                                                                                                                                                                                                      ; 20      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~50                                                                                                                                                                                                                                                                                      ; 20      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~38                                                                                                                                                                                                                                                                                      ; 20      ;
; ~GND                                                                                                                                                                                                                                                                                                                                ; 19      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                           ; 19      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~3                                                                                                                ; 19      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                     ; 19      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                         ; 19      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[1]                                                                                                                                                                                                                                                              ; 19      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~159                                                                                                                                                                                                                                                                                     ; 19      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~17                                                                                                                                                                                                                                                                                      ; 19      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~8                                                                                                                                                                                                                                                                                       ; 19      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~20                                                                                                                                                                                                                                                                                      ; 19      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~7                                                                                                                                                                                                                                                                                       ; 19      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                     ; 18      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable                                                                                                                                                                                                                               ; 18      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                    ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Mid_Back                                                                                                                                                                                                                                                                   ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~167                                                                                                                                                                                                                                                                                     ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~283                                                                                                                                                                                                                                                                                     ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~104                                                                                                                                                                                                                                                                                     ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~66                                                                                                                                                                                                                                                                                      ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~19                                                                                                                                                                                                                                                                                      ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~1                                                                                                                                                                                                                                                                                           ; 18      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Mux6~0                                                                                                                                                                                                                                                                                           ; 18      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                            ; 17      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[12]~31                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[13]~30                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[14]~29                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[15]~28                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[16]~27                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[17]~26                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[18]~25                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[19]~24                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[20]~23                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[21]~22                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[0]~21                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[1]~20                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[2]~19                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[3]~18                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[4]~17                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[5]~16                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[6]~15                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[7]~14                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[8]~13                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[9]~12                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[10]~11                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[11]~10                                                                                                                                                                                                                                                                        ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[24]~9                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[25]~8                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[26]~7                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[27]~6                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[28]~5                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[29]~4                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[30]~3                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[31]~2                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[22]~1                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|adjmat_data[23]~0                                                                                                                                                                                                                                                                         ; 17      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                ; 17      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                            ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Initial                                                                                                                                                                                                                                                                    ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~308                                                                                                                                                                                                                                                                                     ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~192                                                                                                                                                                                                                                                                                     ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~44                                                                                                                                                                                                                                                                                      ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~20                                                                                                                                                                                                                                                                                      ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~21                                                                                                                                                                                                                                                                                      ; 17      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~5                                                                                                                                                                                                                                                                                       ; 17      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                              ; 17      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|px[1]~DUPLICATE                                                                                                                                                                                                                                                    ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder4~68                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~324                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~305                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~259                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~221                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~209                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~205                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~184                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~182                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~166                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~162                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~105                                                                                                                                                                                                                                                                                     ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~43                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~83                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~81                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~31                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~78                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~32                                                                                                                                                                                                                                                                                      ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[1]                                                                                                                                                                                                                                                                                 ; 16      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[3]                                                                                                                                                                                                                                                                                 ; 16      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                                                                       ; 15      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Mid_Forward                                                                                                                                                                                                                                                                ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~404                                                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~398                                                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~386                                                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~385                                                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr13~1                                                                                                                                                                                                                                                               ; 15      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|state.Normal                                                                                                                                                                                                                                                                                     ; 15      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                        ; 15      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[3]                                                                                                                                                                                                                                                               ; 15      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[4]                                                                                                                                                                                                                                                               ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[2]                                                                                                                                                                                                                                                                                 ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[4]                                                                                                                                                                                                                                                                                 ; 15      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[0]                                                                                                                                                                                                                                                                                 ; 15      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                        ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|state.Mid_Translation~DUPLICATE                                                                                                                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                        ; 14      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                               ; 14      ;
; lab3:u0|FOREX:frame_0|u_dst[4]~0                                                                                                                                                                                                                                                                                                    ; 14      ;
; lab3:u0|FOREX:frame_0|Container:container|Selector19~1                                                                                                                                                                                                                                                                              ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|state.SETUP                                                                                                                                                                                                                                                               ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                              ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0                                                                                                                                    ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~405                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~403                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~402                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~401                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~114                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~400                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~399                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~397                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~112                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~396                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~395                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~391                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~390                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~389                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~388                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~384                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~383                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~382                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~381                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~380                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~111                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~379                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~378                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~110                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~377                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~376                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~109                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~375                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~374                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~108                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~373                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~371                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~369                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~364                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~363                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~361                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~360                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~359                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~183                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~181                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~357                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~356                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~355                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~354                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~353                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~352                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~349                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~348                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~347                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~346                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~345                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~344                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~343                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~342                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~340                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~339                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~338                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~337                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~336                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~335                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~334                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~333                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~331                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~330                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~328                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~327                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~326                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~322                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~321                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~320                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~318                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~317                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~316                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~313                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~312                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~311                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~310                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~309                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~306                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~303                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~302                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~301                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~300                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~299                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~298                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~158                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~296                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~294                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~293                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~292                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~291                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~290                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~289                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~286                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~282                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~99                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~281                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~280                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~98                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~279                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~276                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~96                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~275                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~273                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~270                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~94                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~261                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~90                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~260                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~258                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~89                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~257                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~88                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~256                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~255                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~253                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~86                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~252                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~251                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~85                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~250                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~248                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~247                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~83                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~246                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~245                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~82                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~244                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~243                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~81                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~242                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~237                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~236                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~79                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~235                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~233                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~232                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~229                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~76                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~228                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~225                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~74                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~222                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~219                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~71                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~218                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~217                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~216                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~70                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~215                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~213                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~68                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~212                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~211                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~67                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~210                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~208                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~66                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~207                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~64                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~204                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~203                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~63                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~202                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~201                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~62                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~200                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~198                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~61                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~197                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~195                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~60                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~194                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~193                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~190                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~187                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~186                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~56                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~183                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~55                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~181                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~180                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~54                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~179                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~178                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~177                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~53                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~176                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~52                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~175                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~172                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~50                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~171                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~168                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~49                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~167                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~48                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~165                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~164                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~47                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~163                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~161                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~46                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~160                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~45                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~158                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~157                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~43                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~155                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~154                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~42                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~153                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~152                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~41                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~151                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~40                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~39                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~38                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~150                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~149                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~147                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~37                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~36                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~35                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~34                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~143                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~142                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~141                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~140                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~139                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~136                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~134                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~132                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~130                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~33                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~129                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~32                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~31                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~127                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~30                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~29                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~125                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~28                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~124                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~27                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~123                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~26                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~122                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~121                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~25                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~120                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~119                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~24                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~118                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~117                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~23                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~116                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~115                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~22                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~114                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~112                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~21                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~111                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~69                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~108                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~19                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~106                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~104                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~103                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~102                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~101                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~100                                                                                                                                                                                                                                                                                     ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~98                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~97                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~95                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~94                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~92                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~91                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~87                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~85                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~84                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~82                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~80                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~79                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~77                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~17                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~75                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~72                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~69                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~15                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~67                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~66                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~65                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~14                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~62                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~61                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~13                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~59                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~56                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~53                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~11                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~51                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~49                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~10                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~46                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~45                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~9                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~44                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~8                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~39                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~38                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~7                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~36                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~34                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~5                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~33                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~29                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~4                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~28                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~24                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~23                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~2                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~13                                                                                                                                                                                                                                                                                      ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~0                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~8                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~4                                                                                                                                                                                                                                                                                       ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal9~4                                                                                                                                                                                                                                                                                         ; 14      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal9~2                                                                                                                                                                                                                                                                                         ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                            ; 14      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                            ; 14      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[2]                                                                                                                                                                                                                                                               ; 14      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[5]                                                                                                                                                                                                                                                               ; 14      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[6]                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; 13      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~1                                                                                                   ; 13      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                              ; 13      ;
; lab3:u0|FOREX:frame_0|Container:container|bellman_reset                                                                                                                                                                                                                                                                             ; 13      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                        ; 13      ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 13      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                                                                                               ; 13      ;
; lab3:u0|FOREX:frame_0|Container:container|state.RUN_PRINT_CYCLE                                                                                                                                                                                                                                                                     ; 13      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Translation:translation|WideOr8~1                                                                                                                                                                                                                                                                ; 13      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~126                                                                                                                                                                                                                                                                                     ; 13      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~105                                                                                                                                                                                                                                                                                     ; 13      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~30                                                                                                                                                                                                                                                                                      ; 13      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                            ; 13      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr                                                ; 12      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[5]~15                                                                                                                                                                                                                                                                              ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[5]~1                                                                                                                                                                                                                                                                               ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|number_char_2[5]~0                                                                                                                                                                                                                                                                               ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~392                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~372                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~368                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~107                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~366                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~106                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~105                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~224                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~215                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~351                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~325                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~315                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~285                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~277                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~274                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~95                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~271                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~269                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~268                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~267                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~265                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~263                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~262                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~87                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~254                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~249                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~84                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~240                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~239                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~234                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~78                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~77                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~231                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~230                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~227                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~224                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~72                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~220                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~69                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~65                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~59                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~189                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~188                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~57                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~185                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~174                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~169                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~148                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~135                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~133                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~128                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~126                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~110                                                                                                                                                                                                                                                                                     ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~58                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~43                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~41                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~6                                                                                                                                                                                                                                                                                       ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~25                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~18                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~15                                                                                                                                                                                                                                                                                      ; 12      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|l[1]                                                                                                                                                                                                                                                               ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Add5~1                                                                                                                                                                                                                                                                                           ; 12      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[9]                                                                                                                                                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal8~0                                                                                                                                                                                                                             ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[0]~1                                                                                                                                                                                                                                                                              ; 11      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                 ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[759][0]~891                                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[629][0]~474                                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[949][0]~471                                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|FOREX:frame_0|Container:container|PrintCycle:print_cycle|py[0]                                                                                                                                                                                                                                                              ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~113                                                                                                                                                                                                                                                                                     ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~387                                                                                                                                                                                                                                                                                     ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~131                                                                                                                                                                                                                                                                                     ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~113                                                                                                                                                                                                                                                                                     ; 11      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                        ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[4]                                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[5]                                                                                                                                                                                                                                                                         ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[4]                                                                                                                                                                                                                                                                                        ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[5]                                                                                                                                                                                                                                                                                        ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[6]                                                                                                                                                                                                                                                                                        ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[7]                                                                                                                                                                                                                                                                                        ; 11      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|vcount[8]                                                                                                                                                                                                                                                                                        ; 11      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]                                                                                                                                                                                                                                                ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                           ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                               ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~2                                                                                                                ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~1                                                                                                                ; 10      ;
; lab3:u0|FOREX:frame_0|container_reset                                                                                                                                                                                                                                                                                               ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[3]~2                                                                                                                                                                                                                                                                                  ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|buffer_pos[3]~1                                                                                                                                                                                                                                                                                  ; 10      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                             ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1185][0]~1172                                                                                                                                                                                                                                                                       ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[630][0]~826                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[628][0]~410                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[116][0]~408                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[480][0]~29                                                                                                                                                                                                                                                                          ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[128][0]~4                                                                                                                                                                                                                                                                           ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Equal1~2                                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~370                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~367                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~362                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~180                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~319                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~297                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~278                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~97                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~91                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~241                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~80                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~75                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~223                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~214                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~206                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~196                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~51                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~173                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~103                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~137                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder1~20                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~55                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~49                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder3~37                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~86                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~74                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~42                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Decoder0~11                                                                                                                                                                                                                                                                                      ; 10      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; 10      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                           ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Selector22~0                                                                                                                                                                                                                                                                                     ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                            ; 10      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                            ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[0]                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[1]                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_pos[2]                                                                                                                                                                                                                                                                         ; 10      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]                                                                                                                                                                                                                                                ; 10      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]                                                                                                                                                                                                                                                ; 10      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]                                                                                                                                                                                                                                               ; 10      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                               ; 10      ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[1]                                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                           ; 9       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct       ; 9       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct       ; 9       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct       ; 9       ;
; lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct       ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                         ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                           ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                         ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                                                 ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|read~0                                                                                                                                                                                                                                                                    ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                     ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                        ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                  ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                              ; 9       ;
; lab3:u0|FOREX:frame_0|Container:container|Bellman:bellman|state.DONE                                                                                                                                                                                                                                                                ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                          ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                          ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                                                                                                          ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                                      ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                    ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|mid_buffer_pos[2]~2                                                                                                                                                                                                                                                                              ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~14                                                                                                                            ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                    ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                     ; 9       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                              ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|state.Mid                                                                                                                                                                                                                                                                        ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|FanShow:fanshow|y_record[0]                                                                                                                                                                                                                                                                      ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1159][0]~1198                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1157][0]~1196                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1158][0]~1190                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1156][0]~1188                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1195][0]~1181                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1198][0]~1179                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1171][0]~1162                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1085][0]~1147                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1051][0]~1134                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1078][0]~1111                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1074][0]~1095                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1026][0]~1092                                                                                                                                                                                                                                                                       ; 9       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|frame_buffer[1024][0]~1088                                                                                                                                                                                                                                                                       ; 9       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; lab3:u0|FOREX:frame_0|Container:container|AdjMat:adjmat|altsyncram:ram_rtl_0|altsyncram_1pa1:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port      ; Single Clock ; 8193         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262176 ; 8193                        ; 32                          ; --                          ; --                          ; 262176              ; 33          ; 0          ; None          ; M10K_X49_Y29_N0, M10K_X76_Y31_N0, M10K_X58_Y34_N0, M10K_X69_Y27_N0, M10K_X76_Y28_N0, M10K_X69_Y33_N0, M10K_X76_Y29_N0, M10K_X49_Y30_N0, M10K_X69_Y34_N0, M10K_X69_Y29_N0, M10K_X69_Y26_N0, M10K_X58_Y30_N0, M10K_X76_Y27_N0, M10K_X58_Y33_N0, M10K_X58_Y27_N0, M10K_X69_Y28_N0, M10K_X49_Y27_N0, M10K_X49_Y34_N0, M10K_X58_Y29_N0, M10K_X58_Y31_N0, M10K_X41_Y29_N0, M10K_X58_Y26_N0, M10K_X58_Y32_N0, M10K_X58_Y28_N0, M10K_X76_Y30_N0, M10K_X41_Y30_N0, M10K_X49_Y33_N0, M10K_X49_Y32_N0, M10K_X49_Y31_N0, M10K_X49_Y26_N0, M10K_X69_Y32_N0, M10K_X49_Y28_N0, M10K_X41_Y31_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; lab3:u0|FOREX:frame_0|Container:container|VertMat:vertmat|altsyncram:ram_rtl_0|altsyncram_q912:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 2560   ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 2           ; 0          ; None          ; M10K_X69_Y30_N0, M10K_X69_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mode                       ;
; lab3:u0|FOREX:frame_0|Frame:buffer|Character:character|altsyncram:altsyncram_component|altsyncram_csf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 16384        ; 1            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 16384                       ; 1                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; character.mif ; M10K_X69_Y22_N0, M10K_X69_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None          ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 49,504 / 289,320 ( 17 % ) ;
; C12 interconnects                           ; 875 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 12,578 / 119,108 ( 11 % ) ;
; C4 interconnects                            ; 9,158 / 56,300 ( 16 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 3,580 / 289,320 ( 1 % )   ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 53 / 67 ( 79 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 94 / 156 ( 60 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 10,923 / 84,580 ( 13 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,532 / 12,676 ( 12 % )   ;
; R14/C12 interconnect drivers                ; 2,125 / 20,720 ( 10 % )   ;
; R3 interconnects                            ; 16,997 / 130,992 ( 13 % ) ;
; R6 interconnects                            ; 33,041 / 266,960 ( 12 % ) ;
; Spine clocks                                ; 17 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                       ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                      ; 216          ; 0            ; 216          ; 0            ; 33           ; 293       ; 216          ; 0            ; 293       ; 293       ; 25           ; 223          ; 0            ; 0            ; 0            ; 25           ; 223          ; 0            ; 0            ; 0            ; 92           ; 223          ; 248          ; 0            ; 0            ; 0            ; 0            ; 188          ;
; Total Unchecked                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable              ; 77           ; 293          ; 77           ; 293          ; 260          ; 0         ; 77           ; 293          ; 0         ; 0         ; 268          ; 70           ; 293          ; 293          ; 293          ; 268          ; 70           ; 293          ; 293          ; 293          ; 201          ; 70           ; 45           ; 293          ; 293          ; 293          ; 293          ; 105          ;
; Total Fail                      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_B[0]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_n                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[2]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[1]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[3]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_TX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_TXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_TXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_TXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_TXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_MDC    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_TX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_SS0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_STP     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim0_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim0_inst_MOSI   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim0_inst_SS0    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim1_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim1_inst_MOSI   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_spim1_inst_SS0    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_uart0_inst_TX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_I2C_SCLK                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_MUTE                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FAN_CTRL                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKIN_n[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_n[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_p[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_p[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKOUT_n[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_n[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_p[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_p[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLK_IN0                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLK_OUT0                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SCL                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B3B                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B5B                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B8A                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_PERST_n                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_WAKE_n                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET_n                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TEMP_CS_n                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_DIN                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_DOUT                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TEMP_SCLK                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_CLK                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_EMPTY                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_FULL                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_OE_n                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RD_n                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RESET_n                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_WR_n                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_n                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_emac1_inst_MDIO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_IO0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_IO1     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_IO2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_qspi_inst_IO3     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_CMD     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_sdio_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D4      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D5      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D6      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_usb1_inst_D7      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_i2c1_inst_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_i2c1_inst_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_I2C_SDAT                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[0]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[1]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[2]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[3]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[8]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[9]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[10]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[11]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[12]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[13]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[14]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[15]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[16]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[8]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[9]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[10]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[11]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[12]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[13]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[14]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[15]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[16]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SDA                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[8]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[9]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[10]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[11]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[12]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[13]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[14]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[15]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[16]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[8]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[9]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[10]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[11]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[12]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[13]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[14]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[15]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[16]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SI5338_SCL                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SI5338_SDA                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SCL                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SDA                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_io_hps_io_gpio_inst_GPIO00  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_50_B4A                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_emac1_inst_RX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_spim0_inst_MISO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_spim1_inst_MISO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_uart0_inst_RX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_usb1_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_usb1_inst_DIR     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_io_hps_io_usb1_inst_NXT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 297.3             ;
; altera_reserved_tck     ; altera_reserved_tck  ; 218.2             ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                 ; 9.412             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                 ; 9.412             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                 ; 9.412             ;
; altera_reserved_tms                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                      ; 8.744             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                      ; 8.744             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                      ; 8.744             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.459             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.459             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.459             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.459             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; 5.374             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; 5.374             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                  ; 5.285             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                  ; 5.285             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.280             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 5.163             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.613             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.588             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.556             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.430             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.416             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.409             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.408             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.404             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.374             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.361             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.342             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.310             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.236             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.206             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.189             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 1.123             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                     ; 1.106             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.100             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.911             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.872             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.869             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.862             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                          ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                    ; 0.815             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                              ; 0.813             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                              ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                    ; 0.813             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                    ; 0.813             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; 0.813             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                              ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                    ; 0.811             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                              ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                    ; 0.811             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                           ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                             ; 0.811             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1          ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc   ; 0.811             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                   ; 0.811             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 0.811             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                              ; 0.810             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                    ; 0.810             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 0.808             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                 ; 0.795             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                              ; 0.795             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; 0.793             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                             ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.789             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                ; 0.778             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                 ; 0.778             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 0.777             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                 ; 0.777             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7] ; 0.775             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2] ; 0.775             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0          ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1    ; 0.774             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                   ; 0.774             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                              ; 0.773             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                    ; 0.770             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                     ; 0.769             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4] ; 0.759             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                              ; 0.759             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]      ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                 ; 0.758             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                         ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0] ; 0.757             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                  ; 0.757             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; 0.755             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                        ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                  ; 0.755             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                              ; 0.753             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                               ; 0.753             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                               ; 0.753             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                               ; 0.753             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                               ; 0.753             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                        ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                  ; 0.752             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                        ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                  ; 0.752             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                   ; 0.752             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                   ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                             ; 0.751             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                 ; 0.749             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                    ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                              ; 0.742             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                    ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0    ; 0.740             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7] ; 0.738             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6] ; 0.738             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]       ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2] ; 0.738             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                  ; 0.738             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                               ; 0.736             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                               ; 0.736             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                               ; 0.736             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                     ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                               ; 0.736             ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                        ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                  ; 0.736             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "SoCKit_Top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 73 pins of 289 total pins
    Info (169086): Pin memory_mem_a[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[4] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[5] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[6] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[7] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[8] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[9] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[10] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[11] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[12] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[13] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[14] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ck not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ck_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cke not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cs_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ras_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cas_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_we_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_reset_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_odt not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[4] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[5] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[6] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[7] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[8] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[9] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[10] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[11] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[12] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[13] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[14] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[15] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[16] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[17] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[18] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[19] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[20] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[21] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[22] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[23] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[24] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[25] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[26] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[27] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[28] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[29] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[30] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[31] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[3] not assigned to an exact location on the device
    Info (169086): Pin hps_io_hps_io_gpio_inst_GPIO00 not assigned to an exact location on the device
    Info (169086): Pin memory_oct_rzqin not assigned to an exact location on the device
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184020): Starting Fitter periphery placement operations
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (11191): Automatically promoted 5 clocks (5 global)
    Info (11162): lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G13
    Info (11162): OSC_50_B4A~inputCLKENA0 with 10660 fanout uses global clock CLKCTRL_G4
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 296 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 191 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 188 fanout uses global clock CLKCTRL_G0
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:20
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab3/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'lab3/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(528): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_REF_CLK_p" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:32
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:24
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:01:35
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 21.32 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:04:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 90 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_I2C_SDAT has a permanently disabled output enable
    Info (169065): Pin HSMC_D[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_SDA has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[16] has a permanently disabled output enable
    Info (169065): Pin SI5338_SCL has a permanently disabled output enable
    Info (169065): Pin SI5338_SDA has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[0] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[1] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[2] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[3] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[4] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[5] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[6] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[7] has a permanently disabled output enable
    Info (169065): Pin USB_SCL has a permanently disabled output enable
    Info (169065): Pin USB_SDA has a permanently disabled output enable
    Info (169065): Pin hps_io_hps_io_gpio_inst_GPIO00 has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
Info: Quartus II 32-bit Fitter was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 2019 megabytes
    Info: Processing ended: Tue May 10 08:42:04 2016
    Info: Elapsed time: 00:11:50
    Info: Total CPU time (on all processors): 00:15:16


