# system info ddr on 2018.07.31.10:53:04
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1533005458
#
#
# Files generated for ddr on 2018.07.31.10:53:04
files:
filepath,kind,attributes,module,is_top
simulation/ddr.v,VERILOG,,ddr,true
simulation/submodules/ddr_dma_0.v,VERILOG,,ddr_dma_0,false
simulation/submodules/ddr_master_0.v,VERILOG,,ddr_master_0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0.v,VERILOG,,ddr_mem_if_ddr3_emif_0,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
simulation/submodules/ddr_onchip_memory2_0.v,VERILOG,,ddr_onchip_memory2_0,false
simulation/submodules/ddr_pio_0.v,VERILOG,,ddr_pio_0,false
simulation/submodules/ddr_sysid_qsys_0.v,VERILOG,,ddr_sysid_qsys_0,false
simulation/submodules/ddr_mm_interconnect_0.v,VERILOG,,ddr_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/ddr_master_0_timing_adt.sv,SYSTEM_VERILOG,,ddr_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/ddr_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,ddr_master_0_b2p_adapter,false
simulation/submodules/ddr_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,ddr_master_0_p2b_adapter,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_pll0.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_pll0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_clock_pair_generator.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_read_valid_selector.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_reset_m10.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_memphy_m10.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_dqdqs_pads_m10.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_reset_sync.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_read_datapath_m10.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_write_datapath_m10.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_simple_ddio_out_m10.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/max10emif_dcfifo.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_iss_probe.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_addr_cmd_pads_m10.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0_flop_mem.v,VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_p0.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/altera_gpio_lite.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_p0,false
simulation/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_m10.c,OTHER,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_m10.h,OTHER,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_software/sequencer_defines.h,OTHER,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl,OTHER,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_bitcheck.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_datamux.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_data_decoder.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ddr3.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_di_buffer.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_jumplogic.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr12.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr36.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr72.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ram.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ram_csr.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_read_datapath.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_write_decoder.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_m10.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_pll_mgr.sv,SYSTEM_VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_AC_ROM.hex,HEX,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_s0_inst_ROM.hex,HEX,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_m10_ac_ROM.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_m10_inst_ROM.v,VERILOG,,ddr_mem_if_ddr3_emif_0_s0,false
simulation/submodules/ddr_mem_if_ddr3_emif_0_c0.v,VERILOG,,ddr_mem_if_ddr3_emif_0_c0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/ddr_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router,false
simulation/submodules/ddr_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router_003,false
simulation/submodules/ddr_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router_004,false
simulation/submodules/ddr_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router_005,false
simulation/submodules/ddr_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router_006,false
simulation/submodules/ddr_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_router_009,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/ddr_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_demux,false
simulation/submodules/ddr_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/ddr_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux,false
simulation/submodules/ddr_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/ddr_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/ddr_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_demux,false
simulation/submodules/ddr_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/ddr_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/ddr_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_mux,false
simulation/submodules/ddr_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_004.v,VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter_004,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/ddr_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv,SYSTEM_VERILOG,,ddr_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ddr.dma_0,ddr_dma_0
ddr.master_0,ddr_master_0
ddr.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ddr.master_0.timing_adt,ddr_master_0_timing_adt
ddr.master_0.fifo,altera_avalon_sc_fifo
ddr.master_0.b2p,altera_avalon_st_bytes_to_packets
ddr.master_0.p2b,altera_avalon_st_packets_to_bytes
ddr.master_0.transacto,altera_avalon_packets_to_master
ddr.master_0.b2p_adapter,ddr_master_0_b2p_adapter
ddr.master_0.p2b_adapter,ddr_master_0_p2b_adapter
ddr.master_0.rst_controller,altera_reset_controller
ddr.mem_if_ddr3_emif_0,ddr_mem_if_ddr3_emif_0
ddr.mem_if_ddr3_emif_0.pll0,ddr_mem_if_ddr3_emif_0_pll0
ddr.mem_if_ddr3_emif_0.p0,ddr_mem_if_ddr3_emif_0_p0
ddr.mem_if_ddr3_emif_0.m0,afi_mux_ddr3_ddrx
ddr.mem_if_ddr3_emif_0.s0,ddr_mem_if_ddr3_emif_0_s0
ddr.mem_if_ddr3_emif_0.c0,ddr_mem_if_ddr3_emif_0_c0
ddr.mem_if_ddr3_emif_0.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
ddr.mem_if_ddr3_emif_0.c0.a0,alt_mem_ddrx_mm_st_converter
ddr.mm_bridge_0,altera_avalon_mm_bridge
ddr.mm_master_bfm_0,altera_avalon_mm_master_bfm
ddr.onchip_memory2_0,ddr_onchip_memory2_0
ddr.pio_0,ddr_pio_0
ddr.sysid_qsys_0,ddr_sysid_qsys_0
ddr.mm_interconnect_0,ddr_mm_interconnect_0
ddr.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
ddr.mm_interconnect_0.mm_bridge_0_m0_translator,altera_merlin_master_translator
ddr.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
ddr.mm_interconnect_0.dma_0_write_master_translator,altera_merlin_master_translator
ddr.mm_interconnect_0.dma_0_read_master_translator,altera_merlin_master_translator
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator,altera_merlin_slave_translator
ddr.mm_interconnect_0.dma_0_control_port_slave_translator,altera_merlin_slave_translator
ddr.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
ddr.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
ddr.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
ddr.mm_interconnect_0.mm_master_bfm_0_m0_agent,altera_merlin_master_agent
ddr.mm_interconnect_0.mm_bridge_0_m0_agent,altera_merlin_master_agent
ddr.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
ddr.mm_interconnect_0.dma_0_write_master_agent,altera_merlin_master_agent
ddr.mm_interconnect_0.dma_0_read_master_agent,altera_merlin_master_agent
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent,altera_merlin_slave_agent
ddr.mm_interconnect_0.dma_0_control_port_slave_agent,altera_merlin_slave_agent
ddr.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
ddr.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
ddr.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent_rsp_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent_rdata_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.dma_0_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ddr.mm_interconnect_0.router,ddr_mm_interconnect_0_router
ddr.mm_interconnect_0.router_001,ddr_mm_interconnect_0_router
ddr.mm_interconnect_0.router_002,ddr_mm_interconnect_0_router
ddr.mm_interconnect_0.router_003,ddr_mm_interconnect_0_router_003
ddr.mm_interconnect_0.router_004,ddr_mm_interconnect_0_router_004
ddr.mm_interconnect_0.router_005,ddr_mm_interconnect_0_router_005
ddr.mm_interconnect_0.router_006,ddr_mm_interconnect_0_router_006
ddr.mm_interconnect_0.router_007,ddr_mm_interconnect_0_router_006
ddr.mm_interconnect_0.router_008,ddr_mm_interconnect_0_router_006
ddr.mm_interconnect_0.router_009,ddr_mm_interconnect_0_router_009
ddr.mm_interconnect_0.mm_master_bfm_0_m0_limiter,altera_merlin_traffic_limiter
ddr.mm_interconnect_0.mm_bridge_0_m0_limiter,altera_merlin_traffic_limiter
ddr.mm_interconnect_0.master_0_master_limiter,altera_merlin_traffic_limiter
ddr.mm_interconnect_0.dma_0_control_port_slave_burst_adapter,altera_merlin_burst_adapter
ddr.mm_interconnect_0.sysid_qsys_0_control_slave_burst_adapter,altera_merlin_burst_adapter
ddr.mm_interconnect_0.pio_0_s1_burst_adapter,altera_merlin_burst_adapter
ddr.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
ddr.mm_interconnect_0.cmd_demux,ddr_mm_interconnect_0_cmd_demux
ddr.mm_interconnect_0.cmd_demux_001,ddr_mm_interconnect_0_cmd_demux
ddr.mm_interconnect_0.cmd_demux_002,ddr_mm_interconnect_0_cmd_demux
ddr.mm_interconnect_0.cmd_demux_003,ddr_mm_interconnect_0_cmd_demux_003
ddr.mm_interconnect_0.cmd_demux_004,ddr_mm_interconnect_0_cmd_demux_003
ddr.mm_interconnect_0.cmd_mux,ddr_mm_interconnect_0_cmd_mux
ddr.mm_interconnect_0.cmd_mux_001,ddr_mm_interconnect_0_cmd_mux_001
ddr.mm_interconnect_0.cmd_mux_002,ddr_mm_interconnect_0_cmd_mux_001
ddr.mm_interconnect_0.cmd_mux_003,ddr_mm_interconnect_0_cmd_mux_001
ddr.mm_interconnect_0.cmd_mux_004,ddr_mm_interconnect_0_cmd_mux_004
ddr.mm_interconnect_0.rsp_demux,ddr_mm_interconnect_0_rsp_demux
ddr.mm_interconnect_0.rsp_demux_001,ddr_mm_interconnect_0_rsp_demux_001
ddr.mm_interconnect_0.rsp_demux_002,ddr_mm_interconnect_0_rsp_demux_001
ddr.mm_interconnect_0.rsp_demux_003,ddr_mm_interconnect_0_rsp_demux_001
ddr.mm_interconnect_0.rsp_demux_004,ddr_mm_interconnect_0_rsp_demux_004
ddr.mm_interconnect_0.rsp_mux,ddr_mm_interconnect_0_rsp_mux
ddr.mm_interconnect_0.rsp_mux_001,ddr_mm_interconnect_0_rsp_mux
ddr.mm_interconnect_0.rsp_mux_002,ddr_mm_interconnect_0_rsp_mux
ddr.mm_interconnect_0.rsp_mux_003,ddr_mm_interconnect_0_rsp_mux_003
ddr.mm_interconnect_0.rsp_mux_004,ddr_mm_interconnect_0_rsp_mux_003
ddr.mm_interconnect_0.mm_master_bfm_0_m0_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mm_master_bfm_0_m0_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mm_bridge_0_m0_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mm_bridge_0_m0_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.master_0_master_to_mem_if_ddr3_emif_0_avl_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.master_0_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.dma_0_read_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_to_mm_master_bfm_0_m0_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_to_mm_bridge_0_m0_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.mem_if_ddr3_emif_0_avl_to_master_0_master_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.onchip_memory2_0_s1_to_mm_master_bfm_0_m0_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.onchip_memory2_0_s1_to_mm_bridge_0_m0_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.onchip_memory2_0_s1_to_master_0_master_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.onchip_memory2_0_s1_to_dma_0_read_master_rsp_width_adapter,altera_merlin_width_adapter
ddr.mm_interconnect_0.avalon_st_adapter,ddr_mm_interconnect_0_avalon_st_adapter
ddr.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ddr_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ddr.mm_interconnect_0.avalon_st_adapter_001,ddr_mm_interconnect_0_avalon_st_adapter_001
ddr.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
ddr.mm_interconnect_0.avalon_st_adapter_002,ddr_mm_interconnect_0_avalon_st_adapter_001
ddr.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
ddr.mm_interconnect_0.avalon_st_adapter_003,ddr_mm_interconnect_0_avalon_st_adapter_001
ddr.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,ddr_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
ddr.mm_interconnect_0.avalon_st_adapter_004,ddr_mm_interconnect_0_avalon_st_adapter_004
ddr.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,ddr_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
ddr.rst_controller,altera_reset_controller
ddr.rst_controller_001,altera_reset_controller
ddr.rst_controller_002,altera_reset_controller
ddr.rst_controller_003,altera_reset_controller
ddr.rst_controller_004,altera_reset_controller
ddr.rst_controller_005,altera_reset_controller
ddr.rst_controller_006,altera_reset_controller
