// Seed: 1627783487
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply0 id_8,
    input wand id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    input uwire id_18,
    input uwire id_19,
    input uwire id_20,
    output wor id_21,
    input wor id_22
);
  wire id_24;
  assign id_7 = id_9;
  parameter [1 : -1] id_25 = 1 == -1;
  logic id_26;
  ;
  uwire id_27, id_28;
  assign id_28 = id_14 != 1;
endmodule
module module_0 #(
    parameter id_0  = 32'd26,
    parameter id_11 = 32'd0,
    parameter id_12 = 32'd62,
    parameter id_5  = 32'd86
) (
    input supply1 _id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire _id_5,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    output uwire id_10,
    input supply1 _id_11,
    input wand _id_12,
    input uwire id_13,
    input wand id_14,
    input supply1 id_15,
    output tri1 module_1,
    input tri id_17,
    input supply0 id_18,
    input wor id_19,
    output wire id_20
);
  logic [id_12 : id_5] id_22 = id_19;
  wire  [id_11 : id_0] id_23 = id_13;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_20,
      id_13,
      id_15,
      id_9,
      id_10,
      id_8,
      id_3,
      id_9,
      id_9,
      id_8,
      id_9,
      id_18,
      id_13,
      id_13,
      id_3,
      id_13,
      id_19,
      id_7,
      id_14,
      id_8,
      id_17,
      id_20,
      id_13
  );
  assign modCall_1.id_11 = 0;
  wire id_24 = id_14;
endmodule
