$date
	Fri Oct  4 02:21:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module D_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 & j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
x!
$end
#10
0!
1"
b1 &
#20
0"
1#
b1 %
b0 &
#30
1!
1"
b1 &
#40
b10 %
b10 &
