
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'tri_mode_eth_mac_v5_4' is locked:
* IP 'tri_mode_eth_mac_v5_4' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
* IP definition 'tri_mode_eth_mac (5.4)' for IP 'tri_mode_eth_mac_v5_4' has been replaced in the IP Catalog by 'Tri Mode Ethernet MAC (9.0)'.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'mac_fifo_axi4' is locked:
* IP 'mac_fifo_axi4' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
* IP definition 'FIFO Generator (9.3)' for IP 'mac_fifo_axi4' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 348.574 ; gain = 138.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/demo_kc705_extphy/top_kc705_extphy.vhd:28]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_extphy' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:35]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ibufgds0' to cell 'IBUFGDS' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:53]
INFO: [Synth 8-113] binding component instance 'bufg125' to cell 'BUFG' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:61]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:68]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:75]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clock_div.vhd:25]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clock_div.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clock_div.vhd:25]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:99]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_extphy' (2#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:35]
INFO: [Synth 8-638] synthesizing module 'eth_7s_gmii' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:45]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'idelayctrl0' to cell 'IDELAYCTRL' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:120]
INFO: [Synth 8-113] binding component instance 'bufio0' to cell 'BUFIO' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:125]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'bufr0' to cell 'BUFR' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:130]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:141]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay_dv' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:161]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'iodelay_er' to cell 'IDELAYE2' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:179]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'oddr0' to cell 'ODDR' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:215]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_4' declared at 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/tri_mode_eth_mac_v5_4.v:36' bound to instance 'emac0' of component 'tri_mode_eth_mac_v5_4' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:227]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_4' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/tri_mode_eth_mac_v5_4.v:36]
INFO: [Synth 8-3491] module 'mac_fifo_axi4' declared at 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/mac_fifo_axi4.vhd:43' bound to instance 'fifo' of component 'mac_fifo_axi4' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:273]
INFO: [Synth 8-638] synthesizing module 'default_mac_fifo_axi4' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/mac_fifo_axi4.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'default_mac_fifo_axi4' (3#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/mac_fifo_axi4.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_gmii' (4#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:66]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:60]
WARNING: [Synth 8-506] null port 'oob_out' ignored [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (5#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (6#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (7#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (8#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (9#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (10#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (11#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (12#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (13#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (14#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (15#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (16#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (17#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (18#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (19#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (20#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (20#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (21#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized1' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized1' (21#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (22#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:494]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (23#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (24#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (25#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (26#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (27#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (28#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (29#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (30#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'stretcher' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'stretcher' (31#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (32#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'slaves' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/slaves.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd:27]
	Parameter NSLV bound to: 7 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric' (33#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 0 - type: integer 
	Parameter stat_addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg' (34#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_reg.vhd:27]
	Parameter addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg' (35#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_reg.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg__parameterized0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 1 - type: integer 
	Parameter stat_addr_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg__parameterized0' (35#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_pkt_ctr' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ipbus_pkt_ctr' (36#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ram.vhd:38]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (37#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ram.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ipbus_peephole_ram' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd:39]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_peephole_ram' (38#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd:39]
INFO: [Synth 8-638] synthesizing module 'slave_vfat3' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:47]
	Parameter data_width bound to: 32 - type: integer 
	Parameter BC_width bound to: 12 - type: integer 
	Parameter cmd_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:47]
	Parameter data_width bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net r_fifo_in_en in module/entity control does not have driver. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control' (39#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:47]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_in' of component 'fifo_generator_0' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:115]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/realtime/fifo_generator_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_out' of component 'fifo_generator_0' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:171]
WARNING: [Synth 8-3848] Net fifo_out_data_in in module/entity slave_vfat3 does not have driver. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:49]
WARNING: [Synth 8-3848] Net fifo_out_data_out in module/entity slave_vfat3 does not have driver. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'slave_vfat3' (40#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'slaves' (41#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/slaves.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'top' (42#1) [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/demo_kc705_extphy/top_kc705_extphy.vhd:28]
WARNING: [Synth 8-3917] design top has port phy_rstb driven by constant 1
WARNING: [Synth 8-3331] design control has unconnected port r_fifo_in_en
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design control has unconnected port ipbus_in[ipb_addr][0]
WARNING: [Synth 8-3331] design slave_vfat3 has unconnected port clk40
WARNING: [Synth 8-3331] design slave_vfat3 has unconnected port clk320
WARNING: [Synth 8-3331] design slave_vfat3 has unconnected port rst40
WARNING: [Synth 8-3331] design slave_vfat3 has unconnected port rst320
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port reset
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 414.527 ; gain = 204.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[31] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[30] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[29] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[28] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[27] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[26] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[25] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[24] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[23] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[22] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[21] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[20] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[19] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[18] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[17] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[16] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[15] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[14] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[13] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[12] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[11] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[10] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[9] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[8] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[7] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[6] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[5] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[4] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[3] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[2] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[1] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin control_block:data_from_fifo[0] to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 414.527 ; gain = 204.422
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clocks/clk_wiz' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd:99]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_generator_0' instantiated as 'slaves/slave_vfat3/fifo_in'. 2 instances of this cell are unresolved black boxes. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd:115]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mac_fifo_axi4' instantiated as 'eth/fifo' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:273]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'tri_mode_eth_mac_v5_4' instantiated as 'eth/emac0' [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd:227]
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp/clk_wiz_0_in_context.xdc] for cell 'clocks/clk_wiz'
Finished Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp/clk_wiz_0_in_context.xdc] for cell 'clocks/clk_wiz'
Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp_2/fifo_generator_0_in_context.xdc] for cell 'slaves/slave_vfat3/fifo_in'
Finished Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp_2/fifo_generator_0_in_context.xdc] for cell 'slaves/slave_vfat3/fifo_in'
Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp_2/fifo_generator_0_in_context.xdc] for cell 'slaves/slave_vfat3/fifo_out'
Finished Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/.Xil/Vivado-2596-Shinsekai/dcp_2/fifo_generator_0_in_context.xdc] for cell 'slaves/slave_vfat3/fifo_out'
Parsing XDC File [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
WARNING: [Constraints 18-402] set_false_path: 'slaves/slave_vfat3/control_block/leds_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'slaves/slave_vfat3/control_block/leds_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/trans/sm/state_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/ipbus_hdr_int_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'eth/oddr0/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'eth/fifo/s_axis_tuser[0]' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/IPADDR/pkt_mask_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/IPADDR/pkt_mask_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/addr_int_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/special_int_reg[3]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/next_state_i__0/I6[2]' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/next_state_i__0/I6[1]' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/next_state_i__0/I6[0]' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/tx_main/udpram_end_addr_int_reg[0]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ipbus_rx_ram/ram1_reg/WCLK' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ipbus_rx_ram/ram4_reg/WCLK' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ipbus_rx_ram/ram2_reg/WCLK' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ipbus_rx_ram/ram3_reg/WCLK' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/internal_ram_shim/end_address_buf_reg[1][6]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/internal_ram/ram_reg/WCLK' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__47/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__50/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__46/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__43/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__40/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__31/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__36/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__35/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__12/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__18/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__15/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__11/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__24/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__23/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__22/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__10/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__9/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__19/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__18/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__15/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__11/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__14/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__8/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__7/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/reliable_data_i__4/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__8/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__13/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__5/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__4/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_data_i__4/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__8/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__9/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__5/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__12/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_mask_i__2/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__6/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_mask_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_data_i__3/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__5/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__3/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__4/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/reliable_data_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_reset_block/reset_buf_i/I1[0]' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__2/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_byte_sum/hi_byte_int_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[23]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[21]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[22]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[44]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/rx_byte_sum/lo_byte_int_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[85]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[123]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[105]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[84]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[106]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[124]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[64]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[87]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[63]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[65]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[86]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[42]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_reg[43]/C' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/history_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/event_data_i__4/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status_buffer/event_data_i__6/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/data_to_send_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/shift_buf_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/shift_buf_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/addr_int_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__2/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ping/shift_buf_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ping/shift_buf_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/resend/pkt_mask_i/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/resend/pkt_mask_i__0/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'ipbus/udp_if/ping/int_data_int_i__1/S' is not a valid endpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:28]
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status_buffer/history_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status_buffer/event_data_i__6' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status_buffer/event_data_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/data_to_send_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/shift_buf_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/addr_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/shift_buf_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/status/addr_to_set_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/addr_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/addr_to_set_int_i__3' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/addr_to_set_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/addr_to_set_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/next_state_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/next_state_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/resend/pkt_mask_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/resend/pkt_mask_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/int_data_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/int_data_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/data_to_send_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/shift_buf_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/shift_buf_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/buf_to_load_int_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ping/buf_to_load_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/payload_len_i__6' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/data_to_send_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/shift_buf_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/shift_buf_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/buf_to_load_int_i__6' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/buf_to_load_int_i__5' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/buf_to_load_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/payload_len_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/payload_len_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_to_set_int_i__5' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_to_set_int_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_to_set_int_i__3' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_to_set_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_to_set_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/payload/addr_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/data_to_send_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/shift_buf_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/buf_to_load_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/addr_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/shift_buf_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/addr_to_set_int_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/addr_to_set_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/ARP/addr_to_set_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/IPADDR/pkt_mask_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/IPADDR/pkt_mask_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'eth/fifo' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_byte_sum/hi_byte_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_byte_sum/lo_byte_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_reset_block/reset_buf_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/reliable_data_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/tx_main/next_state_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/tx_main/addr_int_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/tx_main/mac_tx_data_int_i' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/tx_main/mac_tx_data_int_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/tx_main/ipbus_hdr_int_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__11' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__12' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__15' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__18' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__31' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__35' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__36' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__40' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__43' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__46' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__47' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__50' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__3' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__5' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__6' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_mask_i__0' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_mask_i__2' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_data_i__3' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/msk_data_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__5' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__8' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__9' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__12' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__1' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__5' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/unreliable_data_i__8' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_data_i__13' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__7' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/pkt_mask_i__8' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'ipbus/udp_if/rx_packet_parser/reliable_data_i__4' is not a valid startpoint. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:30]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'sysclk_p' is not supported, ignoring it [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:130]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'gmii_rx_clk' is not supported, ignoring it [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:130]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'sysclk_p' is not supported, ignoring it [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:131]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'gmii_rx_clk' is not supported, ignoring it [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:131]
Finished Parsing XDC File [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 772.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clocks/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth/emac0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slaves/slave_vfat3/fifo_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slaves/slave_vfat3/fifo_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5544] ROM "data_to_fifo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_fifo_out_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000001 |                              000
                st_first |                          0000010 |                              001
                  st_hdr |                          0000100 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0100000 |                              100
                 st_done |                          0001000 |                              101
                  st_gap |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           000001 |                              000
                  st_hdr |                           000010 |                              001
                 st_addr |                           000100 |                              010
            st_bus_cycle |                           001000 |                              011
                st_rmw_1 |                           010000 |                              100
                st_rmw_2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                       w |                              001 |                              001
                       r |                              010 |                              010
                     ack |                              011 |                              011
                   reset |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:58 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 39    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 209   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 31    
	   5 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 44    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	  18 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 178   
	   6 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 9     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clocks_7s_extphy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module eth_7s_gmii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_buffer_selector__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module stretcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ipbus_fabric 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ipbus_ctrlreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ipbus_ctrlreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_pkt_ctr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipbus_peephole_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module slave_vfat3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trans/sm/last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slave3/reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slave3/reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port phy_rstb driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM internal_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ipbus_tx_ram/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\we_buffer_reg[0] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[80] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[0]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[81] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[1]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[82] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[2]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[83] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[3]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[1]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[88] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[8]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[89] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[9]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[90] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[10]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[91] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[11]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[93] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[13]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[94] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[14]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[9]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[0]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[2]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/ARP/arp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[103] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[0]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[1]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[2]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[3]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[4]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[17]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[19]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/ARP/arp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[5]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[6]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[6]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[12]' (FDR) to 'ipbus/udp_if/status/addr_to_set_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[25]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[26]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[26]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[27]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/payload/payload_len_reg[14]__0' (FDRE) to 'ipbus/udp_if/payload/payload_len_reg[15]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[14]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[15]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_vld_reg) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[41]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[40]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[39]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[38]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[37]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[36]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[35]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[34]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[33]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[32]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[31]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[30]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[29]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[28]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[27]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[26]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[25]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[24]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[23]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[22]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[21]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[20]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[19]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[18]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[17]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[16]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[15]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[14]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[13]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[12]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[11]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[10]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[9]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[8]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[7]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[6]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[5]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[4]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[3]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[2]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[1]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (pkt_mask_reg[0]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[31]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[30]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[29]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[28]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[27]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[26]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[25]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[24]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[23]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[22]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[21]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[20]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[19]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[18]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[17]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[16]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[15]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[14]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[13]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[12]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[11]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[10]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[9]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[8]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[7]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[6]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[5]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[4]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[3]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[2]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[1]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (IP_addr_rx_int_reg[0]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (rarp_mode_reg) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (My_IP_addr_reg[29]) is unused and will be removed from module udp_ipaddr_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[23]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[22]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[21]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[20]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[19]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[18]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[17]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[16]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[15]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[14]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[13]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[12]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[11]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[10]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[9]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[8]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[7]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[6]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[5]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[4]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[3]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[2]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (counter_int_reg[1]) is unused and will be removed from module udp_rarp_block.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'slaves/slave_vfat3/control_block/leds_reg[3]/Q' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'slaves/slave_vfat3/control_block/leds_reg[2]/Q' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'slaves/slave_vfat3/control_block/leds_reg[1]/Q' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'slaves/slave_vfat3/control_block/leds_reg[0]/Q' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd:63]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM_rx | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocks/clk_wiz/clk_in1' to pin 'clocks/ibufgds0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocks/clk_wiz/clk_out1' to pin 'clocks/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clocks/clk_wiz/clk_in1' to 'eth/idelayctrl0/REFCLK'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocks/clk_wiz/clk_out2' to pin 'clocks/clk_wiz/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clocks/clk_wiz/clk_in1' to 'eth/idelayctrl0/REFCLK'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 33 of C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:33]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 35 of C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc. [C:/Users/Jason/AppData/Roaming/Xilinx/PlanAhead/kc705_extphy.xdc:35]
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:03:07 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:07 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:09 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:12 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:12 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:01 ; elapsed = 00:03:12 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:03:12 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:03:13 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:03:13 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]    | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]    | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__0 | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__1 | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[44]    | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]   | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[97]    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[79]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0             |         1|
|2     |tri_mode_eth_mac_v5_4 |         1|
|3     |default_mac_fifo_axi4 |         1|
|4     |fifo_generator_0      |         2|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |clk_wiz_0_bbox             |     1|
|2     |default_mac_fifo_axi4      |     1|
|3     |fifo_generator_0_bbox      |     1|
|4     |fifo_generator_0_bbox_0    |     1|
|5     |tri_mode_eth_mac_v5_4_bbox |     1|
|6     |BUFG                       |     3|
|7     |BUFIO                      |     1|
|8     |BUFR                       |     1|
|9     |CARRY4                     |    13|
|10    |IDELAYCTRL                 |     1|
|11    |IDELAYE2                   |    10|
|12    |LUT1                       |    19|
|13    |LUT2                       |    84|
|14    |LUT3                       |    65|
|15    |LUT4                       |    86|
|16    |LUT5                       |   115|
|17    |LUT6                       |   135|
|18    |MMCME2_BASE                |     1|
|19    |ODDR                       |     1|
|20    |RAMB36E1                   |     4|
|21    |SRL16E                     |    16|
|22    |SRLC32E                    |     4|
|23    |FDRE                       |   561|
|24    |FDSE                       |   110|
|25    |IBUF                       |    11|
|26    |IBUFGDS                    |     1|
|27    |OBUF                       |    20|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------------------+------------------------------+------+
|      |Instance                |Module                        |Cells |
+------+------------------------+------------------------------+------+
|1     |top                     |                              |  1441|
|2     |  clocks                |clocks_7s_extphy              |     7|
|3     |  eth                   |eth_7s_gmii                   |   173|
|4     |  ipbus                 |ipbus_ctrl                    |  1139|
|5     |    trans               |transactor                    |   141|
|6     |      iface             |transactor_if                 |    55|
|7     |      sm                |transactor_sm                 |    86|
|8     |    udp_if              |UDP_if                        |   995|
|9     |      IPADDR            |udp_ipaddr_block              |     1|
|10    |      ipbus_rx_ram      |udp_DualPortRAM_rx            |     4|
|11    |      clock_crossing_if |udp_clock_crossing_if         |    36|
|12    |      payload           |udp_build_payload             |   372|
|13    |      ping              |udp_build_ping                |   118|
|14    |      rx_byte_sum       |udp_byte_sum                  |    89|
|15    |      rx_packet_parser  |udp_packet_parser             |   373|
|16    |      rx_transactor     |udp_rxtransactor_if           |     1|
|17    |  slaves                |slaves                        |    90|
|18    |    slave0              |ipbus_ctrlreg                 |     1|
|19    |    slave1              |ipbus_reg                     |     1|
|20    |    slave2              |ipbus_ram                     |     2|
|21    |    slave3              |ipbus_ctrlreg__parameterized0 |     1|
|22    |    slave5              |ipbus_pkt_ctr                 |     1|
|23    |    slave_vfat3         |slave_vfat3                   |    84|
|24    |      control_block     |control                       |     7|
+------+------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:03:13 . Memory (MB): peak = 773.016 ; gain = 562.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 3064 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:08 . Memory (MB): peak = 773.016 ; gain = 135.918
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:13 . Memory (MB): peak = 773.016 ; gain = 562.910
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tri_mode_eth_mac_v5_4.ngc ...
WARNING:NetListWriters:298 - No output is written to tri_mode_eth_mac_v5_4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/GND_51_o_GND_51_o_sub_12_OUT[7 : 2] on block TRIMAC_GEN is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/DATA_REG[0][7]_GND_51_o_mux_59_OUT[5 : 1] on block TRIMAC_GEN is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus TXGEN/TX_SM1/PREAMBLE_PIPE[13 : 0] on
   block TRIMAC_GEN is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file tri_mode_eth_mac_v5_4.edif ...
ngc2edif: Total memory usage is 90656 kilobytes

Reading core file 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/tri_mode_eth_mac_v5_4.ngc' for (cell view 'tri_mode_eth_mac_v5_4', library 'work')
Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_4_ngc_32dbef71.edif]
Finished Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_4_ngc_32dbef71.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mac_fifo_axi4.ngc ...
WARNING:NetListWriters:298 - No output is written to mac_fifo_axi4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mac_fifo_axi4.edif ...
ngc2edif: Total memory usage is 86048 kilobytes

Reading core file 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus_extphy/ipcore_dir/mac_fifo_axi4.ngc' for (cell view 'mac_fifo_axi4', library 'work')
Parsing EDIF File [./.ngc2edfcache/mac_fifo_axi4_ngc_32dbef71.edif]
Finished Parsing EDIF File [./.ngc2edfcache/mac_fifo_axi4_ngc_32dbef71.edif]
INFO: [Netlist 29-17] Analyzing 825 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160902
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 578 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  AND2 => LUT2: 12 instances
  FD => FDRE: 121 instances
  FDC => FDCE: 35 instances
  FDE => FDRE: 215 instances
  FDP => FDPE: 20 instances
  FDR => FDRE: 81 instances
  FDS => FDSE: 8 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 20 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MUXF5 => LUT3: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRLC16E => SRL16E: 12 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
641 Infos, 450 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:07 . Memory (MB): peak = 773.016 ; gain = 505.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Desktop/backup/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/synth_2/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 773.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 07 12:14:32 2017...
