<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=7981" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2011-08-04T19:40:45-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=7981</id>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-08-04T19:40:45-07:00</updated>
<published>2011-08-04T19:40:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82468#p82468</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82468#p82468"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82468#p82468"><![CDATA[
Yes, it's my software architecture. Things are clocked in this order: APU,PPU,CPU. So, the length counter clock is 1 cycle late, but it was easily fixed with a flag set/clear during the APU clocks. Plus, there's no $4015 read &amp; frame IRQ flag rising; it was a bug in my timing code, as described before.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Thu Aug 04, 2011 7:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-07-31T20:38:38-07:00</updated>
<published>2011-07-31T20:38:38-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82299#p82299</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82299#p82299"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82299#p82299"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />Fixed the APU-bitch. Around five days of work, debug and tracing code. Ditto.<br /></div><br /><br />Rock on.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Sun Jul 31, 2011 8:38 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-07-31T17:22:32-07:00</updated>
<published>2011-07-31T17:22:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82288#p82288</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82288#p82288"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82288#p82288"><![CDATA[
Fixed the APU-bitch. Around five days of work, debug and tracing code. Ditto.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sun Jul 31, 2011 5:22 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-07-28T09:03:58-07:00</updated>
<published>2011-07-28T09:03:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82112#p82112</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82112#p82112"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82112#p82112"><![CDATA[
I think Zepper was trying to refer to the fact that every action in the APU except for the triangle channel's pitch divider happens only on every other CPU cycle.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Jul 28, 2011 9:03 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-07-28T09:01:10-07:00</updated>
<published>2011-07-28T09:01:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82111#p82111</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82111#p82111"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82111#p82111"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />All is justified by the CPU/APU clock ratio of 1:2.<br /></div><br /><br />Uhhh what?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Thu Jul 28, 2011 9:01 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-07-28T10:38:23-07:00</updated>
<published>2011-07-28T05:17:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82093#p82093</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82093#p82093"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=82093#p82093"><![CDATA[
RockNES passes in all APU tests using the latest findings by Q.<br /><br />In fact, if the channel is clocked <em>right with a $4015 read</em>, changes takes effect <strong>only in the next APU clock</strong>, and the same is valid for IRQs. All is justified by the APU/CPU clock ratio of 1:2 (1 APU clock = 2 CPU clocks).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Thu Jul 28, 2011 5:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2011-07-30T21:25:18-07:00</updated>
<published>2011-07-17T19:18:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=81631#p81631</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=81631#p81631"/>
<title type="html"><![CDATA[APU x CPU big deal]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7981&amp;p=81631#p81631"><![CDATA[
<span style="font-size: 75%; line-height: normal">(note: I'm not using an hardware level of abstraction, so be easy)</span><br /><br />It's pretty clear that if a <span style="text-decoration: underline">CPU $4015 read</span> and a <span style="text-decoration: underline">APU frame counter clock</span> occurs at same time, the APU status doesn't change. In other words, the APU status take effect (probably) in the next CPU clock.<br /><br />Still, I don't know if the frame IRQ set at $4015 is the result of the <em>IRQ being requested (enqueued) at that time</em>, <strong>or</strong> <em>only set when the CPU acknowledges it (dequeued)</em>. Well, once the CPU acknowledges the IRQ, it should trigger at the end of the current instruction. This is probably the "latency" mentioned/asked in the wiki discussion page, regarding my emu.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sun Jul 17, 2011 7:18 pm</p><hr />
]]></content>
</entry>
</feed>