// Seed: 511030310
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    output tri1  id_0,
    input  wor   _id_1,
    output logic id_2,
    input  wor   id_3
);
  assign id_2 = id_3;
  assign id_2 = -1;
  genvar id_5;
  tri0 [id_1 : 1  -  -1] id_6, id_7, id_8;
  always id_2 = id_3 == id_1;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  assign id_8 = id_7;
  assign id_6 = 1'd0;
  logic id_9;
  assign id_7 = id_9;
  assign id_5 = id_8;
  assign id_7 = 1;
endmodule
