ARM GAS  /tmp/ccFuXZOd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccFuXZOd.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart6;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:Core/Src/main.c **** static void MX_CAN2_Init(void);
  57:Core/Src/main.c **** static void MX_SPI1_Init(void);
  58:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Configure the system clock */
  88:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  /tmp/ccFuXZOd.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Initialize all configured peripherals */
  95:Core/Src/main.c ****   MX_GPIO_Init();
  96:Core/Src/main.c ****   MX_CAN2_Init();
  97:Core/Src/main.c ****   MX_SPI1_Init();
  98:Core/Src/main.c ****   MX_USART6_UART_Init();
  99:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Infinite loop */
 104:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 105:Core/Src/main.c ****   while (1)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   /* USER CODE END 3 */
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief System Clock Configuration
 116:Core/Src/main.c ****   * @retval None
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** void SystemClock_Config(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 126:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 128:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     Error_Handler();
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccFuXZOd.s 			page 4


 146:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /**
 153:Core/Src/main.c ****   * @brief CAN2 Initialization Function
 154:Core/Src/main.c ****   * @param None
 155:Core/Src/main.c ****   * @retval None
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c **** static void MX_CAN2_Init(void)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 167:Core/Src/main.c ****   hcan2.Instance = CAN2;
 168:Core/Src/main.c ****   hcan2.Init.Prescaler = 16;
 169:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 170:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 171:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 172:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 173:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 174:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 175:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 176:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 177:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 178:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 179:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 191:Core/Src/main.c ****   * @param None
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** static void MX_SPI1_Init(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 202:Core/Src/main.c **** 
ARM GAS  /tmp/ccFuXZOd.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 204:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 205:Core/Src/main.c ****   hspi1.Instance = SPI1;
 206:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 207:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 208:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 209:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 210:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 211:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 212:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 213:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 214:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 215:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 216:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 217:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 218:Core/Src/main.c ****   {
 219:Core/Src/main.c ****     Error_Handler();
 220:Core/Src/main.c ****   }
 221:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief USART6 Initialization Function
 229:Core/Src/main.c ****   * @param None
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
 242:Core/Src/main.c ****   huart6.Instance = USART6;
 243:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 244:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 245:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 246:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 247:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 248:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 249:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 250:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 251:Core/Src/main.c ****   {
 252:Core/Src/main.c ****     Error_Handler();
 253:Core/Src/main.c ****   }
 254:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** }
 259:Core/Src/main.c **** 
ARM GAS  /tmp/ccFuXZOd.s 			page 6


 260:Core/Src/main.c **** /**
 261:Core/Src/main.c ****   * @brief GPIO Initialization Function
 262:Core/Src/main.c ****   * @param None
 263:Core/Src/main.c ****   * @retval None
 264:Core/Src/main.c ****   */
 265:Core/Src/main.c **** static void MX_GPIO_Init(void)
 266:Core/Src/main.c **** {
  28              		.loc 1 266 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 267:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 267 3 view .LVU1
  43              		.loc 1 267 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 270:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  50              		.loc 1 270 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 270 3 view .LVU4
  53 0010 0194     		str	r4, [sp, #4]
  54              		.loc 1 270 3 view .LVU5
  55 0012 2A4B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F08002 		orr	r2, r2, #128
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 270 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F08002 		and	r2, r2, #128
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 270 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 270 3 view .LVU8
 271:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  67              		.loc 1 271 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 271 3 view .LVU10
  70 0026 0294     		str	r4, [sp, #8]
  71              		.loc 1 271 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccFuXZOd.s 			page 7


  73 002a 42F00102 		orr	r2, r2, #1
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 271 3 view .LVU12
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F00102 		and	r2, r2, #1
  78 0036 0292     		str	r2, [sp, #8]
  79              		.loc 1 271 3 view .LVU13
  80 0038 029A     		ldr	r2, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 271 3 view .LVU14
 272:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  83              		.loc 1 272 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 272 3 view .LVU16
  86 003a 0394     		str	r4, [sp, #12]
  87              		.loc 1 272 3 view .LVU17
  88 003c 1A6B     		ldr	r2, [r3, #48]
  89 003e 42F00202 		orr	r2, r2, #2
  90 0042 1A63     		str	r2, [r3, #48]
  91              		.loc 1 272 3 view .LVU18
  92 0044 1A6B     		ldr	r2, [r3, #48]
  93 0046 02F00202 		and	r2, r2, #2
  94 004a 0392     		str	r2, [sp, #12]
  95              		.loc 1 272 3 view .LVU19
  96 004c 039A     		ldr	r2, [sp, #12]
  97              	.LBE6:
  98              		.loc 1 272 3 view .LVU20
 273:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  99              		.loc 1 273 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 273 3 view .LVU22
 102 004e 0494     		str	r4, [sp, #16]
 103              		.loc 1 273 3 view .LVU23
 104 0050 1A6B     		ldr	r2, [r3, #48]
 105 0052 42F00402 		orr	r2, r2, #4
 106 0056 1A63     		str	r2, [r3, #48]
 107              		.loc 1 273 3 view .LVU24
 108 0058 1B6B     		ldr	r3, [r3, #48]
 109 005a 03F00403 		and	r3, r3, #4
 110 005e 0493     		str	r3, [sp, #16]
 111              		.loc 1 273 3 view .LVU25
 112 0060 049B     		ldr	r3, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 273 3 view .LVU26
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 276:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|Dsp_DC_Pin|Dsp_RST_Pin, GPIO_PIN_RESET);
 115              		.loc 1 276 3 view .LVU27
 116 0062 174D     		ldr	r5, .L3+4
 117 0064 2246     		mov	r2, r4
 118 0066 4FF4E061 		mov	r1, #1792
 119 006a 2846     		mov	r0, r5
 120 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL0:
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /*Configure GPIO pins : Btn_1_Pin Btn_2_Pin Btn_3_Pin Btn_4_Pin */
 279:Core/Src/main.c ****   GPIO_InitStruct.Pin = Btn_1_Pin|Btn_2_Pin|Btn_3_Pin|Btn_4_Pin;
ARM GAS  /tmp/ccFuXZOd.s 			page 8


 122              		.loc 1 279 3 view .LVU28
 123              		.loc 1 279 23 is_stmt 0 view .LVU29
 124 0070 0F23     		movs	r3, #15
 125 0072 0593     		str	r3, [sp, #20]
 280:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 126              		.loc 1 280 3 is_stmt 1 view .LVU30
 127              		.loc 1 280 24 is_stmt 0 view .LVU31
 128 0074 0694     		str	r4, [sp, #24]
 281:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 129              		.loc 1 281 3 is_stmt 1 view .LVU32
 130              		.loc 1 281 24 is_stmt 0 view .LVU33
 131 0076 0126     		movs	r6, #1
 132 0078 0796     		str	r6, [sp, #28]
 282:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 133              		.loc 1 282 3 is_stmt 1 view .LVU34
 134 007a 05A9     		add	r1, sp, #20
 135 007c 1148     		ldr	r0, .L3+8
 136 007e FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL1:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /*Configure GPIO pins : SPI1_CS_Pin Dsp_DC_Pin Dsp_RST_Pin */
 285:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin|Dsp_DC_Pin|Dsp_RST_Pin;
 138              		.loc 1 285 3 view .LVU35
 139              		.loc 1 285 23 is_stmt 0 view .LVU36
 140 0082 4FF4E063 		mov	r3, #1792
 141 0086 0593     		str	r3, [sp, #20]
 286:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 142              		.loc 1 286 3 is_stmt 1 view .LVU37
 143              		.loc 1 286 24 is_stmt 0 view .LVU38
 144 0088 0696     		str	r6, [sp, #24]
 287:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 287 3 is_stmt 1 view .LVU39
 146              		.loc 1 287 24 is_stmt 0 view .LVU40
 147 008a 0794     		str	r4, [sp, #28]
 288:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 288 3 is_stmt 1 view .LVU41
 149              		.loc 1 288 25 is_stmt 0 view .LVU42
 150 008c 0894     		str	r4, [sp, #32]
 289:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151              		.loc 1 289 3 is_stmt 1 view .LVU43
 152 008e 05A9     		add	r1, sp, #20
 153 0090 2846     		mov	r0, r5
 154 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /*Configure GPIO pin : Dsp_BUSY_Pin */
 292:Core/Src/main.c ****   GPIO_InitStruct.Pin = Dsp_BUSY_Pin;
 156              		.loc 1 292 3 view .LVU44
 157              		.loc 1 292 23 is_stmt 0 view .LVU45
 158 0096 4FF40066 		mov	r6, #2048
 159 009a 0596     		str	r6, [sp, #20]
 293:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 160              		.loc 1 293 3 is_stmt 1 view .LVU46
 161              		.loc 1 293 24 is_stmt 0 view .LVU47
 162 009c 0694     		str	r4, [sp, #24]
 294:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 163              		.loc 1 294 3 is_stmt 1 view .LVU48
ARM GAS  /tmp/ccFuXZOd.s 			page 9


 164              		.loc 1 294 24 is_stmt 0 view .LVU49
 165 009e 0794     		str	r4, [sp, #28]
 295:Core/Src/main.c ****   HAL_GPIO_Init(Dsp_BUSY_GPIO_Port, &GPIO_InitStruct);
 166              		.loc 1 295 3 is_stmt 1 view .LVU50
 167 00a0 05A9     		add	r1, sp, #20
 168 00a2 2846     		mov	r0, r5
 169 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 170              	.LVL3:
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /*Configure GPIO pin : SUPP_CHECK_Pin */
 298:Core/Src/main.c ****   GPIO_InitStruct.Pin = SUPP_CHECK_Pin;
 171              		.loc 1 298 3 view .LVU51
 172              		.loc 1 298 23 is_stmt 0 view .LVU52
 173 00a8 0596     		str	r6, [sp, #20]
 299:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 174              		.loc 1 299 3 is_stmt 1 view .LVU53
 175              		.loc 1 299 24 is_stmt 0 view .LVU54
 176 00aa 0694     		str	r4, [sp, #24]
 300:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 300 3 is_stmt 1 view .LVU55
 178              		.loc 1 300 24 is_stmt 0 view .LVU56
 179 00ac 0794     		str	r4, [sp, #28]
 301:Core/Src/main.c ****   HAL_GPIO_Init(SUPP_CHECK_GPIO_Port, &GPIO_InitStruct);
 180              		.loc 1 301 3 is_stmt 1 view .LVU57
 181 00ae 05A9     		add	r1, sp, #20
 182 00b0 0548     		ldr	r0, .L3+12
 183 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL4:
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** }
 185              		.loc 1 303 1 is_stmt 0 view .LVU58
 186 00b6 0AB0     		add	sp, sp, #40
 187              	.LCFI2:
 188              		.cfi_def_cfa_offset 16
 189              		@ sp needed
 190 00b8 70BD     		pop	{r4, r5, r6, pc}
 191              	.L4:
 192 00ba 00BF     		.align	2
 193              	.L3:
 194 00bc 00380240 		.word	1073887232
 195 00c0 00000240 		.word	1073872896
 196 00c4 00040240 		.word	1073873920
 197 00c8 00080240 		.word	1073874944
 198              		.cfi_endproc
 199              	.LFE135:
 201              		.section	.text.Error_Handler,"ax",%progbits
 202              		.align	1
 203              		.global	Error_Handler
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv4-sp-d16
 209              	Error_Handler:
 210              	.LFB136:
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 306:Core/Src/main.c **** 
ARM GAS  /tmp/ccFuXZOd.s 			page 10


 307:Core/Src/main.c **** /* USER CODE END 4 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** void Error_Handler(void)
 314:Core/Src/main.c **** {
 211              		.loc 1 314 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ Volatile: function does not return.
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 315:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 316:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 317:Core/Src/main.c ****   __disable_irq();
 217              		.loc 1 317 3 view .LVU60
 218              	.LBB8:
 219              	.LBI8:
 220              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /tmp/ccFuXZOd.s 			page 11


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFuXZOd.s 			page 12


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 221              		.loc 2 140 27 view .LVU61
 222              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 223              		.loc 2 142 3 view .LVU62
 224              		.syntax unified
 225              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 226 0000 72B6     		cpsid i
 227              	@ 0 "" 2
 228              		.thumb
ARM GAS  /tmp/ccFuXZOd.s 			page 13


 229              		.syntax unified
 230              	.L6:
 231              	.LBE9:
 232              	.LBE8:
 318:Core/Src/main.c ****   while (1)
 233              		.loc 1 318 3 discriminator 1 view .LVU63
 319:Core/Src/main.c ****   {
 320:Core/Src/main.c ****   }
 234              		.loc 1 320 3 discriminator 1 view .LVU64
 318:Core/Src/main.c ****   while (1)
 235              		.loc 1 318 9 discriminator 1 view .LVU65
 236 0002 FEE7     		b	.L6
 237              		.cfi_endproc
 238              	.LFE136:
 240              		.section	.text.MX_CAN2_Init,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	MX_CAN2_Init:
 248              	.LFB132:
 158:Core/Src/main.c **** 
 249              		.loc 1 158 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 08B5     		push	{r3, lr}
 254              	.LCFI3:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
 167:Core/Src/main.c ****   hcan2.Init.Prescaler = 16;
 258              		.loc 1 167 3 view .LVU67
 167:Core/Src/main.c ****   hcan2.Init.Prescaler = 16;
 259              		.loc 1 167 18 is_stmt 0 view .LVU68
 260 0002 0B48     		ldr	r0, .L11
 261 0004 0B4B     		ldr	r3, .L11+4
 262 0006 0360     		str	r3, [r0]
 168:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 263              		.loc 1 168 3 is_stmt 1 view .LVU69
 168:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 264              		.loc 1 168 24 is_stmt 0 view .LVU70
 265 0008 1023     		movs	r3, #16
 266 000a 4360     		str	r3, [r0, #4]
 169:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 267              		.loc 1 169 3 is_stmt 1 view .LVU71
 169:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 268              		.loc 1 169 19 is_stmt 0 view .LVU72
 269 000c 0023     		movs	r3, #0
 270 000e 8360     		str	r3, [r0, #8]
 170:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 271              		.loc 1 170 3 is_stmt 1 view .LVU73
 170:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 272              		.loc 1 170 28 is_stmt 0 view .LVU74
 273 0010 C360     		str	r3, [r0, #12]
 171:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
ARM GAS  /tmp/ccFuXZOd.s 			page 14


 274              		.loc 1 171 3 is_stmt 1 view .LVU75
 171:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 275              		.loc 1 171 23 is_stmt 0 view .LVU76
 276 0012 0361     		str	r3, [r0, #16]
 172:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 277              		.loc 1 172 3 is_stmt 1 view .LVU77
 172:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 278              		.loc 1 172 23 is_stmt 0 view .LVU78
 279 0014 4361     		str	r3, [r0, #20]
 173:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 280              		.loc 1 173 3 is_stmt 1 view .LVU79
 173:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 281              		.loc 1 173 32 is_stmt 0 view .LVU80
 282 0016 0376     		strb	r3, [r0, #24]
 174:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 283              		.loc 1 174 3 is_stmt 1 view .LVU81
 174:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 284              		.loc 1 174 25 is_stmt 0 view .LVU82
 285 0018 4376     		strb	r3, [r0, #25]
 175:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 286              		.loc 1 175 3 is_stmt 1 view .LVU83
 175:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 287              		.loc 1 175 25 is_stmt 0 view .LVU84
 288 001a 8376     		strb	r3, [r0, #26]
 176:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 289              		.loc 1 176 3 is_stmt 1 view .LVU85
 176:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 290              		.loc 1 176 33 is_stmt 0 view .LVU86
 291 001c C376     		strb	r3, [r0, #27]
 177:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 292              		.loc 1 177 3 is_stmt 1 view .LVU87
 177:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 293              		.loc 1 177 32 is_stmt 0 view .LVU88
 294 001e 0377     		strb	r3, [r0, #28]
 178:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 295              		.loc 1 178 3 is_stmt 1 view .LVU89
 178:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 296              		.loc 1 178 35 is_stmt 0 view .LVU90
 297 0020 4377     		strb	r3, [r0, #29]
 179:Core/Src/main.c ****   {
 298              		.loc 1 179 3 is_stmt 1 view .LVU91
 179:Core/Src/main.c ****   {
 299              		.loc 1 179 7 is_stmt 0 view .LVU92
 300 0022 FFF7FEFF 		bl	HAL_CAN_Init
 301              	.LVL5:
 179:Core/Src/main.c ****   {
 302              		.loc 1 179 6 view .LVU93
 303 0026 00B9     		cbnz	r0, .L10
 187:Core/Src/main.c **** 
 304              		.loc 1 187 1 view .LVU94
 305 0028 08BD     		pop	{r3, pc}
 306              	.L10:
 181:Core/Src/main.c ****   }
 307              		.loc 1 181 5 is_stmt 1 view .LVU95
 308 002a FFF7FEFF 		bl	Error_Handler
 309              	.LVL6:
 310              	.L12:
ARM GAS  /tmp/ccFuXZOd.s 			page 15


 311 002e 00BF     		.align	2
 312              	.L11:
 313 0030 00000000 		.word	hcan2
 314 0034 00680040 		.word	1073768448
 315              		.cfi_endproc
 316              	.LFE132:
 318              		.section	.text.MX_SPI1_Init,"ax",%progbits
 319              		.align	1
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu fpv4-sp-d16
 325              	MX_SPI1_Init:
 326              	.LFB133:
 195:Core/Src/main.c **** 
 327              		.loc 1 195 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 08B5     		push	{r3, lr}
 332              	.LCFI4:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 3, -8
 335              		.cfi_offset 14, -4
 205:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 336              		.loc 1 205 3 view .LVU97
 205:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 337              		.loc 1 205 18 is_stmt 0 view .LVU98
 338 0002 0D48     		ldr	r0, .L17
 339 0004 0D4B     		ldr	r3, .L17+4
 340 0006 0360     		str	r3, [r0]
 206:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 341              		.loc 1 206 3 is_stmt 1 view .LVU99
 206:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 342              		.loc 1 206 19 is_stmt 0 view .LVU100
 343 0008 4FF48273 		mov	r3, #260
 344 000c 4360     		str	r3, [r0, #4]
 207:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 345              		.loc 1 207 3 is_stmt 1 view .LVU101
 207:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 346              		.loc 1 207 24 is_stmt 0 view .LVU102
 347 000e 0023     		movs	r3, #0
 348 0010 8360     		str	r3, [r0, #8]
 208:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 349              		.loc 1 208 3 is_stmt 1 view .LVU103
 208:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 350              		.loc 1 208 23 is_stmt 0 view .LVU104
 351 0012 C360     		str	r3, [r0, #12]
 209:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 352              		.loc 1 209 3 is_stmt 1 view .LVU105
 209:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 353              		.loc 1 209 26 is_stmt 0 view .LVU106
 354 0014 0361     		str	r3, [r0, #16]
 210:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 355              		.loc 1 210 3 is_stmt 1 view .LVU107
 210:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 356              		.loc 1 210 23 is_stmt 0 view .LVU108
ARM GAS  /tmp/ccFuXZOd.s 			page 16


 357 0016 4361     		str	r3, [r0, #20]
 211:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 358              		.loc 1 211 3 is_stmt 1 view .LVU109
 211:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 359              		.loc 1 211 18 is_stmt 0 view .LVU110
 360 0018 4FF40072 		mov	r2, #512
 361 001c 8261     		str	r2, [r0, #24]
 212:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 362              		.loc 1 212 3 is_stmt 1 view .LVU111
 212:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 363              		.loc 1 212 32 is_stmt 0 view .LVU112
 364 001e C361     		str	r3, [r0, #28]
 213:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 365              		.loc 1 213 3 is_stmt 1 view .LVU113
 213:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 366              		.loc 1 213 23 is_stmt 0 view .LVU114
 367 0020 0362     		str	r3, [r0, #32]
 214:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 368              		.loc 1 214 3 is_stmt 1 view .LVU115
 214:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 369              		.loc 1 214 21 is_stmt 0 view .LVU116
 370 0022 4362     		str	r3, [r0, #36]
 215:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 371              		.loc 1 215 3 is_stmt 1 view .LVU117
 215:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 372              		.loc 1 215 29 is_stmt 0 view .LVU118
 373 0024 8362     		str	r3, [r0, #40]
 216:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 374              		.loc 1 216 3 is_stmt 1 view .LVU119
 216:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 375              		.loc 1 216 28 is_stmt 0 view .LVU120
 376 0026 0A23     		movs	r3, #10
 377 0028 C362     		str	r3, [r0, #44]
 217:Core/Src/main.c ****   {
 378              		.loc 1 217 3 is_stmt 1 view .LVU121
 217:Core/Src/main.c ****   {
 379              		.loc 1 217 7 is_stmt 0 view .LVU122
 380 002a FFF7FEFF 		bl	HAL_SPI_Init
 381              	.LVL7:
 217:Core/Src/main.c ****   {
 382              		.loc 1 217 6 view .LVU123
 383 002e 00B9     		cbnz	r0, .L16
 225:Core/Src/main.c **** 
 384              		.loc 1 225 1 view .LVU124
 385 0030 08BD     		pop	{r3, pc}
 386              	.L16:
 219:Core/Src/main.c ****   }
 387              		.loc 1 219 5 is_stmt 1 view .LVU125
 388 0032 FFF7FEFF 		bl	Error_Handler
 389              	.LVL8:
 390              	.L18:
 391 0036 00BF     		.align	2
 392              	.L17:
 393 0038 00000000 		.word	hspi1
 394 003c 00300140 		.word	1073819648
 395              		.cfi_endproc
 396              	.LFE133:
ARM GAS  /tmp/ccFuXZOd.s 			page 17


 398              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 399              		.align	1
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu fpv4-sp-d16
 405              	MX_USART6_UART_Init:
 406              	.LFB134:
 233:Core/Src/main.c **** 
 407              		.loc 1 233 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411 0000 08B5     		push	{r3, lr}
 412              	.LCFI5:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 3, -8
 415              		.cfi_offset 14, -4
 242:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 416              		.loc 1 242 3 view .LVU127
 242:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 417              		.loc 1 242 19 is_stmt 0 view .LVU128
 418 0002 0A48     		ldr	r0, .L23
 419 0004 0A4B     		ldr	r3, .L23+4
 420 0006 0360     		str	r3, [r0]
 243:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 421              		.loc 1 243 3 is_stmt 1 view .LVU129
 243:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 422              		.loc 1 243 24 is_stmt 0 view .LVU130
 423 0008 4FF4E133 		mov	r3, #115200
 424 000c 4360     		str	r3, [r0, #4]
 244:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 425              		.loc 1 244 3 is_stmt 1 view .LVU131
 244:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 426              		.loc 1 244 26 is_stmt 0 view .LVU132
 427 000e 0023     		movs	r3, #0
 428 0010 8360     		str	r3, [r0, #8]
 245:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 429              		.loc 1 245 3 is_stmt 1 view .LVU133
 245:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 430              		.loc 1 245 24 is_stmt 0 view .LVU134
 431 0012 C360     		str	r3, [r0, #12]
 246:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 432              		.loc 1 246 3 is_stmt 1 view .LVU135
 246:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 433              		.loc 1 246 22 is_stmt 0 view .LVU136
 434 0014 0361     		str	r3, [r0, #16]
 247:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 435              		.loc 1 247 3 is_stmt 1 view .LVU137
 247:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 436              		.loc 1 247 20 is_stmt 0 view .LVU138
 437 0016 0C22     		movs	r2, #12
 438 0018 4261     		str	r2, [r0, #20]
 248:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 439              		.loc 1 248 3 is_stmt 1 view .LVU139
 248:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 440              		.loc 1 248 25 is_stmt 0 view .LVU140
ARM GAS  /tmp/ccFuXZOd.s 			page 18


 441 001a 8361     		str	r3, [r0, #24]
 249:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 442              		.loc 1 249 3 is_stmt 1 view .LVU141
 249:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 443              		.loc 1 249 28 is_stmt 0 view .LVU142
 444 001c C361     		str	r3, [r0, #28]
 250:Core/Src/main.c ****   {
 445              		.loc 1 250 3 is_stmt 1 view .LVU143
 250:Core/Src/main.c ****   {
 446              		.loc 1 250 7 is_stmt 0 view .LVU144
 447 001e FFF7FEFF 		bl	HAL_UART_Init
 448              	.LVL9:
 250:Core/Src/main.c ****   {
 449              		.loc 1 250 6 view .LVU145
 450 0022 00B9     		cbnz	r0, .L22
 258:Core/Src/main.c **** 
 451              		.loc 1 258 1 view .LVU146
 452 0024 08BD     		pop	{r3, pc}
 453              	.L22:
 252:Core/Src/main.c ****   }
 454              		.loc 1 252 5 is_stmt 1 view .LVU147
 455 0026 FFF7FEFF 		bl	Error_Handler
 456              	.LVL10:
 457              	.L24:
 458 002a 00BF     		.align	2
 459              	.L23:
 460 002c 00000000 		.word	huart6
 461 0030 00140140 		.word	1073812480
 462              		.cfi_endproc
 463              	.LFE134:
 465              		.section	.text.SystemClock_Config,"ax",%progbits
 466              		.align	1
 467              		.global	SystemClock_Config
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 471              		.fpu fpv4-sp-d16
 473              	SystemClock_Config:
 474              	.LFB131:
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 475              		.loc 1 119 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 80
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479 0000 00B5     		push	{lr}
 480              	.LCFI6:
 481              		.cfi_def_cfa_offset 4
 482              		.cfi_offset 14, -4
 483 0002 95B0     		sub	sp, sp, #84
 484              	.LCFI7:
 485              		.cfi_def_cfa_offset 88
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 486              		.loc 1 120 3 view .LVU149
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 487              		.loc 1 120 22 is_stmt 0 view .LVU150
 488 0004 3422     		movs	r2, #52
 489 0006 0021     		movs	r1, #0
ARM GAS  /tmp/ccFuXZOd.s 			page 19


 490 0008 07A8     		add	r0, sp, #28
 491 000a FFF7FEFF 		bl	memset
 492              	.LVL11:
 121:Core/Src/main.c **** 
 493              		.loc 1 121 3 is_stmt 1 view .LVU151
 121:Core/Src/main.c **** 
 494              		.loc 1 121 22 is_stmt 0 view .LVU152
 495 000e 0023     		movs	r3, #0
 496 0010 0293     		str	r3, [sp, #8]
 497 0012 0393     		str	r3, [sp, #12]
 498 0014 0493     		str	r3, [sp, #16]
 499 0016 0593     		str	r3, [sp, #20]
 500 0018 0693     		str	r3, [sp, #24]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 501              		.loc 1 125 3 is_stmt 1 view .LVU153
 502              	.LBB10:
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 503              		.loc 1 125 3 view .LVU154
 504 001a 0093     		str	r3, [sp]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 505              		.loc 1 125 3 view .LVU155
 506 001c 184A     		ldr	r2, .L31
 507 001e 116C     		ldr	r1, [r2, #64]
 508 0020 41F08051 		orr	r1, r1, #268435456
 509 0024 1164     		str	r1, [r2, #64]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 510              		.loc 1 125 3 view .LVU156
 511 0026 126C     		ldr	r2, [r2, #64]
 512 0028 02F08052 		and	r2, r2, #268435456
 513 002c 0092     		str	r2, [sp]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 514              		.loc 1 125 3 view .LVU157
 515 002e 009A     		ldr	r2, [sp]
 516              	.LBE10:
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 517              		.loc 1 125 3 view .LVU158
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 518              		.loc 1 126 3 view .LVU159
 519              	.LBB11:
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 520              		.loc 1 126 3 view .LVU160
 521 0030 0193     		str	r3, [sp, #4]
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 522              		.loc 1 126 3 view .LVU161
 523 0032 144A     		ldr	r2, .L31+4
 524 0034 1168     		ldr	r1, [r2]
 525 0036 41F44041 		orr	r1, r1, #49152
 526 003a 1160     		str	r1, [r2]
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 527              		.loc 1 126 3 view .LVU162
 528 003c 1268     		ldr	r2, [r2]
 529 003e 02F44042 		and	r2, r2, #49152
 530 0042 0192     		str	r2, [sp, #4]
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 531              		.loc 1 126 3 view .LVU163
 532 0044 019A     		ldr	r2, [sp, #4]
 533              	.LBE11:
ARM GAS  /tmp/ccFuXZOd.s 			page 20


 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 534              		.loc 1 126 3 view .LVU164
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 535              		.loc 1 130 3 view .LVU165
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 536              		.loc 1 130 36 is_stmt 0 view .LVU166
 537 0046 0122     		movs	r2, #1
 538 0048 0792     		str	r2, [sp, #28]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 539              		.loc 1 131 3 is_stmt 1 view .LVU167
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 540              		.loc 1 131 30 is_stmt 0 view .LVU168
 541 004a 4FF48032 		mov	r2, #65536
 542 004e 0892     		str	r2, [sp, #32]
 132:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 543              		.loc 1 132 3 is_stmt 1 view .LVU169
 132:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 544              		.loc 1 132 34 is_stmt 0 view .LVU170
 545 0050 0D93     		str	r3, [sp, #52]
 133:Core/Src/main.c ****   {
 546              		.loc 1 133 3 is_stmt 1 view .LVU171
 133:Core/Src/main.c ****   {
 547              		.loc 1 133 7 is_stmt 0 view .LVU172
 548 0052 07A8     		add	r0, sp, #28
 549 0054 FFF7FEFF 		bl	HAL_RCC_OscConfig
 550              	.LVL12:
 133:Core/Src/main.c ****   {
 551              		.loc 1 133 6 view .LVU173
 552 0058 70B9     		cbnz	r0, .L29
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 553              		.loc 1 139 3 is_stmt 1 view .LVU174
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 554              		.loc 1 139 31 is_stmt 0 view .LVU175
 555 005a 0F23     		movs	r3, #15
 556 005c 0293     		str	r3, [sp, #8]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 557              		.loc 1 141 3 is_stmt 1 view .LVU176
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 558              		.loc 1 141 34 is_stmt 0 view .LVU177
 559 005e 0123     		movs	r3, #1
 560 0060 0393     		str	r3, [sp, #12]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 561              		.loc 1 142 3 is_stmt 1 view .LVU178
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 562              		.loc 1 142 35 is_stmt 0 view .LVU179
 563 0062 0021     		movs	r1, #0
 564 0064 0491     		str	r1, [sp, #16]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 565              		.loc 1 143 3 is_stmt 1 view .LVU180
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 566              		.loc 1 143 36 is_stmt 0 view .LVU181
 567 0066 0591     		str	r1, [sp, #20]
 144:Core/Src/main.c **** 
 568              		.loc 1 144 3 is_stmt 1 view .LVU182
 144:Core/Src/main.c **** 
 569              		.loc 1 144 36 is_stmt 0 view .LVU183
 570 0068 0691     		str	r1, [sp, #24]
ARM GAS  /tmp/ccFuXZOd.s 			page 21


 146:Core/Src/main.c ****   {
 571              		.loc 1 146 3 is_stmt 1 view .LVU184
 146:Core/Src/main.c ****   {
 572              		.loc 1 146 7 is_stmt 0 view .LVU185
 573 006a 02A8     		add	r0, sp, #8
 574 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 575              	.LVL13:
 146:Core/Src/main.c ****   {
 576              		.loc 1 146 6 view .LVU186
 577 0070 20B9     		cbnz	r0, .L30
 150:Core/Src/main.c **** 
 578              		.loc 1 150 1 view .LVU187
 579 0072 15B0     		add	sp, sp, #84
 580              	.LCFI8:
 581              		.cfi_remember_state
 582              		.cfi_def_cfa_offset 4
 583              		@ sp needed
 584 0074 5DF804FB 		ldr	pc, [sp], #4
 585              	.L29:
 586              	.LCFI9:
 587              		.cfi_restore_state
 135:Core/Src/main.c ****   }
 588              		.loc 1 135 5 is_stmt 1 view .LVU188
 589 0078 FFF7FEFF 		bl	Error_Handler
 590              	.LVL14:
 591              	.L30:
 148:Core/Src/main.c ****   }
 592              		.loc 1 148 5 view .LVU189
 593 007c FFF7FEFF 		bl	Error_Handler
 594              	.LVL15:
 595              	.L32:
 596              		.align	2
 597              	.L31:
 598 0080 00380240 		.word	1073887232
 599 0084 00700040 		.word	1073770496
 600              		.cfi_endproc
 601              	.LFE131:
 603              		.section	.text.main,"ax",%progbits
 604              		.align	1
 605              		.global	main
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu fpv4-sp-d16
 611              	main:
 612              	.LFB130:
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 613              		.loc 1 73 1 view -0
 614              		.cfi_startproc
 615              		@ Volatile: function does not return.
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618 0000 08B5     		push	{r3, lr}
 619              	.LCFI10:
 620              		.cfi_def_cfa_offset 8
 621              		.cfi_offset 3, -8
 622              		.cfi_offset 14, -4
ARM GAS  /tmp/ccFuXZOd.s 			page 22


  81:Core/Src/main.c **** 
 623              		.loc 1 81 3 view .LVU191
 624 0002 FFF7FEFF 		bl	HAL_Init
 625              	.LVL16:
  88:Core/Src/main.c **** 
 626              		.loc 1 88 3 view .LVU192
 627 0006 FFF7FEFF 		bl	SystemClock_Config
 628              	.LVL17:
  95:Core/Src/main.c ****   MX_CAN2_Init();
 629              		.loc 1 95 3 view .LVU193
 630 000a FFF7FEFF 		bl	MX_GPIO_Init
 631              	.LVL18:
  96:Core/Src/main.c ****   MX_SPI1_Init();
 632              		.loc 1 96 3 view .LVU194
 633 000e FFF7FEFF 		bl	MX_CAN2_Init
 634              	.LVL19:
  97:Core/Src/main.c ****   MX_USART6_UART_Init();
 635              		.loc 1 97 3 view .LVU195
 636 0012 FFF7FEFF 		bl	MX_SPI1_Init
 637              	.LVL20:
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 638              		.loc 1 98 3 view .LVU196
 639 0016 FFF7FEFF 		bl	MX_USART6_UART_Init
 640              	.LVL21:
 641              	.L34:
 105:Core/Src/main.c ****   {
 642              		.loc 1 105 3 discriminator 1 view .LVU197
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 643              		.loc 1 110 3 discriminator 1 view .LVU198
 105:Core/Src/main.c ****   {
 644              		.loc 1 105 9 discriminator 1 view .LVU199
 645 001a FEE7     		b	.L34
 646              		.cfi_endproc
 647              	.LFE130:
 649              		.comm	huart6,68,4
 650              		.comm	hspi1,88,4
 651              		.comm	hcan2,40,4
 652              		.text
 653              	.Letext0:
 654              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 655              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 656              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 657              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 658              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 659              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 660              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 661              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 662              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 663              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 664              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 665              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 666              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 667              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 668              		.file 17 "<built-in>"
ARM GAS  /tmp/ccFuXZOd.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccFuXZOd.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccFuXZOd.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccFuXZOd.s:194    .text.MX_GPIO_Init:00000000000000bc $d
     /tmp/ccFuXZOd.s:202    .text.Error_Handler:0000000000000000 $t
     /tmp/ccFuXZOd.s:209    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccFuXZOd.s:241    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/ccFuXZOd.s:247    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/ccFuXZOd.s:313    .text.MX_CAN2_Init:0000000000000030 $d
                            *COM*:0000000000000028 hcan2
     /tmp/ccFuXZOd.s:319    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccFuXZOd.s:325    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccFuXZOd.s:393    .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccFuXZOd.s:399    .text.MX_USART6_UART_Init:0000000000000000 $t
     /tmp/ccFuXZOd.s:405    .text.MX_USART6_UART_Init:0000000000000000 MX_USART6_UART_Init
     /tmp/ccFuXZOd.s:460    .text.MX_USART6_UART_Init:000000000000002c $d
                            *COM*:0000000000000044 huart6
     /tmp/ccFuXZOd.s:466    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccFuXZOd.s:473    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccFuXZOd.s:598    .text.SystemClock_Config:0000000000000080 $d
     /tmp/ccFuXZOd.s:604    .text.main:0000000000000000 $t
     /tmp/ccFuXZOd.s:611    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_CAN_Init
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
