// Seed: 2476747041
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wor   id_3,
    output uwire id_4,
    output tri0  id_5,
    output uwire id_6,
    output wire  id_7,
    input  uwire id_8
);
  assign id_3 = -1;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  logic ["" : 1] id_3, id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2 #(
    parameter id_8 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  output tri0 id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = -1;
  wire [id_8 : id_8] id_9 = id_6;
  logic id_10;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd24,
    parameter id_9 = 32'd57
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout logic [7:0] id_2;
  output wire _id_1;
  logic [id_3 : -1] _id_4[1 'b0 : id_1];
  ;
  logic id_5;
  generate
    assign id_4 = id_2[id_4];
  endgenerate
  assign id_5 = "";
  logic [id_1 : (  id_1  )  ==  1 'h0] id_6;
  ;
  wire [-1 'h0 : -1] id_7, id_8, _id_9, id_10, id_11, id_12, id_13, id_14;
  module_2 modCall_1 (
      id_13,
      id_6,
      id_11,
      id_8,
      id_6,
      id_11,
      id_12,
      id_4
  );
  parameter [1 : id_9] id_15 = -1;
endmodule
