Bell, S., et al. 2008. TILE64 processor: A 64-core SoC with mesh interconnect. Intl. Conference on Solid-State Circuits (ISSCC). 88--89.
Bertin, P., Roncin, D., and Vuillemin J. 1989. Introduction to Programmable Active Memories. Prentice Hall, 300--309.
Philippe Bonnot , Fabrice Lemonnier , Gilbert Edelin , Gérard Gaillat , Olivier Ruch , Pascal Gauget, Definition and SIMD implementation of a multi-processing architecture approach on FPGA, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403523]
Cambonie, J., Guérin, S., Keryell, R., Lagadec, L., Pottier, B., Sentieys, O., Weber, B., and Yazdani, S. 2004. Compiler and system techniques for soc distributed reconfigurable accelerators. In Proceedings of the 4th International Workshop on Synthesis, Architectures, Modeling and Simulation (SAMOS). 293--302.
Fabio Campi , Antonio Deledda , Matteo Pizzotti , Luca Ciccarelli , Pierluigi Rolandi , Claudio Mucci , Andrea Lodi , Arseni Vitkovski , Luca Vanzolini, A dynamically adaptive DSP for heterogeneous reconfigurable platforms, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Campi, F., Toma, M., Lodi, A., Cappelli, A., Canegallo, R., and Guerrieri, R. 2003. A VLIW processor with reconfigurable instruction set for embedded applications. Proceedings of the International Solid State Circuits Conference.
CRITICALBLUE, 2005. Boosting software processing performance with coprocessor synthesis. White paper.
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A. 2004. Spidergron: A novel on-chip communication network. Proceedings of the IEEE Symposium on System on Chip (SoC'09).
Andrea Cappelli , Andrea Lodi , Claudio Mucci , Mario Toma , Fabio Campi, A Dataflow Control Unit for C-to-Configurable Pipelines Compilation Flow, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.332-333, April 20-23, 2004
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
André DeHon, The Density Advantage of Configurable Computing, Computer, v.33 n.4, p.41-49, April 2000[doi>10.1109/2.839320]
DeHon, A., et al. 2006. Stream computations organized for reconfigurable execution. Microprocessors and microsystems 30, 6, 334--354, Special Issue on FPGAs.
Amilcar do Carmo Lucas , Sven Heithecker , Peter Rüffer , Rolf Ernst , Holger Rückert , Gerhard Wischermann , Karin Gebel , Reinhard Fach , Wolfgang Huther , Stefan Eichner , Gunter Scheller, A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001[doi>10.1109/54.953269]
Estrin, G. 1960. Organization of computer systems-the fixed plus variable structure computer. Proceedings of Western Joint Computer Conference. 33--40.
Eichner, S., Scheller, G., Wessely, U., Rückert, H., and Hedtke, R. 2005. Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain. In Proceedings of the SMPTE Technical Conference.
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300982]
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Hartenstein, R. 2003. Rekonfigurable computing: Paradigmen-Wechsel erschüttern die fundamente der informatik. Proceedings of the Anniversary Colloquium at Prof. Glesner's 60s Birthday.
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Matthias Kühnle , Michael Hübner , Jürgen Becker , Antonio Deledda , Claudio Mucci , Florian Ries , Antonio Marcello Coppola , Lorenzo Pieralisi , Riccardo Locatelli , Giuseppe Maruccia , Tommaso DeMarco , Fabio Campi, An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC, IEEE Design & Test, v.25 n.5, p.442-451, September 2008[doi>10.1109/MDT.2008.150]
Le Gall D. and Tabatabai, A. 1988. Sub-band coding of digital images using symmetric short kernel filters and arithmetic coding techniques. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'88). 761--764.
Lenormand, E. and Edelin, G. 2003. An industrial perspective: Pragmatic high-end signal processing environment at Thales. In Proceedings of the 3rd International Workshop on Synthesis, Architectures, Modeling and Simulation (SAMOS).
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2004. The PowerPC Backend Molen Compiler. In Proceedings of 14<sup>th</sup> International Conference on Fleld-Programmable Logic and Applications (FPL). 434--443.
Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2005a. FPGA-area allocation for partial run-time reconfiguration. Proceedings of ProRISC. 415--420.
Elena Moscu Panainte , Koen Bertels , Stamatis Vassiliadis, Instruction Scheduling for Dynamic Hardware Configurations, Proceedings of the conference on Design, Automation and Test in Europe, p.100-105, March 07-11, 2005[doi>10.1109/DATE.2005.184]
Elena Moscu Panainte , Koen Bertels , Stamatis Vassiliadis, The Molen compiler for reconfigurable processors, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.1, February 2007[doi>10.1145/1210268.1210274]
Mucci, C., Chiesa, C., Lodi, A., Toma, M., and Campi, F. 2003. A C-based algorithm development flow for a reconfigurable processor architecture. In Proceedings of the International Symposium on Systems-on-Chip (SOC'03). 69--73.
M. Paganini, Nomadik®: AMobile Multimedia Application Processor Platform, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.749-750, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358078]
OMAP. http://www.ti.com.
PACT XPP Technologies. 2005. PACT Software Design System XPP-IIb (PSDS XPP-IIb) - Programming Tutorial. Version 3.2, November 2005.
Bozidar Radunovic, An Overview of Advances in Reconfigurable Computing Systems, Proceedings of the Thirty-Second Annual Hawaii International Conference on System Sciences-Volume 3, p.3039, January 05-08, 1999
Rossi, D., Campi, F., Deledda, A., Spolzino, S., and Pucillo, S. 2009. A heterogeneous digital signal processor implementation for dynamically reconfigurable computing. IEEE Custom Integrated Circuits Conference (CICC).
Sahlbach, H., Putzke-Röming, W., Whitty, S. and Ernst, R. 2009. Real-time digital film processing. In Dynamic System Reconfiguration in Heterogeneous Platforms - The MORPHEUS Approach. Lecture Notes in Electrical Engineering, vol. 40, Springer, 185--193.
Cesar Sanz , Matias J. Garrido , Juan M. Meneses, VLSI Architecture for Motion Estimation using the Block-Matching Algorithm, Proceedings of the 1996 European conference on Design and Test, p.310, March 11-14, 1996
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Thomas, A. and Becker, J. 2004. Dynamic adaptive routing techniques in multigrain dynamic reconfigurable hardware architectures. Proceedings of the Field-Programmable Logic and Its Applications (FPL'04).
Truong, D. N., Cheng, W. H., Mohsenin, T., Zhiyi, Y., Jacobson, A. T., Landge, G., Meeuwsen, M. J., Watnik, C., Tran, A. T., Zhibin, X., Work, E. W., Webb, J. W., Mejia, P. V., and Baas, B. M. 2009. A 167-processor computational platform in 65 nm CMOS. IEEE Journal of Solid-State Circuits 44, 4, 1130--1144.
Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004[doi>10.1109/TC.2004.104]
Martin Vorbach , Jürgen Becker, Reconfigurable Processor Architectures for Mobile Phones, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.181.1, April 22-26, 2003
Whitty, S. and Ernst, R. 2008. A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS).
Sean Whitty , Henning Sahlbach , Rolf Ernst , Wolfram Putzke-Röming, Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Sean Whitty , Henning Sahlbach , Brady Hurlburt , Rolf Ernst , Wolfram Putzke-Röming, Application-specific memory performance of a heterogeneous reconfigurable architecture, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Wolf, M. E. and Lam, M. S. 1991. A data locality optimizing algorithm. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'91).
