srcscan starts
srcscan exits with return value 0
-9002)
INFO: analyzing module pdu (VERI-9002)
INFO: analyzing module cpu_s (VERI-9002)
INFO: analyzing module EX_reg (VERI-9002)
INFO: analyzing module DataMem (VERI-9002)
INFO: analyzing module reg_file (VERI-9002)
INFO: analyzing module IF_reg (VERI-9002)
INFO: analyzing module ME_reg (VERI-9002)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module WB_reg (VERI-9002)
INFO: analyzing module control (VERI-9002)
INFO: analyzing module data_ext (VERI-9002)
INFO: analyzing module cpu_1 (VERI-9002)
D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v(408): INFO: undeclared symbol we, assumed default net type wire (VERI-9004)
INFO: analyzing module WB_reg1 (VERI-9002)
INFO: analyzing module control1 (VERI-9002)
INFO: analyzing module main (VERI-9002)
D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v(57): INFO: undeclared symbol io_dout, assumed default net type wire (VERI-9004)
INFO: analyzing module NPC_Generator (VERI-9002)
INFO: analyzing module BranchDecision (VERI-9002)
INFO: analyzing module Hazard_unit (VERI-9002)
INFO: analyzing module BranchPredict (VERI-9002)
INFO: analyzing module BTB (VERI-9002)
INFO: analyzing module Hazard_unit_1 (VERI-9002)
INFO: analyzing module ID_reg1 (VERI-9002)
INFO: analyzing module BHT (VERI-9002)
srcscan exits with return value 0
