-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity computeS4 is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_HOSTMEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_HOSTMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_HOSTMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_HOSTMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_HOSTMEM_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_hostmem_AWVALID : OUT STD_LOGIC;
    m_axi_hostmem_AWREADY : IN STD_LOGIC;
    m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ADDR_WIDTH-1 downto 0);
    m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_hostmem_WVALID : OUT STD_LOGIC;
    m_axi_hostmem_WREADY : IN STD_LOGIC;
    m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH-1 downto 0);
    m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_hostmem_WLAST : OUT STD_LOGIC;
    m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_WUSER_WIDTH-1 downto 0);
    m_axi_hostmem_ARVALID : OUT STD_LOGIC;
    m_axi_hostmem_ARREADY : IN STD_LOGIC;
    m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ADDR_WIDTH-1 downto 0);
    m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_hostmem_RVALID : IN STD_LOGIC;
    m_axi_hostmem_RREADY : OUT STD_LOGIC;
    m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH-1 downto 0);
    m_axi_hostmem_RLAST : IN STD_LOGIC;
    m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_RUSER_WIDTH-1 downto 0);
    m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BVALID : IN STD_LOGIC;
    m_axi_hostmem_BREADY : OUT STD_LOGIC;
    m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_BUSER_WIDTH-1 downto 0);
    input1_V_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input1_V_V_TVALID : IN STD_LOGIC;
    input1_V_V_TREADY : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of computeS4 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "computeS4,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=25689612,HLS_SYN_TPT=16777733,HLS_SYN_MEM=85,HLS_SYN_DSP=0,HLS_SYN_FF=2207,HLS_SYN_LUT=7477,HLS_VERSION=2018_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_ID_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_M_AXI_AWUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ARUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_WUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_RUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_BUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal outPtr_V : STD_LOGIC_VECTOR (31 downto 0);
    signal hostmem_AWREADY : STD_LOGIC;
    signal hostmem_WREADY : STD_LOGIC;
    signal hostmem_ARREADY : STD_LOGIC;
    signal hostmem_RVALID : STD_LOGIC;
    signal hostmem_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal hostmem_RLAST : STD_LOGIC;
    signal hostmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal hostmem_BVALID : STD_LOGIC;
    signal hostmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal hostmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal ResizeStream_14_U0_ap_start : STD_LOGIC;
    signal ResizeStream_14_U0_start_full_n : STD_LOGIC;
    signal ResizeStream_14_U0_ap_done : STD_LOGIC;
    signal ResizeStream_14_U0_ap_continue : STD_LOGIC;
    signal ResizeStream_14_U0_ap_idle : STD_LOGIC;
    signal ResizeStream_14_U0_ap_ready : STD_LOGIC;
    signal ResizeStream_14_U0_start_out : STD_LOGIC;
    signal ResizeStream_14_U0_start_write : STD_LOGIC;
    signal ResizeStream_14_U0_in_V_V_TREADY : STD_LOGIC;
    signal ResizeStream_14_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal ResizeStream_14_U0_out_V_V_write : STD_LOGIC;
    signal ResizeStream_14_U0_outPtr_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ResizeStream_14_U0_outPtr_V_out_write : STD_LOGIC;
    signal Conv1DBuffer_new_U0_ap_start : STD_LOGIC;
    signal Conv1DBuffer_new_U0_ap_done : STD_LOGIC;
    signal Conv1DBuffer_new_U0_ap_continue : STD_LOGIC;
    signal Conv1DBuffer_new_U0_ap_idle : STD_LOGIC;
    signal Conv1DBuffer_new_U0_ap_ready : STD_LOGIC;
    signal Conv1DBuffer_new_U0_start_out : STD_LOGIC;
    signal Conv1DBuffer_new_U0_start_write : STD_LOGIC;
    signal Conv1DBuffer_new_U0_in_V_V_read : STD_LOGIC;
    signal Conv1DBuffer_new_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Conv1DBuffer_new_U0_out_V_V_write : STD_LOGIC;
    signal Conv1DMac_new_U0_ap_start : STD_LOGIC;
    signal Conv1DMac_new_U0_ap_done : STD_LOGIC;
    signal Conv1DMac_new_U0_ap_continue : STD_LOGIC;
    signal Conv1DMac_new_U0_ap_idle : STD_LOGIC;
    signal Conv1DMac_new_U0_ap_ready : STD_LOGIC;
    signal Conv1DMac_new_U0_start_out : STD_LOGIC;
    signal Conv1DMac_new_U0_start_write : STD_LOGIC;
    signal Conv1DMac_new_U0_in_V_V_read : STD_LOGIC;
    signal Conv1DMac_new_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Conv1DMac_new_U0_out_V_V_write : STD_LOGIC;
    signal Relu1D77_U0_ap_start : STD_LOGIC;
    signal Relu1D77_U0_ap_done : STD_LOGIC;
    signal Relu1D77_U0_ap_continue : STD_LOGIC;
    signal Relu1D77_U0_ap_idle : STD_LOGIC;
    signal Relu1D77_U0_ap_ready : STD_LOGIC;
    signal Relu1D77_U0_start_out : STD_LOGIC;
    signal Relu1D77_U0_start_write : STD_LOGIC;
    signal Relu1D77_U0_in_V_V_read : STD_LOGIC;
    signal Relu1D77_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Relu1D77_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingDataWidthCo_U0_out_V_V_write : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_ap_start : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_ap_done : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_ap_continue : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_ap_idle : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_ap_ready : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_start_out : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_start_write : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_in_V_V_read : STD_LOGIC;
    signal Conv1DBuffer_new_1_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Conv1DBuffer_new_1_U0_out_V_V_write : STD_LOGIC;
    signal Conv1DMac_new_1_U0_ap_start : STD_LOGIC;
    signal Conv1DMac_new_1_U0_ap_done : STD_LOGIC;
    signal Conv1DMac_new_1_U0_ap_continue : STD_LOGIC;
    signal Conv1DMac_new_1_U0_ap_idle : STD_LOGIC;
    signal Conv1DMac_new_1_U0_ap_ready : STD_LOGIC;
    signal Conv1DMac_new_1_U0_start_out : STD_LOGIC;
    signal Conv1DMac_new_1_U0_start_write : STD_LOGIC;
    signal Conv1DMac_new_1_U0_in_V_V_read : STD_LOGIC;
    signal Conv1DMac_new_1_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Conv1DMac_new_1_U0_out_V_V_write : STD_LOGIC;
    signal Relu1D_U0_ap_start : STD_LOGIC;
    signal Relu1D_U0_ap_done : STD_LOGIC;
    signal Relu1D_U0_ap_continue : STD_LOGIC;
    signal Relu1D_U0_ap_idle : STD_LOGIC;
    signal Relu1D_U0_ap_ready : STD_LOGIC;
    signal Relu1D_U0_start_out : STD_LOGIC;
    signal Relu1D_U0_start_write : STD_LOGIC;
    signal Relu1D_U0_in_V_V_read : STD_LOGIC;
    signal Relu1D_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Relu1D_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingDataWidthCo_1_U0_out_V_V_write : STD_LOGIC;
    signal ResizeStream_U0_ap_start : STD_LOGIC;
    signal ResizeStream_U0_ap_done : STD_LOGIC;
    signal ResizeStream_U0_ap_continue : STD_LOGIC;
    signal ResizeStream_U0_ap_idle : STD_LOGIC;
    signal ResizeStream_U0_ap_ready : STD_LOGIC;
    signal ResizeStream_U0_in_V_V_read : STD_LOGIC;
    signal ResizeStream_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal ResizeStream_U0_out_V_V_write : STD_LOGIC;
    signal Stream2Mem_U0_ap_start : STD_LOGIC;
    signal Stream2Mem_U0_ap_done : STD_LOGIC;
    signal Stream2Mem_U0_ap_continue : STD_LOGIC;
    signal Stream2Mem_U0_ap_idle : STD_LOGIC;
    signal Stream2Mem_U0_ap_ready : STD_LOGIC;
    signal Stream2Mem_U0_in_V_V_read : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_AWVALID : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_WVALID : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_WLAST : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARVALID : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_U0_m_axi_out_V_RREADY : STD_LOGIC;
    signal Stream2Mem_U0_m_axi_out_V_BREADY : STD_LOGIC;
    signal Stream2Mem_U0_out_V_offset_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal cnv_87_V_V_full_n : STD_LOGIC;
    signal cnv_87_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cnv_87_V_V_empty_n : STD_LOGIC;
    signal outPtr_V_c_full_n : STD_LOGIC;
    signal outPtr_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal outPtr_V_c_empty_n : STD_LOGIC;
    signal cnv_88_V_V_full_n : STD_LOGIC;
    signal cnv_88_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cnv_88_V_V_empty_n : STD_LOGIC;
    signal cnv_89PRL_V_V_full_n : STD_LOGIC;
    signal cnv_89PRL_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cnv_89PRL_V_V_empty_n : STD_LOGIC;
    signal cnv_90PRL_V_V_full_n : STD_LOGIC;
    signal cnv_90PRL_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cnv_90PRL_V_V_empty_n : STD_LOGIC;
    signal cnv_91_V_V_full_n : STD_LOGIC;
    signal cnv_91_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cnv_91_V_V_empty_n : STD_LOGIC;
    signal cnv_92_V_V_full_n : STD_LOGIC;
    signal cnv_92_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal cnv_92_V_V_empty_n : STD_LOGIC;
    signal cnv_93PRL_V_V_full_n : STD_LOGIC;
    signal cnv_93PRL_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cnv_93PRL_V_V_empty_n : STD_LOGIC;
    signal cnv_94PRL_V_V_full_n : STD_LOGIC;
    signal cnv_94PRL_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cnv_94PRL_V_V_empty_n : STD_LOGIC;
    signal outStr_V_V_full_n : STD_LOGIC;
    signal outStr_V_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal outStr_V_V_empty_n : STD_LOGIC;
    signal s4_out_V_V_full_n : STD_LOGIC;
    signal s4_out_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal s4_out_V_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_Conv1DBuffer_new_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DBuffer_new_U0_full_n : STD_LOGIC;
    signal start_for_Conv1DBuffer_new_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DBuffer_new_U0_empty_n : STD_LOGIC;
    signal start_for_Stream2Mem_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_U0_full_n : STD_LOGIC;
    signal start_for_Stream2Mem_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_U0_empty_n : STD_LOGIC;
    signal start_for_Conv1DMac_new_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DMac_new_U0_full_n : STD_LOGIC;
    signal start_for_Conv1DMac_new_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DMac_new_U0_empty_n : STD_LOGIC;
    signal start_for_Relu1D77_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Relu1D77_U0_full_n : STD_LOGIC;
    signal start_for_Relu1D77_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Relu1D77_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_empty_n : STD_LOGIC;
    signal start_for_Conv1DBuffer_new_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DBuffer_new_1_U0_full_n : STD_LOGIC;
    signal start_for_Conv1DBuffer_new_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DBuffer_new_1_U0_empty_n : STD_LOGIC;
    signal start_for_Conv1DMac_new_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DMac_new_1_U0_full_n : STD_LOGIC;
    signal start_for_Conv1DMac_new_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Conv1DMac_new_1_U0_empty_n : STD_LOGIC;
    signal start_for_Relu1D_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Relu1D_U0_full_n : STD_LOGIC;
    signal start_for_Relu1D_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Relu1D_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_empty_n : STD_LOGIC;
    signal start_for_ResizeStream_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ResizeStream_U0_full_n : STD_LOGIC;
    signal start_for_ResizeStream_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ResizeStream_U0_empty_n : STD_LOGIC;
    signal ResizeStream_U0_start_full_n : STD_LOGIC;
    signal ResizeStream_U0_start_write : STD_LOGIC;
    signal Stream2Mem_U0_start_full_n : STD_LOGIC;
    signal Stream2Mem_U0_start_write : STD_LOGIC;

    component ResizeStream_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_TVALID : IN STD_LOGIC;
        in_V_V_TREADY : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        outPtr_V : IN STD_LOGIC_VECTOR (31 downto 0);
        outPtr_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outPtr_V_out_full_n : IN STD_LOGIC;
        outPtr_V_out_write : OUT STD_LOGIC );
    end component;


    component Conv1DBuffer_new IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Conv1DMac_new IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Relu1D77 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Conv1DBuffer_new_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Conv1DMac_new_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Relu1D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component ResizeStream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Stream2Mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        m_axi_out_V_AWVALID : OUT STD_LOGIC;
        m_axi_out_V_AWREADY : IN STD_LOGIC;
        m_axi_out_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WVALID : OUT STD_LOGIC;
        m_axi_out_V_WREADY : IN STD_LOGIC;
        m_axi_out_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_V_WLAST : OUT STD_LOGIC;
        m_axi_out_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARVALID : OUT STD_LOGIC;
        m_axi_out_V_ARREADY : IN STD_LOGIC;
        m_axi_out_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RVALID : IN STD_LOGIC;
        m_axi_out_V_RREADY : OUT STD_LOGIC;
        m_axi_out_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_RLAST : IN STD_LOGIC;
        m_axi_out_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BVALID : IN STD_LOGIC;
        m_axi_out_V_BREADY : OUT STD_LOGIC;
        m_axi_out_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_V_offset_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        out_V_offset_empty_n : IN STD_LOGIC;
        out_V_offset_read : OUT STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d11_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Conv1DBmb6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Stream2ncg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Conv1DMocq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Relu1D7pcA IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiqcK IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Conv1DBrcU IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Conv1DMsc4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Relu1D_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Streamitde IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ResizeSudo IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component computeS4_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        outPtr_V : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component computeS4_hostmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    computeS4_control_s_axi_U : component computeS4_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        outPtr_V => outPtr_V);

    computeS4_hostmem_m_axi_U : component computeS4_hostmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 64,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_HOSTMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_HOSTMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_HOSTMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_HOSTMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_HOSTMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_HOSTMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_HOSTMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_HOSTMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_HOSTMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_HOSTMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_HOSTMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_hostmem_AWVALID,
        AWREADY => m_axi_hostmem_AWREADY,
        AWADDR => m_axi_hostmem_AWADDR,
        AWID => m_axi_hostmem_AWID,
        AWLEN => m_axi_hostmem_AWLEN,
        AWSIZE => m_axi_hostmem_AWSIZE,
        AWBURST => m_axi_hostmem_AWBURST,
        AWLOCK => m_axi_hostmem_AWLOCK,
        AWCACHE => m_axi_hostmem_AWCACHE,
        AWPROT => m_axi_hostmem_AWPROT,
        AWQOS => m_axi_hostmem_AWQOS,
        AWREGION => m_axi_hostmem_AWREGION,
        AWUSER => m_axi_hostmem_AWUSER,
        WVALID => m_axi_hostmem_WVALID,
        WREADY => m_axi_hostmem_WREADY,
        WDATA => m_axi_hostmem_WDATA,
        WSTRB => m_axi_hostmem_WSTRB,
        WLAST => m_axi_hostmem_WLAST,
        WID => m_axi_hostmem_WID,
        WUSER => m_axi_hostmem_WUSER,
        ARVALID => m_axi_hostmem_ARVALID,
        ARREADY => m_axi_hostmem_ARREADY,
        ARADDR => m_axi_hostmem_ARADDR,
        ARID => m_axi_hostmem_ARID,
        ARLEN => m_axi_hostmem_ARLEN,
        ARSIZE => m_axi_hostmem_ARSIZE,
        ARBURST => m_axi_hostmem_ARBURST,
        ARLOCK => m_axi_hostmem_ARLOCK,
        ARCACHE => m_axi_hostmem_ARCACHE,
        ARPROT => m_axi_hostmem_ARPROT,
        ARQOS => m_axi_hostmem_ARQOS,
        ARREGION => m_axi_hostmem_ARREGION,
        ARUSER => m_axi_hostmem_ARUSER,
        RVALID => m_axi_hostmem_RVALID,
        RREADY => m_axi_hostmem_RREADY,
        RDATA => m_axi_hostmem_RDATA,
        RLAST => m_axi_hostmem_RLAST,
        RID => m_axi_hostmem_RID,
        RUSER => m_axi_hostmem_RUSER,
        RRESP => m_axi_hostmem_RRESP,
        BVALID => m_axi_hostmem_BVALID,
        BREADY => m_axi_hostmem_BREADY,
        BRESP => m_axi_hostmem_BRESP,
        BID => m_axi_hostmem_BID,
        BUSER => m_axi_hostmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => hostmem_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => hostmem_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => hostmem_RDATA,
        I_RID => hostmem_RID,
        I_RUSER => hostmem_RUSER,
        I_RRESP => hostmem_RRESP,
        I_RLAST => hostmem_RLAST,
        I_AWVALID => Stream2Mem_U0_m_axi_out_V_AWVALID,
        I_AWREADY => hostmem_AWREADY,
        I_AWADDR => Stream2Mem_U0_m_axi_out_V_AWADDR,
        I_AWID => Stream2Mem_U0_m_axi_out_V_AWID,
        I_AWLEN => Stream2Mem_U0_m_axi_out_V_AWLEN,
        I_AWSIZE => Stream2Mem_U0_m_axi_out_V_AWSIZE,
        I_AWLOCK => Stream2Mem_U0_m_axi_out_V_AWLOCK,
        I_AWCACHE => Stream2Mem_U0_m_axi_out_V_AWCACHE,
        I_AWQOS => Stream2Mem_U0_m_axi_out_V_AWQOS,
        I_AWPROT => Stream2Mem_U0_m_axi_out_V_AWPROT,
        I_AWUSER => Stream2Mem_U0_m_axi_out_V_AWUSER,
        I_AWBURST => Stream2Mem_U0_m_axi_out_V_AWBURST,
        I_AWREGION => Stream2Mem_U0_m_axi_out_V_AWREGION,
        I_WVALID => Stream2Mem_U0_m_axi_out_V_WVALID,
        I_WREADY => hostmem_WREADY,
        I_WDATA => Stream2Mem_U0_m_axi_out_V_WDATA,
        I_WID => Stream2Mem_U0_m_axi_out_V_WID,
        I_WUSER => Stream2Mem_U0_m_axi_out_V_WUSER,
        I_WLAST => Stream2Mem_U0_m_axi_out_V_WLAST,
        I_WSTRB => Stream2Mem_U0_m_axi_out_V_WSTRB,
        I_BVALID => hostmem_BVALID,
        I_BREADY => Stream2Mem_U0_m_axi_out_V_BREADY,
        I_BRESP => hostmem_BRESP,
        I_BID => hostmem_BID,
        I_BUSER => hostmem_BUSER);

    ResizeStream_14_U0 : component ResizeStream_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ResizeStream_14_U0_ap_start,
        start_full_n => ResizeStream_14_U0_start_full_n,
        ap_done => ResizeStream_14_U0_ap_done,
        ap_continue => ResizeStream_14_U0_ap_continue,
        ap_idle => ResizeStream_14_U0_ap_idle,
        ap_ready => ResizeStream_14_U0_ap_ready,
        start_out => ResizeStream_14_U0_start_out,
        start_write => ResizeStream_14_U0_start_write,
        in_V_V_TDATA => input1_V_V_TDATA,
        in_V_V_TVALID => input1_V_V_TVALID,
        in_V_V_TREADY => ResizeStream_14_U0_in_V_V_TREADY,
        out_V_V_din => ResizeStream_14_U0_out_V_V_din,
        out_V_V_full_n => cnv_87_V_V_full_n,
        out_V_V_write => ResizeStream_14_U0_out_V_V_write,
        outPtr_V => outPtr_V,
        outPtr_V_out_din => ResizeStream_14_U0_outPtr_V_out_din,
        outPtr_V_out_full_n => outPtr_V_c_full_n,
        outPtr_V_out_write => ResizeStream_14_U0_outPtr_V_out_write);

    Conv1DBuffer_new_U0 : component Conv1DBuffer_new
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Conv1DBuffer_new_U0_ap_start,
        start_full_n => start_for_Conv1DMac_new_U0_full_n,
        ap_done => Conv1DBuffer_new_U0_ap_done,
        ap_continue => Conv1DBuffer_new_U0_ap_continue,
        ap_idle => Conv1DBuffer_new_U0_ap_idle,
        ap_ready => Conv1DBuffer_new_U0_ap_ready,
        start_out => Conv1DBuffer_new_U0_start_out,
        start_write => Conv1DBuffer_new_U0_start_write,
        in_V_V_dout => cnv_87_V_V_dout,
        in_V_V_empty_n => cnv_87_V_V_empty_n,
        in_V_V_read => Conv1DBuffer_new_U0_in_V_V_read,
        out_V_V_din => Conv1DBuffer_new_U0_out_V_V_din,
        out_V_V_full_n => cnv_88_V_V_full_n,
        out_V_V_write => Conv1DBuffer_new_U0_out_V_V_write);

    Conv1DMac_new_U0 : component Conv1DMac_new
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Conv1DMac_new_U0_ap_start,
        start_full_n => start_for_Relu1D77_U0_full_n,
        ap_done => Conv1DMac_new_U0_ap_done,
        ap_continue => Conv1DMac_new_U0_ap_continue,
        ap_idle => Conv1DMac_new_U0_ap_idle,
        ap_ready => Conv1DMac_new_U0_ap_ready,
        start_out => Conv1DMac_new_U0_start_out,
        start_write => Conv1DMac_new_U0_start_write,
        in_V_V_dout => cnv_88_V_V_dout,
        in_V_V_empty_n => cnv_88_V_V_empty_n,
        in_V_V_read => Conv1DMac_new_U0_in_V_V_read,
        out_V_V_din => Conv1DMac_new_U0_out_V_V_din,
        out_V_V_full_n => cnv_89PRL_V_V_full_n,
        out_V_V_write => Conv1DMac_new_U0_out_V_V_write);

    Relu1D77_U0 : component Relu1D77
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Relu1D77_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        ap_done => Relu1D77_U0_ap_done,
        ap_continue => Relu1D77_U0_ap_continue,
        ap_idle => Relu1D77_U0_ap_idle,
        ap_ready => Relu1D77_U0_ap_ready,
        start_out => Relu1D77_U0_start_out,
        start_write => Relu1D77_U0_start_write,
        in_V_V_dout => cnv_89PRL_V_V_dout,
        in_V_V_empty_n => cnv_89PRL_V_V_empty_n,
        in_V_V_read => Relu1D77_U0_in_V_V_read,
        out_V_V_din => Relu1D77_U0_out_V_V_din,
        out_V_V_full_n => cnv_90PRL_V_V_full_n,
        out_V_V_write => Relu1D77_U0_out_V_V_write);

    StreamingDataWidthCo_U0 : component StreamingDataWidthCo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => StreamingDataWidthCo_U0_ap_start,
        start_full_n => start_for_Conv1DBuffer_new_1_U0_full_n,
        ap_done => StreamingDataWidthCo_U0_ap_done,
        ap_continue => StreamingDataWidthCo_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_U0_ap_ready,
        start_out => StreamingDataWidthCo_U0_start_out,
        start_write => StreamingDataWidthCo_U0_start_write,
        in_V_V_dout => cnv_90PRL_V_V_dout,
        in_V_V_empty_n => cnv_90PRL_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_U0_out_V_V_din,
        out_V_V_full_n => cnv_91_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_U0_out_V_V_write);

    Conv1DBuffer_new_1_U0 : component Conv1DBuffer_new_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Conv1DBuffer_new_1_U0_ap_start,
        start_full_n => start_for_Conv1DMac_new_1_U0_full_n,
        ap_done => Conv1DBuffer_new_1_U0_ap_done,
        ap_continue => Conv1DBuffer_new_1_U0_ap_continue,
        ap_idle => Conv1DBuffer_new_1_U0_ap_idle,
        ap_ready => Conv1DBuffer_new_1_U0_ap_ready,
        start_out => Conv1DBuffer_new_1_U0_start_out,
        start_write => Conv1DBuffer_new_1_U0_start_write,
        in_V_V_dout => cnv_91_V_V_dout,
        in_V_V_empty_n => cnv_91_V_V_empty_n,
        in_V_V_read => Conv1DBuffer_new_1_U0_in_V_V_read,
        out_V_V_din => Conv1DBuffer_new_1_U0_out_V_V_din,
        out_V_V_full_n => cnv_92_V_V_full_n,
        out_V_V_write => Conv1DBuffer_new_1_U0_out_V_V_write);

    Conv1DMac_new_1_U0 : component Conv1DMac_new_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Conv1DMac_new_1_U0_ap_start,
        start_full_n => start_for_Relu1D_U0_full_n,
        ap_done => Conv1DMac_new_1_U0_ap_done,
        ap_continue => Conv1DMac_new_1_U0_ap_continue,
        ap_idle => Conv1DMac_new_1_U0_ap_idle,
        ap_ready => Conv1DMac_new_1_U0_ap_ready,
        start_out => Conv1DMac_new_1_U0_start_out,
        start_write => Conv1DMac_new_1_U0_start_write,
        in_V_V_dout => cnv_92_V_V_dout,
        in_V_V_empty_n => cnv_92_V_V_empty_n,
        in_V_V_read => Conv1DMac_new_1_U0_in_V_V_read,
        out_V_V_din => Conv1DMac_new_1_U0_out_V_V_din,
        out_V_V_full_n => cnv_93PRL_V_V_full_n,
        out_V_V_write => Conv1DMac_new_1_U0_out_V_V_write);

    Relu1D_U0 : component Relu1D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Relu1D_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_1_U0_full_n,
        ap_done => Relu1D_U0_ap_done,
        ap_continue => Relu1D_U0_ap_continue,
        ap_idle => Relu1D_U0_ap_idle,
        ap_ready => Relu1D_U0_ap_ready,
        start_out => Relu1D_U0_start_out,
        start_write => Relu1D_U0_start_write,
        in_V_V_dout => cnv_93PRL_V_V_dout,
        in_V_V_empty_n => cnv_93PRL_V_V_empty_n,
        in_V_V_read => Relu1D_U0_in_V_V_read,
        out_V_V_din => Relu1D_U0_out_V_V_din,
        out_V_V_full_n => cnv_94PRL_V_V_full_n,
        out_V_V_write => Relu1D_U0_out_V_V_write);

    StreamingDataWidthCo_1_U0 : component StreamingDataWidthCo_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => StreamingDataWidthCo_1_U0_ap_start,
        start_full_n => start_for_ResizeStream_U0_full_n,
        ap_done => StreamingDataWidthCo_1_U0_ap_done,
        ap_continue => StreamingDataWidthCo_1_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_1_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_1_U0_ap_ready,
        start_out => StreamingDataWidthCo_1_U0_start_out,
        start_write => StreamingDataWidthCo_1_U0_start_write,
        in_V_V_dout => cnv_94PRL_V_V_dout,
        in_V_V_empty_n => cnv_94PRL_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_1_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        out_V_V_full_n => outStr_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_1_U0_out_V_V_write);

    ResizeStream_U0 : component ResizeStream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ResizeStream_U0_ap_start,
        ap_done => ResizeStream_U0_ap_done,
        ap_continue => ResizeStream_U0_ap_continue,
        ap_idle => ResizeStream_U0_ap_idle,
        ap_ready => ResizeStream_U0_ap_ready,
        in_V_V_dout => outStr_V_V_dout,
        in_V_V_empty_n => outStr_V_V_empty_n,
        in_V_V_read => ResizeStream_U0_in_V_V_read,
        out_V_V_din => ResizeStream_U0_out_V_V_din,
        out_V_V_full_n => s4_out_V_V_full_n,
        out_V_V_write => ResizeStream_U0_out_V_V_write);

    Stream2Mem_U0 : component Stream2Mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Stream2Mem_U0_ap_start,
        ap_done => Stream2Mem_U0_ap_done,
        ap_continue => Stream2Mem_U0_ap_continue,
        ap_idle => Stream2Mem_U0_ap_idle,
        ap_ready => Stream2Mem_U0_ap_ready,
        in_V_V_dout => s4_out_V_V_dout,
        in_V_V_empty_n => s4_out_V_V_empty_n,
        in_V_V_read => Stream2Mem_U0_in_V_V_read,
        m_axi_out_V_AWVALID => Stream2Mem_U0_m_axi_out_V_AWVALID,
        m_axi_out_V_AWREADY => hostmem_AWREADY,
        m_axi_out_V_AWADDR => Stream2Mem_U0_m_axi_out_V_AWADDR,
        m_axi_out_V_AWID => Stream2Mem_U0_m_axi_out_V_AWID,
        m_axi_out_V_AWLEN => Stream2Mem_U0_m_axi_out_V_AWLEN,
        m_axi_out_V_AWSIZE => Stream2Mem_U0_m_axi_out_V_AWSIZE,
        m_axi_out_V_AWBURST => Stream2Mem_U0_m_axi_out_V_AWBURST,
        m_axi_out_V_AWLOCK => Stream2Mem_U0_m_axi_out_V_AWLOCK,
        m_axi_out_V_AWCACHE => Stream2Mem_U0_m_axi_out_V_AWCACHE,
        m_axi_out_V_AWPROT => Stream2Mem_U0_m_axi_out_V_AWPROT,
        m_axi_out_V_AWQOS => Stream2Mem_U0_m_axi_out_V_AWQOS,
        m_axi_out_V_AWREGION => Stream2Mem_U0_m_axi_out_V_AWREGION,
        m_axi_out_V_AWUSER => Stream2Mem_U0_m_axi_out_V_AWUSER,
        m_axi_out_V_WVALID => Stream2Mem_U0_m_axi_out_V_WVALID,
        m_axi_out_V_WREADY => hostmem_WREADY,
        m_axi_out_V_WDATA => Stream2Mem_U0_m_axi_out_V_WDATA,
        m_axi_out_V_WSTRB => Stream2Mem_U0_m_axi_out_V_WSTRB,
        m_axi_out_V_WLAST => Stream2Mem_U0_m_axi_out_V_WLAST,
        m_axi_out_V_WID => Stream2Mem_U0_m_axi_out_V_WID,
        m_axi_out_V_WUSER => Stream2Mem_U0_m_axi_out_V_WUSER,
        m_axi_out_V_ARVALID => Stream2Mem_U0_m_axi_out_V_ARVALID,
        m_axi_out_V_ARREADY => ap_const_logic_0,
        m_axi_out_V_ARADDR => Stream2Mem_U0_m_axi_out_V_ARADDR,
        m_axi_out_V_ARID => Stream2Mem_U0_m_axi_out_V_ARID,
        m_axi_out_V_ARLEN => Stream2Mem_U0_m_axi_out_V_ARLEN,
        m_axi_out_V_ARSIZE => Stream2Mem_U0_m_axi_out_V_ARSIZE,
        m_axi_out_V_ARBURST => Stream2Mem_U0_m_axi_out_V_ARBURST,
        m_axi_out_V_ARLOCK => Stream2Mem_U0_m_axi_out_V_ARLOCK,
        m_axi_out_V_ARCACHE => Stream2Mem_U0_m_axi_out_V_ARCACHE,
        m_axi_out_V_ARPROT => Stream2Mem_U0_m_axi_out_V_ARPROT,
        m_axi_out_V_ARQOS => Stream2Mem_U0_m_axi_out_V_ARQOS,
        m_axi_out_V_ARREGION => Stream2Mem_U0_m_axi_out_V_ARREGION,
        m_axi_out_V_ARUSER => Stream2Mem_U0_m_axi_out_V_ARUSER,
        m_axi_out_V_RVALID => ap_const_logic_0,
        m_axi_out_V_RREADY => Stream2Mem_U0_m_axi_out_V_RREADY,
        m_axi_out_V_RDATA => ap_const_lv64_0,
        m_axi_out_V_RLAST => ap_const_logic_0,
        m_axi_out_V_RID => ap_const_lv1_0,
        m_axi_out_V_RUSER => ap_const_lv1_0,
        m_axi_out_V_RRESP => ap_const_lv2_0,
        m_axi_out_V_BVALID => hostmem_BVALID,
        m_axi_out_V_BREADY => Stream2Mem_U0_m_axi_out_V_BREADY,
        m_axi_out_V_BRESP => hostmem_BRESP,
        m_axi_out_V_BID => hostmem_BID,
        m_axi_out_V_BUSER => hostmem_BUSER,
        out_V_offset_dout => outPtr_V_c_dout,
        out_V_offset_empty_n => outPtr_V_c_empty_n,
        out_V_offset_read => Stream2Mem_U0_out_V_offset_read);

    cnv_87_V_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ResizeStream_14_U0_out_V_V_din,
        if_full_n => cnv_87_V_V_full_n,
        if_write => ResizeStream_14_U0_out_V_V_write,
        if_dout => cnv_87_V_V_dout,
        if_empty_n => cnv_87_V_V_empty_n,
        if_read => Conv1DBuffer_new_U0_in_V_V_read);

    outPtr_V_c_U : component fifo_w32_d11_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ResizeStream_14_U0_outPtr_V_out_din,
        if_full_n => outPtr_V_c_full_n,
        if_write => ResizeStream_14_U0_outPtr_V_out_write,
        if_dout => outPtr_V_c_dout,
        if_empty_n => outPtr_V_c_empty_n,
        if_read => Stream2Mem_U0_out_V_offset_read);

    cnv_88_V_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Conv1DBuffer_new_U0_out_V_V_din,
        if_full_n => cnv_88_V_V_full_n,
        if_write => Conv1DBuffer_new_U0_out_V_V_write,
        if_dout => cnv_88_V_V_dout,
        if_empty_n => cnv_88_V_V_empty_n,
        if_read => Conv1DMac_new_U0_in_V_V_read);

    cnv_89PRL_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Conv1DMac_new_U0_out_V_V_din,
        if_full_n => cnv_89PRL_V_V_full_n,
        if_write => Conv1DMac_new_U0_out_V_V_write,
        if_dout => cnv_89PRL_V_V_dout,
        if_empty_n => cnv_89PRL_V_V_empty_n,
        if_read => Relu1D77_U0_in_V_V_read);

    cnv_90PRL_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Relu1D77_U0_out_V_V_din,
        if_full_n => cnv_90PRL_V_V_full_n,
        if_write => Relu1D77_U0_out_V_V_write,
        if_dout => cnv_90PRL_V_V_dout,
        if_empty_n => cnv_90PRL_V_V_empty_n,
        if_read => StreamingDataWidthCo_U0_in_V_V_read);

    cnv_91_V_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_U0_out_V_V_din,
        if_full_n => cnv_91_V_V_full_n,
        if_write => StreamingDataWidthCo_U0_out_V_V_write,
        if_dout => cnv_91_V_V_dout,
        if_empty_n => cnv_91_V_V_empty_n,
        if_read => Conv1DBuffer_new_1_U0_in_V_V_read);

    cnv_92_V_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Conv1DBuffer_new_1_U0_out_V_V_din,
        if_full_n => cnv_92_V_V_full_n,
        if_write => Conv1DBuffer_new_1_U0_out_V_V_write,
        if_dout => cnv_92_V_V_dout,
        if_empty_n => cnv_92_V_V_empty_n,
        if_read => Conv1DMac_new_1_U0_in_V_V_read);

    cnv_93PRL_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Conv1DMac_new_1_U0_out_V_V_din,
        if_full_n => cnv_93PRL_V_V_full_n,
        if_write => Conv1DMac_new_1_U0_out_V_V_write,
        if_dout => cnv_93PRL_V_V_dout,
        if_empty_n => cnv_93PRL_V_V_empty_n,
        if_read => Relu1D_U0_in_V_V_read);

    cnv_94PRL_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Relu1D_U0_out_V_V_din,
        if_full_n => cnv_94PRL_V_V_full_n,
        if_write => Relu1D_U0_out_V_V_write,
        if_dout => cnv_94PRL_V_V_dout,
        if_empty_n => cnv_94PRL_V_V_empty_n,
        if_read => StreamingDataWidthCo_1_U0_in_V_V_read);

    outStr_V_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        if_full_n => outStr_V_V_full_n,
        if_write => StreamingDataWidthCo_1_U0_out_V_V_write,
        if_dout => outStr_V_V_dout,
        if_empty_n => outStr_V_V_empty_n,
        if_read => ResizeStream_U0_in_V_V_read);

    s4_out_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ResizeStream_U0_out_V_V_din,
        if_full_n => s4_out_V_V_full_n,
        if_write => ResizeStream_U0_out_V_V_write,
        if_dout => s4_out_V_V_dout,
        if_empty_n => s4_out_V_V_empty_n,
        if_read => Stream2Mem_U0_in_V_V_read);

    start_for_Conv1DBmb6_U : component start_for_Conv1DBmb6
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Conv1DBuffer_new_U0_din,
        if_full_n => start_for_Conv1DBuffer_new_U0_full_n,
        if_write => ResizeStream_14_U0_start_write,
        if_dout => start_for_Conv1DBuffer_new_U0_dout,
        if_empty_n => start_for_Conv1DBuffer_new_U0_empty_n,
        if_read => Conv1DBuffer_new_U0_ap_ready);

    start_for_Stream2ncg_U : component start_for_Stream2ncg
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Stream2Mem_U0_din,
        if_full_n => start_for_Stream2Mem_U0_full_n,
        if_write => ResizeStream_14_U0_start_write,
        if_dout => start_for_Stream2Mem_U0_dout,
        if_empty_n => start_for_Stream2Mem_U0_empty_n,
        if_read => Stream2Mem_U0_ap_ready);

    start_for_Conv1DMocq_U : component start_for_Conv1DMocq
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Conv1DMac_new_U0_din,
        if_full_n => start_for_Conv1DMac_new_U0_full_n,
        if_write => Conv1DBuffer_new_U0_start_write,
        if_dout => start_for_Conv1DMac_new_U0_dout,
        if_empty_n => start_for_Conv1DMac_new_U0_empty_n,
        if_read => Conv1DMac_new_U0_ap_ready);

    start_for_Relu1D7pcA_U : component start_for_Relu1D7pcA
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Relu1D77_U0_din,
        if_full_n => start_for_Relu1D77_U0_full_n,
        if_write => Conv1DMac_new_U0_start_write,
        if_dout => start_for_Relu1D77_U0_dout,
        if_empty_n => start_for_Relu1D77_U0_empty_n,
        if_read => Relu1D77_U0_ap_ready);

    start_for_StreamiqcK_U : component start_for_StreamiqcK
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        if_write => Relu1D77_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_U0_empty_n,
        if_read => StreamingDataWidthCo_U0_ap_ready);

    start_for_Conv1DBrcU_U : component start_for_Conv1DBrcU
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Conv1DBuffer_new_1_U0_din,
        if_full_n => start_for_Conv1DBuffer_new_1_U0_full_n,
        if_write => StreamingDataWidthCo_U0_start_write,
        if_dout => start_for_Conv1DBuffer_new_1_U0_dout,
        if_empty_n => start_for_Conv1DBuffer_new_1_U0_empty_n,
        if_read => Conv1DBuffer_new_1_U0_ap_ready);

    start_for_Conv1DMsc4_U : component start_for_Conv1DMsc4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Conv1DMac_new_1_U0_din,
        if_full_n => start_for_Conv1DMac_new_1_U0_full_n,
        if_write => Conv1DBuffer_new_1_U0_start_write,
        if_dout => start_for_Conv1DMac_new_1_U0_dout,
        if_empty_n => start_for_Conv1DMac_new_1_U0_empty_n,
        if_read => Conv1DMac_new_1_U0_ap_ready);

    start_for_Relu1D_U0_U : component start_for_Relu1D_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Relu1D_U0_din,
        if_full_n => start_for_Relu1D_U0_full_n,
        if_write => Conv1DMac_new_1_U0_start_write,
        if_dout => start_for_Relu1D_U0_dout,
        if_empty_n => start_for_Relu1D_U0_empty_n,
        if_read => Relu1D_U0_ap_ready);

    start_for_Streamitde_U : component start_for_Streamitde
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_1_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_1_U0_full_n,
        if_write => Relu1D_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_1_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_1_U0_empty_n,
        if_read => StreamingDataWidthCo_1_U0_ap_ready);

    start_for_ResizeSudo_U : component start_for_ResizeSudo
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ResizeStream_U0_din,
        if_full_n => start_for_ResizeStream_U0_full_n,
        if_write => StreamingDataWidthCo_1_U0_start_write,
        if_dout => start_for_ResizeStream_U0_dout,
        if_empty_n => start_for_ResizeStream_U0_empty_n,
        if_read => ResizeStream_U0_ap_ready);




    Conv1DBuffer_new_1_U0_ap_continue <= ap_const_logic_1;
    Conv1DBuffer_new_1_U0_ap_start <= start_for_Conv1DBuffer_new_1_U0_empty_n;
    Conv1DBuffer_new_U0_ap_continue <= ap_const_logic_1;
    Conv1DBuffer_new_U0_ap_start <= start_for_Conv1DBuffer_new_U0_empty_n;
    Conv1DMac_new_1_U0_ap_continue <= ap_const_logic_1;
    Conv1DMac_new_1_U0_ap_start <= start_for_Conv1DMac_new_1_U0_empty_n;
    Conv1DMac_new_U0_ap_continue <= ap_const_logic_1;
    Conv1DMac_new_U0_ap_start <= start_for_Conv1DMac_new_U0_empty_n;
    Relu1D77_U0_ap_continue <= ap_const_logic_1;
    Relu1D77_U0_ap_start <= start_for_Relu1D77_U0_empty_n;
    Relu1D_U0_ap_continue <= ap_const_logic_1;
    Relu1D_U0_ap_start <= start_for_Relu1D_U0_empty_n;
    ResizeStream_14_U0_ap_continue <= ap_const_logic_1;
    ResizeStream_14_U0_ap_start <= ap_start;
    ResizeStream_14_U0_start_full_n <= (start_for_Stream2Mem_U0_full_n and start_for_Conv1DBuffer_new_U0_full_n);
    ResizeStream_U0_ap_continue <= ap_const_logic_1;
    ResizeStream_U0_ap_start <= start_for_ResizeStream_U0_empty_n;
    ResizeStream_U0_start_full_n <= ap_const_logic_1;
    ResizeStream_U0_start_write <= ap_const_logic_0;
    Stream2Mem_U0_ap_continue <= ap_const_logic_1;
    Stream2Mem_U0_ap_start <= start_for_Stream2Mem_U0_empty_n;
    Stream2Mem_U0_start_full_n <= ap_const_logic_1;
    Stream2Mem_U0_start_write <= ap_const_logic_0;
    StreamingDataWidthCo_1_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_1_U0_ap_start <= start_for_StreamingDataWidthCo_1_U0_empty_n;
    StreamingDataWidthCo_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_U0_ap_start <= start_for_StreamingDataWidthCo_U0_empty_n;
    ap_done <= Stream2Mem_U0_ap_done;
    ap_idle <= (StreamingDataWidthCo_U0_ap_idle and StreamingDataWidthCo_1_U0_ap_idle and Stream2Mem_U0_ap_idle and ResizeStream_U0_ap_idle and ResizeStream_14_U0_ap_idle and Relu1D_U0_ap_idle and Relu1D77_U0_ap_idle and Conv1DMac_new_U0_ap_idle and Conv1DMac_new_1_U0_ap_idle and Conv1DBuffer_new_U0_ap_idle and Conv1DBuffer_new_1_U0_ap_idle);
    ap_ready <= ResizeStream_14_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= Stream2Mem_U0_ap_done;
    ap_sync_ready <= ResizeStream_14_U0_ap_ready;
    input1_V_V_TREADY <= ResizeStream_14_U0_in_V_V_TREADY;
    start_for_Conv1DBuffer_new_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Conv1DBuffer_new_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Conv1DMac_new_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Conv1DMac_new_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Relu1D77_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Relu1D_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ResizeStream_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Stream2Mem_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
