// Seed: 339023112
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2
);
  wor id_4 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  wire  id_2,
    output wand  id_3,
    input  tri0  id_4,
    output wand  id_5
);
  assign id_3 = 1 * 1 - 1;
  assign id_3 = !id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.type_0 = 0;
  wire id_7, id_8, id_9 = id_9;
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply0 id_12,
    output wor id_13
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_12
  );
  assign modCall_1.type_1 = 0;
endmodule
