- rewrite phy to be able to use clk feedback, configurable clock frequency.
- add simulation of phy
- refactor core is needed (user interface?)
- add bist test to verify fonctionnality and maximum bandwidth
