// Seed: 1496783099
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout logic [7:0] id_15;
  input wire _id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_15[id_14]) assert (1);
  module_0 modCall_1 ();
  logic id_16;
  ;
  assign id_9 = (id_9[1] ? id_10 : id_11);
endmodule
