Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
Assigned Driver axidma 7.02.a for instance axi_dma_0
axi_dma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_HP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_SG to axi_interconnect_1
INFO:EDK - Connect clock port m_axi_sg_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_1
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_S2MM to axi_interconnect_1
INFO:EDK - Connect clock port m_axi_s2mm_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi4lite_0
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - All master interface and control bus interface of instance:axi_dma_0 connected sucessfully.INFO:EDK - All AXIS bus interface of instance:axi_dma_0 need to be connected manually depending on use case !!
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_dma_0
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
conware_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

conware_0 has been deleted from the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu Apr 13 14:44:23 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line 90
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs line 182 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 203
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_dma_0_wrapper/system_axi_dma_0
_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1089.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory U:/Cpre488/conware/xps/system/implementation 

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2b07aaae) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2b07aaae) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2b07aaae) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:47c05596) REAL time: 43 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:47c05596) REAL time: 43 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:47c05596) REAL time: 44 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:47c05596) REAL time: 44 secs 

Phase 8.8  Global Placement
........................................
........
.......................................
..............................................................................................................................................
...................................................................................................................................................
Phase 8.8  Global Placement (Checksum:4e08553c) REAL time: 2 mins 22 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4e08553c) REAL time: 2 mins 22 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ae1a9f56) REAL time: 2 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ae1a9f56) REAL time: 2 mins 31 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ae1a9f56) REAL time: 2 mins 31 secs 

Total REAL time to Placer completion: 2 mins 32 secs 
Total CPU  time to Placer completion: 2 mins 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   13
Slice Logic Utilization:
  Number of Slice Registers:                 6,140 out of 106,400    5
    Number used as Flip Flops:               6,108
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                      4,894 out of  53,200    9
    Number used as logic:                    4,388 out of  53,200    8
      Number using O6 output only:           2,927
      Number using O5 output only:              39
      Number using O5 and O6:                1,422
      Number used as ROM:                        0
    Number used as Memory:                     362 out of  17,400    2
      Number used as Dual Port RAM:             42
        Number using O6 output only:            10
        Number using O5 output only:             3
        Number using O5 and O6:                 29
      Number used as Single Port RAM:            0
      Number used as Shift Register:           320
        Number using O6 output only:           319
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    144
      Number with same-slice register load:     93
      Number with same-slice carry load:        46
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 2,741 out of  13,300   20
  Number of LUT Flip Flop pairs used:        7,277
    Number with an unused Flip Flop:         1,758 out of   7,277   24
    Number with an unused LUT:               2,383 out of   7,277   32
    Number of fully used LUT-FF pairs:       3,136 out of   7,277   43
    Number of unique control sets:             346
    Number of slice register sites lost
      to control set restrictions:           1,436 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10
    Number of LOCed IOBs:                       21 out of      21  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  1009 MB
Total REAL time to MAP completion:  2 mins 37 secs 
Total CPU time to MAP completion:   2 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                21 out of 200    10
      Number of LOCed IOB33s                21 out of 21    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2741 out of 13300  20
   Number of Slice Registers              6140 out of 106400  5
      Number used as Flip Flops           6140
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4894 out of 53200   9
   Number of Slice LUT-Flip Flop pairs    7079 out of 53200  13


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_
   fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_
   fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0
   /xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0
   /xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34869 unrouted;      REAL time: 16 secs 

Phase  2  : 28055 unrouted;      REAL time: 17 secs 

Phase  3  : 9276 unrouted;      REAL time: 25 secs 

Phase  4  : 9277 unrouted; (Setup:0, Hold:61457, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:49701, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:49701, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:49701, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:49701, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 2247 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.308ns|     9.692ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.146ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  908 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 341286 paths, 0 nets, and 30165 connections

Design statistics:
   Minimum period:   9.692ns (Maximum frequency: 103.178MHz)


Analysis completed Thu Apr 13 15:08:04 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Thu Apr 13 15:08:16 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/L
   EGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/L
   EGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_F
   IFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_genera
   tor/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_F
   IFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_genera
   tor/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Apr 13 15:08:53 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

v_axi4s_vid_out_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\etc\system.gui
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver axivdma 4.06.a for instance axi_vdma_0
axi_vdma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_2
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
ERROR:EDK:4129 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_INTERCONNECT_S_AXI_HP0_MASTERS - No master by name: axi_vdma_0.M_AXI_MM2S exists on the interconnect(axi_interconnect_1) 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4129 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_INTERCONNECT_S_AXI_HP0_MASTERS - No master by name: axi_vdma_0.M_AXI_MM2S exists on the interconnect(axi_interconnect_1) 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4129 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_INTERCONNECT_S_AXI_HP0_MASTERS - No master by name: axi_vdma_0.M_AXI_MM2S exists on the interconnect(axi_interconnect_1) 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi4lite_0
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect clock port S_AXI_HP2_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Set master of S_AXI_HP0 in processing_system7_0 to axi_vdma_0.M_AXI_MM2S
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_vdma_0
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port s_axi_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
Make instance v_axi4s_vid_out_0 port video_vsync external with net as port name
Instance v_axi4s_vid_out_0 port video_vsync connector undefined, using v_axi4s_vid_out_0_video_vsync
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
Make instance v_axi4s_vid_out_0 port video_hsync external with net as port name
Instance v_axi4s_vid_out_0 port video_hsync connector undefined, using v_axi4s_vid_out_0_video_hsync
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
Make instance v_axi4s_vid_out_0 port video_data external with net as port name
Instance v_axi4s_vid_out_0 port video_data connector undefined, using v_axi4s_vid_out_0_video_data
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

Running DRCs...

Overriding IP level properties ...

Computing clock values...
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4117 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - is connected to an interconnect that is operating in crossbar mode, but the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter is not specified in the MHS. Please specify which masters can talk to this IP using the C_INTERCONNECT_S_AXI_HP2_MASTERS parameter. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 0 master(s) : 1 slave(s) 
ERROR:EDK:4119 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - must have atleast 1 master assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 0 master(s) : 0 slave(s) 
ERROR:EDK:4119 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - must have atleast 1 master assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_2 - must have atleast 1 slave assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 0 master(s) : 0 slave(s) 
ERROR:EDK:4119 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - must have atleast 1 master assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_2 - must have atleast 1 slave assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 0 master(s) : 0 slave(s) 
ERROR:EDK:4119 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - must have atleast 1 master assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_2 - must have atleast 1 slave assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 0 master(s) : 0 slave(s) 
ERROR:EDK:4119 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - must have atleast 1 master assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_2 - must have atleast 1 slave assigned - U:\Cpre488\conware\xps\system\dump.mhs line 146 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Deleting Internal port axi_dma_0:mm2s_introut 
Deleting Internal port processing_system7_0:IRQ_F2P 
Deleting Internal port axi_dma_0:s2mm_introut 
Deleting Internal port processing_system7_0:FCLK_CLK3 
Deleting Internal port v_axi4s_vid_out_0:video_out_clk 
processing_system7_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
axi_interconnect_2 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver generic 1.00.a for instance processing_system7_0
processing_system7_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral SWs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral LEDs_8Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral BTNs_5Bits is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...
ERROR:EDK:3830 - CLK M_AXI_GP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3715 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Tools are unable to determine the clock frequency of the bus interface M_AXI_GP0 by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_GP0_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3715 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Tools are unable to determine the clock frequency of the bus interface S_AXI_HP0 by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_HP0_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...
ERROR:EDK:3830 - CLK M_AXI_GP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3715 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Tools are unable to determine the clock frequency of the bus interface M_AXI_GP0 by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_GP0_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3715 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Tools are unable to determine the clock frequency of the bus interface S_AXI_HP0 by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_HP0_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...
ERROR:EDK:3830 - CLK M_AXI_GP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: axi4lite_0, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 40 
ERROR:EDK:4072 - INSTANCE: axi4lite_0, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 40 
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: LEDs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 62 
ERROR:EDK:4072 - INSTANCE: BTNs_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 76 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_sg_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_s2mm_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
This project is already opened.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: axi4lite_0, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 40 
ERROR:EDK:4072 - INSTANCE: axi4lite_0, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 40 
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: LEDs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 62 
ERROR:EDK:4072 - INSTANCE: BTNs_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 76 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_sg_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_s2mm_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: LEDs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 62 
ERROR:EDK:4072 - INSTANCE: BTNs_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 76 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_sg_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_s2mm_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: LEDs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 62 
ERROR:EDK:4072 - INSTANCE: BTNs_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 76 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_sg_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: m_axi_s2mm_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: LEDs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 62 
ERROR:EDK:4072 - INSTANCE: BTNs_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 76 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: SWs_8Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: axi_dma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 182 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ACLK - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_1, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 203 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: m_axi_mm2s_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: processing_system7_0_FCLK_CLK0 - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 210 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: processing_system7_0_FCLK_CLK0 - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 210 
WARNING:EDK:4180 - PORT: s_axi_lite_aclk, CONNECTOR: processing_system7_0_FCLK_CLK0 - No driver found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs line 128 
WARNING:EDK:4180 - PORT: s_axi_aclk, CONNECTOR: processing_system7_0_FCLK_CLK0 - No driver found. Port will be driven to GND - U:\Cpre488\conware\xps\system\system.mhs line 145 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - U:\Cpre488\conware\xps\system\system.mhs line 160 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: axi_vdma_0, PORT: s_axi_lite_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 208 
ERROR:EDK:4072 - INSTANCE: v_tc_0, PORT: s_axi_aclk - port is driven by a sourceless connector - U:\Cpre488\conware\xps\system\system.mhs line 233 
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_01_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data\axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_0_VTIMING_OUT_active_chroma - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_tc_v2_1_0.mpd line 205 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - U:\Cpre488\conware\xps\system\system.mhs line 160 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:12:48 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:2486 - The bitwidth 56 of new value 0x3cc0000ffffe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   C:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing v_tc_0.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/Cpre488/conware/xps/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 150 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:axi_dma_0 - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 151 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 32 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   1_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 32 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   1_a\data\v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi4lite_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 4 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_0_VTIMING_OUT_active_chroma - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_tc_v5_01_a\data\v_
   tc_v2_1_0.mpd line 205 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   U:\Cpre488\conware\xps\system\system.mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_0.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of clk or aclk for v_tc_0; generating 
WARNING:EDK -  2 NS DATAPATHONLY constraint for asynchronous clock-converter 
WARNING:EDK -  data pathways.

ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_0 - U:\Cpre488\conware\xps\system\system.mhs line 154
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_gpio INSTANCE:sws_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 52 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits - U:\Cpre488\conware\xps\system\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits - U:\Cpre488\conware\xps\system\system.mhs
line 80 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - U:\Cpre488\conware\xps\system\system.mhs
line 94 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - U:\Cpre488\conware\xps\system\system.mhs line 43 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - U:\Cpre488\conware\xps\system\system.mhs line 113
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:v_axi4s_vid_out_0 - U:\Cpre488\conware\xps\system\system.mhs line 121 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 - U:\Cpre488\conware\xps\system\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:v_tc_0 - U:\Cpre488\conware\xps\system\system.mhs line 154 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for zambreno on 01/28/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_v_tc_0_wrapper>.
    Related source file is "\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\hdl\system_v_tc_0_wrapper.vhd".
INFO:Xst:3210 - "\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\hdl\system_v_tc_0_wrapper.vhd" line 192: Output port <field_id_out> of the instance <v_tc_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_v_tc_0_wrapper> synthesized.

Synthesizing Secure Unit <v_tc>.
Secure Unit <v_tc> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <param_cfg<16:11>> (without init value) have a constant value of 0 in block <tc_generator>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_v_tc_0_wrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_v_tc_0_wrapper, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_v_tc_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1930
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 31
#      LUT2                        : 33
#      LUT3                        : 55
#      LUT4                        : 468
#      LUT5                        : 315
#      LUT6                        : 788
#      MUXCY                       : 51
#      MUXF7                       : 77
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 1480
#      FD                          : 295
#      FDR                         : 786
#      FDRE                        : 272
#      FDS                         : 114
#      FDSE                        : 13

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1480  out of  106400     1
 Number of Slice LUTs:                 1720  out of  53200     3
    Number used as Logic:              1720  out of  53200     3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2460
   Number with an unused Flip Flop:     980  out of   2460    39
   Number with an unused LUT:           740  out of   2460    30
   Number of fully used LUT-FF pairs:   740  out of   2460    30
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         155
 Number of bonded IOBs:                   0  out of    200     0

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------------+-------+
clk                                | NONE(v_tc_0/gen_v0chroma_start_0)      | 1279  |
s_axi_aclk                         | NONE(v_tc_0/U_VIDEO_CTRL/proc_sync1_44)| 201   |
-----------------------------------+----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.566ns (Maximum Frequency: 280.414MHz)
   Minimum input arrival time before clock: 1.909ns
   Maximum output required time after clock: 0.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.566ns (frequency: 280.414MHz)
  Total number of paths / destination ports: 19418 / 2410
-------------------------------------------------------------------------
Delay:               3.566ns (Levels of Logic = 6)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out          149   0.282   0.917  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.635  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.217   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      3.566ns (0.775ns logic, 2.791ns route)
                                       (21.71gic, 78.3route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 1.839ns (frequency: 543.774MHz)
  Total number of paths / destination ports: 313 / 206
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           11   0.282   0.791  sec_inst (sec_net)
     SEC:in->out           3   0.053   0.649  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.839ns (0.399ns logic, 1.440ns route)
                                       (21.71gic, 78.3route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1756 / 1170
-------------------------------------------------------------------------
Offset:              1.909ns (Levels of Logic = 4)
  Source:            clken (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk rising

  Data Path: clken to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_0:clken'
     SEC:in->out          32   0.053   0.788  sec_inst (sec_net)
     SEC:in->out          24   0.053   0.748  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.909ns (0.373ns logic, 1.536ns route)
                                       (19.51gic, 80.5route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 108 / 62
-------------------------------------------------------------------------
Offset:              1.019ns (Levels of Logic = 2)
  Source:            s_axi_aresetn (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_aresetn to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_0:s_axi_aresetn'
     SEC:in->out           2   0.053   0.405  sec_inst (sec_net)
     SEC:in                    0.325          sec_inst
    ----------------------------------------
    Total                      1.019ns (0.614ns logic, 0.405ns route)
                                       (60.31gic, 39.7route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 42 / 39
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: sec_inst to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            5   0.282   0.512  sec_inst (sec_net)
     SEC:in->out           0   0.053   0.000  sec_inst (sec_net)
     end scope: 'v_tc_0:s_axi_awready'
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.61gic, 60.4route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 1)
  Source:            sec_inst (FF)
  Destination:       intc_if<16> (PAD)
  Source Clock:      clk rising

  Data Path: sec_inst to intc_if<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            3   0.282   0.000  sec_inst (sec_net)
     end scope: 'v_tc_0:intc_if<16>'
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.01gic, 0.0route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.566|         |         |         |
s_axi_aclk     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.698|         |         |         |
s_axi_aclk     |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.41 secs
 
--> 

Total memory usage is 636032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :    4 (   0 filtered)

INSTANCE:processing_system7_0 - U:\Cpre488\conware\xps\system\system.mhs line
169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
U:\Cpre488\conware\xps\system\system.mhs line 43 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi4lite_0_wrapper/system_axi4lite
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
U:\Cpre488\conware\xps\system\system.mhs line 113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_interconnect_1_wrapper/system_
axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
U:\Cpre488\conware\xps\system\system.mhs line 137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_vdma_0_wrapper.ngc
../system_axi_vdma_0_wrapper

Reading NGO file
"U:/Cpre488/conware/xps/system/implementation/axi_vdma_0_wrapper/system_axi_vdma
_0_wrapper.ngc" ...
Loading design module "../system_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../system_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 956.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: U:/Cpre488/conware/xps/system/implementation/fpga.flw 
Using Option File(s): 
 U:/Cpre488/conware/xps/system/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"U:/Cpre488/conware/xps/system/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
U:/Cpre488/conware/xps/system/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "U:/Cpre488/conware/xps/system/implementation/system.ngc" ...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_v_axi4s_vid_out_0_wrapper.n
gc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_vdma_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_v_tc_0_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_sws_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_btns_5bits_wrapper.ngc"...
Loading design module
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_processing_system7_0_wrappe
r.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_interconnect_1_wrapper.
ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_vdma_0_wrapper.ncf" to
module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_v_tc_0_wrapper.ncf" to
module "v_tc_0"...
Checking Constraint Associations...
Applying constraints in
"U:/Cpre488/conware/xps/system/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_pin_IBUF'.  All constraints associated with
   this symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_pin_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_pin_IBUF'.  All constraints associated with
   this symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_pin_IBUF" LOC = B5>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_pin_IBUF" LOC = F7>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_pin_IBUF" LOC = C9>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<31>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<30>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<29>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<28>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<27>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<26>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<25>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<24>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<23>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<22>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<21>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<20>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<19>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<18>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<17>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<16>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "v_axi4s_vid_out_0_video_data_pin<12>" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "v_tc_0_async_clock_conv_FFDEST"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "v_tc_0_vid_async_clock_conv_FFDEST" have been optimized out of the design.
WARNING:MapLib:48 - The timing specification "TS_v_tc_0_async_clock_conv" has
   been discarded because its TO group (v_tc_0_async_clock_conv_FFDEST) was
   optimized away.
WARNING:MapLib:48 - The timing specification "TS_v_tc_0_vid_async_clock_conv"
   has been discarded because its TO group (v_tc_0_vid_async_clock_conv_FFDEST)
   was optimized away.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:77aca57f) REAL time: 41 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: v_axi4s_vid_out_0_video_data_pin<31>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<30>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<29>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<28>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<27>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<26>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<25>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<24>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<23>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<22>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<21>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<20>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<19>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<18>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<17>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<16>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<15>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<14>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<13>
   	 Comp: v_axi4s_vid_out_0_video_data_pin<12>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: v_axi4s_vid_out_0_video_data_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: v_axi4s_vid_out_0_video_data_pin<12>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<13>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<14>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<15>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<16>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<17>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<18>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<19>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<20>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<21>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<22>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<23>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<24>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<25>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<26>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<27>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<28>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<29>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<30>   IOSTANDARD = LVCMOS18
   	 Comp: v_axi4s_vid_out_0_video_data_pin<31>   IOSTANDARD = LVCMOS18


INFO:Place:834 - Only a subset of IOs are locked. Out of 55 IOs, 35 are locked
   and 20 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:77aca57f) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:77aca57f) REAL time: 42 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9a71d749) REAL time: 51 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9a71d749) REAL time: 51 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:ea8b00f1) REAL time: 52 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c23f979f) REAL time: 52 secs 

Phase 8.8  Global Placement
..................................
..........................................................................................................................................................
.......................................................................................................................................................................................................
..........................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1e1aa04) REAL time: 2 mins 45 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1e1aa04) REAL time: 2 mins 45 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b4e4bfd5) REAL time: 2 mins 59 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b4e4bfd5) REAL time: 2 mins 59 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b4e4bfd5) REAL time: 2 mins 59 secs 

Total REAL time to Placer completion: 3 mins 
Total CPU  time to Placer completion: 2 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   79
Slice Logic Utilization:
  Number of Slice Registers:                 7,635 out of 106,400    7
    Number used as Flip Flops:               7,595
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               40
  Number of Slice LUTs:                      6,275 out of  53,200   11
    Number used as logic:                    5,568 out of  53,200   10
      Number using O6 output only:           3,769
      Number using O5 output only:              74
      Number using O5 and O6:                1,725
      Number used as ROM:                        0
    Number used as Memory:                     502 out of  17,400    2
      Number used as Dual Port RAM:             42
        Number using O6 output only:            10
        Number using O5 output only:             3
        Number using O5 and O6:                 29
      Number used as Single Port RAM:            0
      Number used as Shift Register:           460
        Number using O6 output only:           459
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    205
      Number with same-slice register load:    143
      Number with same-slice carry load:        61
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 3,502 out of  13,300   26
  Number of LUT Flip Flop pairs used:        9,205
    Number with an unused Flip Flop:         2,319 out of   9,205   25
    Number with an unused LUT:               2,930 out of   9,205   31
    Number of fully used LUT-FF pairs:       3,956 out of   9,205   42
    Number of unique control sets:             443
    Number of slice register sites lost
      to control set restrictions:           1,809 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        55 out of     200   27
    Number of LOCed IOBs:                       35 out of      55   63
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             37

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  5 out of     140    3
    Number using RAMB36E1 only:                  5
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     280    1
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       37 out of     200   18
    Number used as OLOGICE2s:                   37
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  1064 MB
Total REAL time to MAP completion:  3 mins 7 secs 
Total CPU time to MAP completion:   2 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6
   Number of External IOBs                  20 out of 200    10
      Number of LOCed IOBs                   0 out of 20      0

   Number of External IOB33s                35 out of 200    17
      Number of LOCed IOB33s                35 out of 35    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                      37 out of 200    18
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       2 out of 280     1
   Number of RAMB36E1s                       5 out of 140     3
   Number of Slices                       3502 out of 13300  26
   Number of Slice Registers              7635 out of 106400  7
      Number used as Flip Flops           7635
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6275 out of 53200  11
   Number of Slice LUT-Flip Flop pairs    8972 out of 53200  16


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_
   fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0
   /xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0
   /xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_
   fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 44263 unrouted;      REAL time: 18 secs 

Phase  2  : 35860 unrouted;      REAL time: 20 secs 

Phase  3  : 11563 unrouted;      REAL time: 30 secs 

Phase  4  : 11570 unrouted; (Setup:0, Hold:71769, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:60192, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:60192, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:60192, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:60192, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|        _FCLK_CLK0_0 |BUFGCTRL_X0Y31| No   | 2780 |  0.436     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   |   57 |  0.183     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.198ns|     9.802ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |    32.664ns|     7.336ns|       0|           0
  3" 25 MHz HIGH 50| HOLD        |     0.170ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.097ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.118ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  933 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 395448 paths, 0 nets, and 38538 connections

Design statistics:
   Minimum period:   9.802ns (Maximum frequency: 102.020MHz)


Analysis completed Thu Apr 20 19:35:19 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Thu Apr 20 19:35:32 2017

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   v_axi4s_vid_out_0_video_data_pin<31>
   v_axi4s_vid_out_0_video_data_pin<29>
   v_axi4s_vid_out_0_video_data_pin<30>
   v_axi4s_vid_out_0_video_data_pin<27>
   v_axi4s_vid_out_0_video_data_pin<28>
   v_axi4s_vid_out_0_video_data_pin<25>
   v_axi4s_vid_out_0_video_data_pin<26>
   v_axi4s_vid_out_0_video_data_pin<23>
   v_axi4s_vid_out_0_video_data_pin<24>
   v_axi4s_vid_out_0_video_data_pin<21>
   v_axi4s_vid_out_0_video_data_pin<20>
   v_axi4s_vid_out_0_video_data_pin<22>
   v_axi4s_vid_out_0_video_data_pin<13>
   v_axi4s_vid_out_0_video_data_pin<15>
   v_axi4s_vid_out_0_video_data_pin<17>
   v_axi4s_vid_out_0_video_data_pin<19>
   v_axi4s_vid_out_0_video_data_pin<12>
   v_axi4s_vid_out_0_video_data_pin<14>
   v_axi4s_vid_out_0_video_data_pin<16>
   v_axi4s_vid_out_0_video_data_pin<18>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:35:36 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:39:17 2017
 make -f system.make exporttosdk started...
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Thu Apr 20 19:39:28 2017

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   v_axi4s_vid_out_0_video_data_pin<31>
   v_axi4s_vid_out_0_video_data_pin<29>
   v_axi4s_vid_out_0_video_data_pin<30>
   v_axi4s_vid_out_0_video_data_pin<27>
   v_axi4s_vid_out_0_video_data_pin<28>
   v_axi4s_vid_out_0_video_data_pin<25>
   v_axi4s_vid_out_0_video_data_pin<26>
   v_axi4s_vid_out_0_video_data_pin<23>
   v_axi4s_vid_out_0_video_data_pin<24>
   v_axi4s_vid_out_0_video_data_pin<21>
   v_axi4s_vid_out_0_video_data_pin<20>
   v_axi4s_vid_out_0_video_data_pin<22>
   v_axi4s_vid_out_0_video_data_pin<13>
   v_axi4s_vid_out_0_video_data_pin<15>
   v_axi4s_vid_out_0_video_data_pin<17>
   v_axi4s_vid_out_0_video_data_pin<19>
   v_axi4s_vid_out_0_video_data_pin<12>
   v_axi4s_vid_out_0_video_data_pin<14>
   v_axi4s_vid_out_0_video_data_pin<16>
   v_axi4s_vid_out_0_video_data_pin<18>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:39:32 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:40:36 2017
 make -f system.make exporttosdk started...
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Thu Apr 20 19:40:48 2017

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   v_axi4s_vid_out_0_video_data_pin<31>
   v_axi4s_vid_out_0_video_data_pin<29>
   v_axi4s_vid_out_0_video_data_pin<30>
   v_axi4s_vid_out_0_video_data_pin<27>
   v_axi4s_vid_out_0_video_data_pin<28>
   v_axi4s_vid_out_0_video_data_pin<25>
   v_axi4s_vid_out_0_video_data_pin<26>
   v_axi4s_vid_out_0_video_data_pin<23>
   v_axi4s_vid_out_0_video_data_pin<24>
   v_axi4s_vid_out_0_video_data_pin<21>
   v_axi4s_vid_out_0_video_data_pin<20>
   v_axi4s_vid_out_0_video_data_pin<22>
   v_axi4s_vid_out_0_video_data_pin<13>
   v_axi4s_vid_out_0_video_data_pin<15>
   v_axi4s_vid_out_0_video_data_pin<17>
   v_axi4s_vid_out_0_video_data_pin<19>
   v_axi4s_vid_out_0_video_data_pin<12>
   v_axi4s_vid_out_0_video_data_pin<14>
   v_axi4s_vid_out_0_video_data_pin<16>
   v_axi4s_vid_out_0_video_data_pin<18>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Thu Apr 20 19:40:52 2017
 xsdk.exe -hwspec \\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_SG -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_dma_0, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Writing filter settings....
Done writing filter settings to:
	\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\etc\system.filters
Done writing Tab View settings to:
	\\my.files.iastate.edu\users\quanta\Cpre488\conware\xps\system\etc\system.gui
