#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bd7c715ed0 .scope module, "circuito_exp3_tb" "circuito_exp3_tb" 2 19;
 .timescale -9 -9;
P_000001bd7c734c80 .param/l "clockPeriod" 0 2 36, +C4<00000000000000000000000000010100>;
v000001bd7c79c260_0 .var "caso", 31 0;
v000001bd7c79d520_0 .var "chaves_in", 3 0;
v000001bd7c79d5c0_0 .var "clock_in", 0 0;
o000001bd7c7457c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001bd7c79d660_0 .net "db_chaves_out", 6 0, o000001bd7c7457c8;  0 drivers
o000001bd7c7457f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001bd7c79cf80_0 .net "db_contagem_out", 6 0, o000001bd7c7457f8;  0 drivers
o000001bd7c745828 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001bd7c79c080_0 .net "db_estado_out", 6 0, o000001bd7c745828;  0 drivers
v000001bd7c79d700_0 .net "db_igual_out", 0 0, L_000001bd7c700fc0;  1 drivers
o000001bd7c745858 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd7c79dac0_0 .net "db_iniciar_out", 0 0, o000001bd7c745858;  0 drivers
o000001bd7c745888 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001bd7c79db60_0 .net "db_memoria_out", 6 0, o000001bd7c745888;  0 drivers
v000001bd7c79c3a0_0 .var "iniciar_in", 0 0;
v000001bd7c79d020_0 .net "pronto_out", 0 0, v000001bd7c79c8a0_0;  1 drivers
v000001bd7c79d840_0 .var "reset_in", 0 0;
E_000001bd7c734d80 .event negedge, v000001bd7c743ad0_0;
S_000001bd7c716060 .scope module, "dut" "circuito_exp3" 2 45, 3 4 0, S_000001bd7c715ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 4 "chaves";
    .port_info 4 /OUTPUT 1 "pronto";
    .port_info 5 /OUTPUT 1 "db_igual";
    .port_info 6 /OUTPUT 1 "db_iniciar";
    .port_info 7 /OUTPUT 7 "db_contagem";
    .port_info 8 /OUTPUT 7 "db_memoria";
    .port_info 9 /OUTPUT 7 "db_chaves";
    .port_info 10 /OUTPUT 7 "db_estado";
v000001bd7c79dd40_0 .net "chaves", 3 0, v000001bd7c79d520_0;  1 drivers
v000001bd7c79dde0_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  1 drivers
v000001bd7c79cc60_0 .net "contaC", 0 0, v000001bd7c79dca0_0;  1 drivers
v000001bd7c79d340_0 .net "db_chaves", 6 0, o000001bd7c7457c8;  alias, 0 drivers
v000001bd7c79d160_0 .net "db_contagem", 6 0, o000001bd7c7457f8;  alias, 0 drivers
v000001bd7c79c440_0 .net "db_estado", 6 0, o000001bd7c745828;  alias, 0 drivers
v000001bd7c79c760_0 .net "db_igual", 0 0, L_000001bd7c700fc0;  alias, 1 drivers
v000001bd7c79d3e0_0 .net "db_iniciar", 0 0, o000001bd7c745858;  alias, 0 drivers
v000001bd7c79d8e0_0 .net "db_memoria", 6 0, o000001bd7c745888;  alias, 0 drivers
v000001bd7c79d480_0 .net "fimC", 0 0, v000001bd7c7424f0_0;  1 drivers
v000001bd7c79c940_0 .net "iniciar", 0 0, v000001bd7c79c3a0_0;  1 drivers
v000001bd7c79cee0_0 .net "pronto", 0 0, v000001bd7c79c8a0_0;  alias, 1 drivers
v000001bd7c79d2a0_0 .net "registraR", 0 0, v000001bd7c79cb20_0;  1 drivers
v000001bd7c79cbc0_0 .net "reset", 0 0, v000001bd7c79d840_0;  1 drivers
v000001bd7c79de80_0 .net "s_chaves", 3 0, L_000001bd7c700cb0;  1 drivers
v000001bd7c79c580_0 .net "s_contagem", 3 0, L_000001bd7c7002a0;  1 drivers
v000001bd7c79cd00_0 .net "s_estado", 3 0, v000001bd7c79d980_0;  1 drivers
v000001bd7c79c9e0_0 .net "s_memoria", 3 0, L_000001bd7c7003f0;  1 drivers
v000001bd7c79cda0_0 .net "zeraC", 0 0, v000001bd7c79c1c0_0;  1 drivers
v000001bd7c79ce40_0 .net "zeraR", 0 0, v000001bd7c79c6c0_0;  1 drivers
S_000001bd7c712630 .scope module, "fd" "exp3_fluxo_dados" 3 34, 4 6 0, S_000001bd7c716060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "chaves";
    .port_info 2 /INPUT 1 "zeraR";
    .port_info 3 /INPUT 1 "registraR";
    .port_info 4 /INPUT 1 "contaC";
    .port_info 5 /INPUT 1 "zeraC";
    .port_info 6 /OUTPUT 1 "chavesIgualMemoria";
    .port_info 7 /OUTPUT 1 "fimC";
    .port_info 8 /OUTPUT 4 "db_contagem";
    .port_info 9 /OUTPUT 4 "db_chaves";
    .port_info 10 /OUTPUT 4 "db_memoria";
L_000001bd7c700230 .functor NOT 1, v000001bd7c79c1c0_0, C4<0>, C4<0>, C4<0>;
L_000001bd7c7002a0 .functor BUFZ 4, v000001bd7c742450_0, C4<0000>, C4<0000>, C4<0000>;
L_000001bd7c7003f0 .functor BUFZ 4, v000001bd7c743670_0, C4<0000>, C4<0000>, C4<0000>;
L_000001bd7c700cb0 .functor BUFZ 4, v000001bd7c7429f0_0, C4<0000>, C4<0000>, C4<0000>;
v000001bd7c743f30_0 .net "chaves", 3 0, v000001bd7c79d520_0;  alias, 1 drivers
v000001bd7c743fd0_0 .net "chavesIgualMemoria", 0 0, L_000001bd7c700fc0;  alias, 1 drivers
v000001bd7c742db0_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  alias, 1 drivers
v000001bd7c736da0_0 .net "contaC", 0 0, v000001bd7c79dca0_0;  alias, 1 drivers
v000001bd7c736e40_0 .net "db_chaves", 3 0, L_000001bd7c700cb0;  alias, 1 drivers
v000001bd7c7368a0_0 .net "db_contagem", 3 0, L_000001bd7c7002a0;  alias, 1 drivers
v000001bd7c736440_0 .net "db_memoria", 3 0, L_000001bd7c7003f0;  alias, 1 drivers
v000001bd7c736ee0_0 .net "fimC", 0 0, v000001bd7c7424f0_0;  alias, 1 drivers
v000001bd7c736760_0 .net "registraR", 0 0, v000001bd7c79cb20_0;  alias, 1 drivers
v000001bd7c737160_0 .net "s_chaves", 3 0, v000001bd7c7429f0_0;  1 drivers
v000001bd7c7372a0_0 .net "s_dado", 3 0, v000001bd7c743670_0;  1 drivers
v000001bd7c737340_0 .net "s_endereco", 3 0, v000001bd7c742450_0;  1 drivers
v000001bd7c736620_0 .net "zeraC", 0 0, v000001bd7c79c1c0_0;  alias, 1 drivers
v000001bd7c7366c0_0 .net "zeraR", 0 0, v000001bd7c79c6c0_0;  alias, 1 drivers
S_000001bd7c7127c0 .scope module, "comparador" "comparador_85" 4 35, 5 16 0, S_000001bd7c712630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ALBi";
    .port_info 1 /INPUT 1 "AGBi";
    .port_info 2 /INPUT 1 "AEBi";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "ALBo";
    .port_info 6 /OUTPUT 1 "AGBo";
    .port_info 7 /OUTPUT 1 "AEBo";
L_000001bd7c700770 .functor NOT 5, L_000001bd7c79d0c0, C4<00000>, C4<00000>, C4<00000>;
L_000001bd7c700a10 .functor NOT 1, L_000001bd7c79df20, C4<0>, C4<0>, C4<0>;
L_000001bd7c7007e0 .functor NOT 5, L_000001bd7c79c300, C4<00000>, C4<00000>, C4<00000>;
L_000001bd7c700310 .functor NOT 1, L_000001bd7c79ee40, C4<0>, C4<0>, C4<0>;
L_000001bd7c7c0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001bd7c700fc0 .functor AND 1, L_000001bd7c79e940, L_000001bd7c7c0310, C4<1>, C4<1>;
v000001bd7c742a90_0 .net "A", 3 0, v000001bd7c743670_0;  alias, 1 drivers
v000001bd7c744110_0 .net "AEBi", 0 0, L_000001bd7c7c0310;  1 drivers
v000001bd7c742950_0 .net "AEBo", 0 0, L_000001bd7c700fc0;  alias, 1 drivers
L_000001bd7c7c02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c7430d0_0 .net "AGBi", 0 0, L_000001bd7c7c02c8;  1 drivers
v000001bd7c7432b0_0 .net "AGBo", 0 0, L_000001bd7c700310;  1 drivers
L_000001bd7c7c0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c742ef0_0 .net "ALBi", 0 0, L_000001bd7c7c0280;  1 drivers
v000001bd7c743350_0 .net "ALBo", 0 0, L_000001bd7c700a10;  1 drivers
v000001bd7c743990_0 .net "B", 3 0, v000001bd7c7429f0_0;  alias, 1 drivers
v000001bd7c7441b0_0 .net "CSG", 4 0, L_000001bd7c79c620;  1 drivers
v000001bd7c743030_0 .net "CSL", 4 0, L_000001bd7c79dc00;  1 drivers
v000001bd7c742770_0 .net *"_ivl_0", 4 0, L_000001bd7c79d0c0;  1 drivers
v000001bd7c743170_0 .net *"_ivl_10", 4 0, L_000001bd7c79da20;  1 drivers
L_000001bd7c7c0358 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bd7c742bd0_0 .net *"_ivl_12", 4 0, L_000001bd7c7c0358;  1 drivers
v000001bd7c743d50_0 .net *"_ivl_19", 0 0, L_000001bd7c79df20;  1 drivers
v000001bd7c742590_0 .net *"_ivl_22", 4 0, L_000001bd7c79c120;  1 drivers
L_000001bd7c7c01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c743210_0 .net *"_ivl_25", 0 0, L_000001bd7c7c01f0;  1 drivers
v000001bd7c742e50_0 .net *"_ivl_26", 4 0, L_000001bd7c79c300;  1 drivers
L_000001bd7c7c0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c742810_0 .net *"_ivl_29", 0 0, L_000001bd7c7c0238;  1 drivers
L_000001bd7c7c0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c743e90_0 .net *"_ivl_3", 0 0, L_000001bd7c7c0160;  1 drivers
v000001bd7c742630_0 .net *"_ivl_30", 4 0, L_000001bd7c7007e0;  1 drivers
v000001bd7c744250_0 .net *"_ivl_32", 4 0, L_000001bd7c79c4e0;  1 drivers
L_000001bd7c7c03a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bd7c7433f0_0 .net *"_ivl_34", 4 0, L_000001bd7c7c03a0;  1 drivers
v000001bd7c7426d0_0 .net *"_ivl_4", 4 0, L_000001bd7c700770;  1 drivers
v000001bd7c742f90_0 .net *"_ivl_41", 0 0, L_000001bd7c79ee40;  1 drivers
v000001bd7c743b70_0 .net *"_ivl_44", 0 0, L_000001bd7c79e940;  1 drivers
v000001bd7c7442f0_0 .net *"_ivl_6", 4 0, L_000001bd7c79d200;  1 drivers
L_000001bd7c7c01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7c742b30_0 .net *"_ivl_9", 0 0, L_000001bd7c7c01a8;  1 drivers
L_000001bd7c79d0c0 .concat [ 4 1 0 0], v000001bd7c743670_0, L_000001bd7c7c0160;
L_000001bd7c79d200 .concat [ 4 1 0 0], v000001bd7c7429f0_0, L_000001bd7c7c01a8;
L_000001bd7c79da20 .arith/sum 5, L_000001bd7c700770, L_000001bd7c79d200;
L_000001bd7c79dc00 .arith/sum 5, L_000001bd7c79da20, L_000001bd7c7c0358;
L_000001bd7c79df20 .part L_000001bd7c79dc00, 4, 1;
L_000001bd7c79c120 .concat [ 4 1 0 0], v000001bd7c743670_0, L_000001bd7c7c01f0;
L_000001bd7c79c300 .concat [ 4 1 0 0], v000001bd7c7429f0_0, L_000001bd7c7c0238;
L_000001bd7c79c4e0 .arith/sum 5, L_000001bd7c79c120, L_000001bd7c7007e0;
L_000001bd7c79c620 .arith/sum 5, L_000001bd7c79c4e0, L_000001bd7c7c03a0;
L_000001bd7c79ee40 .part L_000001bd7c79c620, 4, 1;
L_000001bd7c79e940 .cmp/eq 4, v000001bd7c743670_0, v000001bd7c7429f0_0;
S_000001bd7c71bf00 .scope module, "contador" "contador_163" 4 23, 6 16 0, S_000001bd7c712630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "ent";
    .port_info 4 /INPUT 1 "enp";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "rco";
L_000001bd7c7c0118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd7c743490_0 .net "D", 3 0, L_000001bd7c7c0118;  1 drivers
v000001bd7c742450_0 .var "Q", 3 0;
v000001bd7c743ad0_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  alias, 1 drivers
v000001bd7c742c70_0 .net "clr", 0 0, L_000001bd7c700230;  1 drivers
v000001bd7c743530_0 .net "enp", 0 0, v000001bd7c79dca0_0;  alias, 1 drivers
L_000001bd7c7c00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bd7c742d10_0 .net "ent", 0 0, L_000001bd7c7c00d0;  1 drivers
L_000001bd7c7c0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bd7c743a30_0 .net "ld", 0 0, L_000001bd7c7c0088;  1 drivers
v000001bd7c7424f0_0 .var "rco", 0 0;
E_000001bd7c735200 .event anyedge, v000001bd7c742d10_0, v000001bd7c742450_0;
E_000001bd7c735340 .event posedge, v000001bd7c743ad0_0;
S_000001bd7c71c090 .scope module, "memoria" "sync_rom_16x4" 4 47, 7 13 0, S_000001bd7c712630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /OUTPUT 4 "data_out";
v000001bd7c7435d0_0 .net "address", 3 0, v000001bd7c742450_0;  alias, 1 drivers
v000001bd7c7428b0_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  alias, 1 drivers
v000001bd7c743670_0 .var "data_out", 3 0;
S_000001bd7c70b6a0 .scope module, "registrador" "registrador_4" 4 55, 8 13 0, S_000001bd7c712630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v000001bd7c743710_0 .net "D", 3 0, v000001bd7c79d520_0;  alias, 1 drivers
v000001bd7c7429f0_0 .var "IQ", 3 0;
v000001bd7c7437b0_0 .net "Q", 3 0, v000001bd7c7429f0_0;  alias, 1 drivers
v000001bd7c743850_0 .net "clear", 0 0, v000001bd7c79c6c0_0;  alias, 1 drivers
v000001bd7c743c10_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  alias, 1 drivers
v000001bd7c743cb0_0 .net "enable", 0 0, v000001bd7c79cb20_0;  alias, 1 drivers
E_000001bd7c734dc0 .event posedge, v000001bd7c743850_0, v000001bd7c743ad0_0;
S_000001bd7c70b830 .scope module, "uc" "exp3_unidade_controle" 3 21, 9 16 0, S_000001bd7c716060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 1 "fimC";
    .port_info 4 /OUTPUT 1 "zeraC";
    .port_info 5 /OUTPUT 1 "contaC";
    .port_info 6 /OUTPUT 1 "zeraR";
    .port_info 7 /OUTPUT 1 "registraR";
    .port_info 8 /OUTPUT 1 "pronto";
    .port_info 9 /OUTPUT 4 "db_estado";
P_000001bd7c70b9c0 .param/l "comparacao" 0 9 33, C4<0101>;
P_000001bd7c70b9f8 .param/l "fim" 0 9 35, C4<1111>;
P_000001bd7c70ba30 .param/l "inicial" 0 9 30, C4<0000>;
P_000001bd7c70ba68 .param/l "preparacao" 0 9 31, C4<0001>;
P_000001bd7c70baa0 .param/l "proximo" 0 9 34, C4<0110>;
P_000001bd7c70bad8 .param/l "registra" 0 9 32, C4<0100>;
v000001bd7c736940_0 .var "Eatual", 3 0;
v000001bd7c7369e0_0 .var "Eprox", 3 0;
v000001bd7c736a80_0 .net "clock", 0 0, v000001bd7c79d5c0_0;  alias, 1 drivers
v000001bd7c79dca0_0 .var "contaC", 0 0;
v000001bd7c79d980_0 .var "db_estado", 3 0;
v000001bd7c79ca80_0 .net "fimC", 0 0, v000001bd7c7424f0_0;  alias, 1 drivers
v000001bd7c79c800_0 .net "iniciar", 0 0, v000001bd7c79c3a0_0;  alias, 1 drivers
v000001bd7c79c8a0_0 .var "pronto", 0 0;
v000001bd7c79cb20_0 .var "registraR", 0 0;
v000001bd7c79d7a0_0 .net "reset", 0 0, v000001bd7c79d840_0;  alias, 1 drivers
v000001bd7c79c1c0_0 .var "zeraC", 0 0;
v000001bd7c79c6c0_0 .var "zeraR", 0 0;
E_000001bd7c734680 .event anyedge, v000001bd7c736940_0;
E_000001bd7c734980 .event anyedge, v000001bd7c736940_0, v000001bd7c79c800_0, v000001bd7c7424f0_0;
E_000001bd7c734d00 .event posedge, v000001bd7c79d7a0_0, v000001bd7c743ad0_0;
    .scope S_000001bd7c70b830;
T_0 ;
    %wait E_000001bd7c734d00;
    %load/vec4 v000001bd7c79d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd7c736940_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bd7c7369e0_0;
    %assign/vec4 v000001bd7c736940_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bd7c70b830;
T_1 ;
    %wait E_000001bd7c734980;
    %load/vec4 v000001bd7c736940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v000001bd7c79c800_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001bd7c79ca80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c7369e0_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001bd7c70b830;
T_2 ;
    %wait E_000001bd7c734680;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_2.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_2.2;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001bd7c79c1c0_0, 0, 1;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_2.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_2.5;
    %flag_mov 8, 4;
    %jmp/0 T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %store/vec4 v000001bd7c79c6c0_0, 0, 1;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v000001bd7c79cb20_0, 0, 1;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v000001bd7c79dca0_0, 0, 1;
    %load/vec4 v000001bd7c736940_0;
    %cmpi/e 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001bd7c79c8a0_0, 0, 1;
    %load/vec4 v000001bd7c736940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001bd7c79d980_0, 0, 4;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bd7c71bf00;
T_3 ;
    %wait E_000001bd7c735340;
    %load/vec4 v000001bd7c742c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd7c742450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bd7c743a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001bd7c743490_0;
    %assign/vec4 v000001bd7c742450_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001bd7c742d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001bd7c743530_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bd7c742450_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bd7c742450_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001bd7c742450_0;
    %assign/vec4 v000001bd7c742450_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bd7c71bf00;
T_4 ;
    %wait E_000001bd7c735200;
    %load/vec4 v000001bd7c742d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bd7c742450_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7c7424f0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c7424f0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bd7c71c090;
T_5 ;
    %wait E_000001bd7c735340;
    %load/vec4 v000001bd7c7435d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c743670_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bd7c70b6a0;
T_6 ;
    %wait E_000001bd7c734dc0;
    %load/vec4 v000001bd7c743850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd7c7429f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001bd7c743cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001bd7c743710_0;
    %assign/vec4 v000001bd7c7429f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001bd7c715ed0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7c79d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000001bd7c715ed0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v000001bd7c79d5c0_0;
    %inv;
    %store/vec4 v000001bd7c79d5c0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bd7c715ed0;
T_9 ;
    %vpi_call 2 61 "$display", "Inicio da simulacao" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7c79d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7c79d840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79d840_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7c79c3a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7c79c3a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 180, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 120, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 120, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 120, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 120, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 120, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %wait E_000001bd7c734d80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bd7c79d520_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v000001bd7c79c260_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 173 "$display", "Fim da simulacao" {0 0 0};
    %vpi_call 2 174 "$stop" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "circuito_exp3_tb.v";
    "./circuito_exp3.v";
    "./exp3_fluxo_dados.v";
    "./comparador_85.v";
    "./contador_163.v";
    "./sync_rom_16x4.v";
    "./registrador_4.v";
    "./exp3_unidade_controle.v";
