Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
Rajeev Alur , D. L. Dill, Automata for modeling real-time systems, Proceedings of the seventeenth international colloquium on Automata, languages and programming, p.322-335, July 1990, Warwick University, England
Arnold, R., Muller, F., Whalley, D., and Harmon, M.1994. Bounding worst-case instruction cache performance. InProceedings of the IEEE Real-Time Systems Symposium. 172--181.
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Edmund M. Clarke , Orna Grumberg , David E. Long, Model checking and abstraction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.5, p.1512-1542, Sept. 1994[doi>10.1145/186025.186051]
J. Robinson , Andrei Voronkov, Handbook of Automated Reasoning: Volume 1, MIT Press, Cambridge, MA, 2001
CPLEX. 2010. Homepage of cplex. http://www.ilog.com/products/cplex.
C. A. Healy , D. B. Whalley , M. G. Harmon, Integrating the timing analysis of pipelining and instruction caching, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.288, December 05-07, 1995
Gerard J. Holzmann, The Model Checker SPIN, IEEE Transactions on Software Engineering, v.23 n.5, p.279-295, May 1997[doi>10.1109/32.588521]
Huber, B. and Schoeberl, M.2009. Comparison of implicit path enumeration and model checking based wcet analysis. InProceedings of the 9th International Workshop on Worst-Case Execution Time (WCET) Analysis.
Yau-Tsun Steven Li , Sharad Malik, Performance analysis of embedded software using implicit path enumeration, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.456-461, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217570]
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir, Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.176, February 14-18, 2004[doi>10.1109/HPCA.2004.10017]
Mingsong Lv , Zonghua Gu , Nan Guan , Qingxu Deng , Ge Yu, Performance Comparison of Techniques on Static Path Analysis of WCET, Proceedings of the 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, p.104-111, December 17-20, 2008[doi>10.1109/EUC.2008.178]
Metzner, A.2004. Why model checking can improve wcet analysis. InProceedings of the 16th International Conference on Computer Aided Verification. Lecture Notes in Computer Science, vol. 3114, Springer-Verlag, Berlin Heidelberg.
Swarup Mohalik , A. C. Rajeev , Manoj G. Dixit , S. Ramesh , P. Vijay Suman , Paritosh K. Pandya , Shengbing Jiang, Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391544]
Ottosson, G. and Sjodin, M.1997. Worst-case execution time analysis for modern hardware architectures. InProceedings of the ACM SIGPLAN Workshop on Languages.
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
Amir Pnueli, The temporal logic of programs, Proceedings of the 18th Annual Symposium on Foundations of Computer Science, p.46-57, September 30-October 31, 1977[doi>10.1109/SFCS.1977.32]
Jakob Rosen , Alexandru Andrei , Petru Eles , Zebo Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.49-60, December 03-06, 2007[doi>10.1109/RTSS.2007.13]
Simon Schliecker , Mircea Negrean , Gabriela Nicolescu , Pierre Paulin , Rolf Ernst, Reliable performance analysis of a multicore multithreaded system-on-chip, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450172]
SPIN2010. Homepage of spin. http://spinroot.com/spin/whatispin.html.
Friedhelm Stappert , Andreas Ermedahl , Jakob Engblom, Efficient longest executable path search for programs with complex flows and pipeline effects, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502240]
Jurgen Stohr , Alexander von Bulow , Georg Farber, Bounding Worst-Case Access Times in Modern Multiprocessor Systems, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.189-198, July 06-08, 2005[doi>10.1109/ECRTS.2005.10]
Trimaran. 2010. Homepage of trimaran. http://www.trimaran.org/.
Wang, F.2004. Formal verification of timed systems: A survey and perspective.Proc. IEEE 92, 8, 1283--1305.
Wilhelm, R.2003. Why ai+ilp is good for wcet, but mc is not, nor ilp alone. InVerification, Model Checking and Abstract Interpretation (YMCAI). Lecture Notes in Computer Science, vol. 2937, Springer, Berlin.
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Jun Yan , Wei Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.80-89, April 22-24, 2008[doi>10.1109/RTAS.2008.6]
Wei Zhang , Jun Yan, Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches, Proceedings of the 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.455-463, August 24-26, 2009[doi>10.1109/RTCSA.2009.55]
