Source Block: verilog-ethernet/rtl/eth_mac_1g_rx.v@180:237@HdlStmProcess
            end
        end
    endcase
end

always @(posedge clk) begin
    if (rst) begin
        state_reg <= STATE_IDLE;

        output_axis_tdata_reg <= 0;
        output_axis_tvalid_reg <= 0;
        output_axis_tlast_reg <= 0;
        output_axis_tuser_reg <= 0;

        error_bad_frame_reg <= 0;
        error_bad_fcs_reg <= 0;

        crc_state <= 32'hFFFFFFFF;
    end else begin
        state_reg <= state_next;

        output_axis_tdata_reg <= output_axis_tdata_next;
        output_axis_tvalid_reg <= output_axis_tvalid_next;
        output_axis_tlast_reg <= output_axis_tlast_next;
        output_axis_tuser_reg <= output_axis_tuser_next;

        error_bad_frame_reg <= error_bad_frame_next;
        error_bad_fcs_reg <= error_bad_fcs_next;

        // datapath
        if (reset_crc) begin
            crc_state <= 32'hFFFFFFFF;
        end else if (update_crc) begin
            crc_state <= crc_next;
        end
    end

    // delay input
    gmii_rxd_d0 <= gmii_rxd;
    gmii_rxd_d1 <= gmii_rxd_d0;
    gmii_rxd_d2 <= gmii_rxd_d1;
    gmii_rxd_d3 <= gmii_rxd_d2;
    gmii_rxd_d4 <= gmii_rxd_d3;

    gmii_rx_dv_d0 <= gmii_rx_dv;
    gmii_rx_dv_d1 <= gmii_rx_dv_d0;
    gmii_rx_dv_d2 <= gmii_rx_dv_d1;
    gmii_rx_dv_d3 <= gmii_rx_dv_d2;
    gmii_rx_dv_d4 <= gmii_rx_dv_d3;

    gmii_rx_er_d0 <= gmii_rx_er;
    gmii_rx_er_d1 <= gmii_rx_er_d0;
    gmii_rx_er_d2 <= gmii_rx_er_d1;
    gmii_rx_er_d3 <= gmii_rx_er_d2;
    gmii_rx_er_d4 <= gmii_rx_er_d3;
end

endmodule

Diff Content:
- 189         output_axis_tdata_reg <= 0;
- 190         output_axis_tvalid_reg <= 0;
- 191         output_axis_tlast_reg <= 0;
- 192         output_axis_tuser_reg <= 0;
- 194         error_bad_frame_reg <= 0;
- 195         error_bad_fcs_reg <= 0;
- 201         output_axis_tdata_reg <= output_axis_tdata_next;
- 203         output_axis_tlast_reg <= output_axis_tlast_next;
- 204         output_axis_tuser_reg <= output_axis_tuser_next;
- 224     gmii_rx_dv_d0 <= gmii_rx_dv;
- 225     gmii_rx_dv_d1 <= gmii_rx_dv_d0;
- 226     gmii_rx_dv_d2 <= gmii_rx_dv_d1;
- 227     gmii_rx_dv_d3 <= gmii_rx_dv_d2;
- 228     gmii_rx_dv_d4 <= gmii_rx_dv_d3;
+ 192         output_axis_tvalid_reg <= 1'b0;
+ 195         error_bad_frame_reg <= 1'b0;
+ 195         error_bad_fcs_reg <= 1'b0;
+ 197         gmii_rx_dv_d0 <= 1'b0;
+ 197         gmii_rx_dv_d1 <= 1'b0;
+ 197         gmii_rx_dv_d2 <= 1'b0;
+ 197         gmii_rx_dv_d3 <= 1'b0;
+ 197         gmii_rx_dv_d4 <= 1'b0;
+ 214         gmii_rx_dv_d0 <= gmii_rx_dv;
+ 214         gmii_rx_dv_d1 <= gmii_rx_dv_d0;
+ 214         gmii_rx_dv_d2 <= gmii_rx_dv_d1;
+ 214         gmii_rx_dv_d3 <= gmii_rx_dv_d2;
+ 214         gmii_rx_dv_d4 <= gmii_rx_dv_d3;
+ 215     output_axis_tdata_reg <= output_axis_tdata_next;
+ 215     output_axis_tlast_reg <= output_axis_tlast_next;
+ 215     output_axis_tuser_reg <= output_axis_tuser_next;

Clone Blocks:
