<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - How to use cpld simulator a mmc.</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">How to use cpld simulator a mmc.</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=11239">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=11239</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>byemu</b> [ Sun May 11, 2014 7:40 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>How to use cpld simulator a mmc.</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />How to use cpld simulator a mmc<br /><br /><br />How to use cpld simulator a mmc?<br />like this mapper:<br /><br />write data k to 0x5001 then bank prg 0x6000~7fff to page k;<br />write data k to 0x5002 then set  mirror h or v ...<br /><br />write data k to 0x5010 then rega = k;<br />write data k to 0x5011 then bank prg 0x8000~9fff to page rega;<br /><br />how to do in cpld.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>infiniteneslives</b> [ Sun May 11, 2014 9:11 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to use cpld simulator a mmc.</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Draw up the circuit that performs that function for you on paper.  Communicate that circuit to the synthesis tool for you CPLD with a hardware description language like verilog or vhdl, something simpler like schematic capture might be a good choice if you're unfamiliar with hardware description languages.  Xilinx has schematic capture which done by drawing your schematic in the software which it then converts to a .svf file.  Once you have a .svf file you can program your circuit into the CPLD with a JTAG programmer.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>byemu</b> [ Sun May 11, 2014 10:44 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to use cpld simulator a mmc.</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">infiniteneslives wrote:</div><div class="quotecontent">Draw up the circuit that performs that function for you on paper.  Communicate that circuit to the synthesis tool for you CPLD with a hardware description language like verilog or vhdl, something simpler like schematic capture might be a good choice if you're unfamiliar with hardware description languages.  Xilinx has schematic capture which done by drawing your schematic in the software which it then converts to a .svf file.  Once you have a .svf file you can program your circuit into the CPLD with a JTAG programmer.</div><br /><br />Thanks!<br />I found this:<br /><!-- m --><a class="postlink" href="http://bitcycle.org/electronics/1st_CPLD_project/">http://bitcycle.org/electronics/1st_CPLD_project/</a><!-- m --><br /><!-- m --><a class="postlink" href="http://dangerousprototypes.com/docs/CPLD:_Complex_programmable_logic_devices">http://dangerousprototypes.com/docs/CPL ... ic_devices</a><!-- m -->

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>mikejmoffitt</b> [ Tue May 13, 2014 8:46 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to use cpld simulator a mmc.</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I don't know enough about what behavior you want from it exactly, but if you are working in VHDL, you'll want to start with something like this:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent"><br />library ieee;<br />use ieee.std_logic_1164.all;<br /><br />entity mapper_thing is<br />port (<br />&nbsp; addr_in: in std_logic_vector(14 downto 0);<br />&nbsp; clk_in: in std_logic;&nbsp; <br />&nbsp; data_in: in std_logic_vector(7 downto 0);<br /><br />&nbsp; -- For selecting areas in a larger ROM chip than the original bus supports<br />&nbsp; addr_out: out std_logic_vector(16 downto 0);<br />&nbsp; data_out: out std_logic_vector(7 downto 0);<br />&nbsp; mirror_out: out std_logic_vector(1 downto 0);<br />);<br />end mapper_thing;<br /><br />architecture behavior of mapper_thing is<br /><br />signal current_bank: std_logic_vector(7 downto 0);<br />signal current_mirror: std_logic_vector(1 downto 0); -- bitfield for HV mirroring?<br />begin<br />&nbsp; -- Just a small example to get started; this is by no means functional or complete for any reason<br />&nbsp; if ( clk'event and clk = '0' ) then -- falling edge of clock<br />&nbsp; &nbsp; if ( addr_in = &quot;0101000000000001&quot; ) then -- set bank to data value<br />&nbsp; &nbsp; &nbsp; bank &lt;= data_in;<br />&nbsp; &nbsp; elsif ( addr_in = &quot;0101000000000010&quot; ) then -- set mirroring<br />&nbsp; &nbsp; &nbsp; current_mirror &lt;= data_in (1 downto 0);<br />&nbsp; &nbsp; end if;<br /><br />&nbsp; -- You should use a signal for this so there are no inferred latches (no good in clock-land)<br />&nbsp; mirror_out &lt;= current_mirror;<br />end behavior;<br /><br /></div><br /><br />That's just a stub and probably could be done a lot better, but it sort of implements the two things you referred to. I didn't even set up outputs yet, but I hope it can point you towards a little bit of the right idea.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>