<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p6_execrise.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670839134" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1670839134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670840864" xil_pn:in_ck="-7976916232616996425" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670840864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="E:/p6_v/mips.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_BE.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_CU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_DE.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_CMP.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_EXT.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_NPC.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_RF.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_E_ALU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_E_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_IFU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_MDU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_M_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_Stall.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_W_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1670840112" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1670840112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670840112" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3568741513279794379" xil_pn:start_ts="1670840112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670840112" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1670840112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670840866" xil_pn:in_ck="-7976916232616996425" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670840866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="E:/p6_v/mips.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_BE.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_CU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_DE.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_CMP.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_EXT.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_NPC.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_RF.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_D_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_E_ALU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_E_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_IFU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_MDU.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_M_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_Stall.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_W_Reg.v"/>
      <outfile xil_pn:name="E:/p6_v/p6_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1670840871" xil_pn:in_ck="-7976916232616996425" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2681722192551549307" xil_pn:start_ts="1670840866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670840871" xil_pn:in_ck="-3788864461252563001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5594349138297909886" xil_pn:start_ts="1670840871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
