Loading plugins phase: Elapsed time ==> 0s.178ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -d CY8C5888LTI-LP097 -s C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.206ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.138ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RpiMIB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 RpiMIB.v -verilog
======================================================================

======================================================================
Compiling:  RpiMIB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 RpiMIB.v -verilog
======================================================================

======================================================================
Compiling:  RpiMIB.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 -verilog RpiMIB.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 29 11:30:35 2019


======================================================================
Compiling:  RpiMIB.v
Program  :   vpp
Options  :    -yv2 -q10 RpiMIB.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 29 11:30:36 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RpiMIB.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RpiMIB.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 -verilog RpiMIB.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 29 11:30:37 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\codegentemp\RpiMIB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\codegentemp\RpiMIB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RpiMIB.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 -verilog RpiMIB.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 29 11:30:38 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\codegentemp\RpiMIB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\codegentemp\RpiMIB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	Net_2637
	Net_2638
	Net_2639
	Net_2640
	Net_2641
	Net_2642
	Net_2627
	Net_2628
	Net_2629
	Net_2630
	Net_2631
	Net_2632
	\Control_Reg_SS_1:control_bus_7\
	\Control_Reg_SS_1:control_bus_6\
	\Control_Reg_SS_1:control_bus_5\
	\Control_Reg_SS_1:control_bus_4\
	\Control_Reg_SS_1:control_bus_3\
	\Control_Reg_SS_1:control_bus_2\
	\demux_1:tmp__demux_1_3_reg\
	Net_1065
	Net_222
	\SPIS:BSPIS:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:control_7\
	\SPIS:BSPIS:control_6\
	\SPIS:BSPIS:control_5\
	\SPIS:BSPIS:control_4\
	\SPIS:BSPIS:control_3\
	\SPIS:BSPIS:control_2\
	\SPIS:BSPIS:control_1\
	\SPIS:BSPIS:control_0\
	\SPIS:Net_182\
	\SPIS:BSPIS:dpcounter_zero\
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_2538
	\I2C_1:Net_973\
	Net_2539
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_2544
	\I2C_1:Net_975\
	Net_2542
	Net_2543
	\SPIM_2:BSPIM:mosi_after_ld\
	\SPIM_2:BSPIM:so_send\
	\SPIM_2:BSPIM:mosi_fin\
	\SPIM_2:BSPIM:mosi_cpha_0\
	\SPIM_2:BSPIM:mosi_cpha_1\
	\SPIM_2:BSPIM:pre_mosi\
	\SPIM_2:BSPIM:dpcounter_zero\
	\SPIM_2:BSPIM:control_7\
	\SPIM_2:BSPIM:control_6\
	\SPIM_2:BSPIM:control_5\
	\SPIM_2:BSPIM:control_4\
	\SPIM_2:BSPIM:control_3\
	\SPIM_2:BSPIM:control_2\
	\SPIM_2:BSPIM:control_1\
	\SPIM_2:BSPIM:control_0\
	\SPIM_2:Net_294\
	\Control_Reg_SS_2:control_bus_7\
	\Control_Reg_SS_2:control_bus_6\
	\Control_Reg_SS_2:control_bus_5\
	\Control_Reg_SS_2:control_bus_4\
	\Control_Reg_SS_2:control_bus_3\
	\Control_Reg_SS_2:control_bus_2\
	\demux_2:tmp__demux_2_3_reg\
	Net_2184
	Net_2165
	Net_2235
	Net_2232
	\PWM_1:Net_114\
	Net_2392
	Net_2389
	\PWM_2:Net_114\
	Net_2796
	Net_2797
	Net_2798
	Net_2799
	\I2C_2:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_2:bI2C_UDB:scl_went_high\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:eq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:neq\
	Net_2830
	\I2C_2:Net_973\
	Net_2831
	\I2C_2:Net_974\
	\I2C_2:timeout_clk\
	Net_2836
	\I2C_2:Net_975\
	Net_2834
	Net_2835


Deleted 177 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MISO_1_net_0
Aliasing tmpOE__SCLK_1_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOSI_1_net_0 to tmpOE__MISO_1_net_0
Aliasing \SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_1:Net_289\ to zero
Aliasing tmpOE__cs_1a_net_0 to tmpOE__MISO_1_net_0
Aliasing \EnableBattery:clk\ to zero
Aliasing \EnableBattery:rst\ to zero
Aliasing tmpOE__enable_battery_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__Supply_monitor_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_855 to zero
Aliasing \RpiInterrupts:clk\ to zero
Aliasing \RpiInterrupts:rst\ to zero
Aliasing tmpOE__en_level_shift_net_0 to tmpOE__MISO_1_net_0
Aliasing \Status_Reg_1:status_1\ to zero
Aliasing \Status_Reg_1:status_2\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing tmpOE__rpi_inta_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__rpi_intb_net_0 to tmpOE__MISO_1_net_0
Aliasing \Control_Reg_SS_1:clk\ to zero
Aliasing \Control_Reg_SS_1:rst\ to zero
Aliasing tmpOE__cs_1b_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__cs_1c_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__Rpi_ss_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__Rpi_sclk_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__Rpi_mosi_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_1883 to zero
Aliasing \SPIS:BSPIS:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:sR16:Dp:cs_addr_1\ to zero
Aliasing Net_2850 to \SPIS:BSPIS:inv_ss\
Aliasing tmpOE__SDA_2_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__SCL_2_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_2147 to zero
Aliasing \I2C_1:bI2C_UDB:status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_1_net_0
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_1_net_0
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to tmpOE__MISO_1_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__MISO_2_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOSI_2_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__SCLK_2_net_0 to tmpOE__MISO_1_net_0
Aliasing \SPIM_2:BSPIM:pol_supprt\ to tmpOE__MISO_1_net_0
Aliasing \SPIM_2:BSPIM:tx_status_3\ to \SPIM_2:BSPIM:load_rx_data\
Aliasing \SPIM_2:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_2:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_2:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_2:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_2:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_2:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_2:Net_289\ to zero
Aliasing tmpOE__cs_2a_net_0 to tmpOE__MISO_1_net_0
Aliasing \Control_Reg_SS_2:clk\ to zero
Aliasing \Control_Reg_SS_2:rst\ to zero
Aliasing tmpOE__cs_2b_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__cs_2c_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_2214 to \SPIS:BSPIS:inv_ss\
Aliasing \PWM_1:Net_113\ to tmpOE__MISO_1_net_0
Aliasing Net_2237 to zero
Aliasing \PWM_2:Net_107\ to \PWM_1:Net_107\
Aliasing \PWM_2:Net_113\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__pwm_a_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__pwm_b_net_0 to tmpOE__MISO_1_net_0
Aliasing \GPIO_Control_Reg:clk\ to zero
Aliasing \GPIO_Control_Reg:rst\ to zero
Aliasing tmpOE__GPIO_0_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__GPIO_3_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__GPIO_2_net_0 to tmpOE__MISO_1_net_0
Aliasing \GPIO_Status_Reg:status_4\ to zero
Aliasing \GPIO_Status_Reg:status_5\ to zero
Aliasing \GPIO_Status_Reg:status_6\ to zero
Aliasing \GPIO_Status_Reg:status_7\ to zero
Aliasing tmpOE__GPIO_1_net_0 to tmpOE__MISO_1_net_0
Aliasing \I2C_2:bI2C_UDB:status_6\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_2:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ to \I2C_2:sda_x_wire\
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_1_net_0
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_1_net_0
Aliasing \I2C_2:scl_x_wire\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\
Aliasing \I2C_2:Net_969\ to tmpOE__MISO_1_net_0
Aliasing \I2C_2:Net_968\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__MISO_1_net_0
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \SPIM_2:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_2:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_2:BSPIM:dpcounter_one_reg\\D\ to \SPIM_2:BSPIM:load_rx_data\
Aliasing \I2C_2:bI2C_UDB:scl_in_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\
Aliasing \I2C_2:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\
Removing Lhs of wire one[6] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__SCLK_1_net_0[9] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__MOSI_1_net_0[16] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire Net_23[17] = \SPIM_1:BSPIM:mosi_reg\[35]
Removing Rhs of wire \SPIM_1:Net_276\[22] = \SPIM_1:Net_288\[23]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[27] = \SPIM_1:BSPIM:dpcounter_one\[28]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[29] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[30] = \SPIM_1:Net_244\[31]
Removing Lhs of wire \SPIM_1:Net_244\[31] = Net_19[3]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[57] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[58]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[59] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[60]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[61] = \SPIM_1:BSPIM:load_rx_data\[27]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[63] = \SPIM_1:BSPIM:dpMISO_fifo_full\[64]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[65] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[66]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[68] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[69] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[70] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[71] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[72] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[73] = zero[2]
Removing Lhs of wire \SPIM_1:Net_273\[83] = zero[2]
Removing Lhs of wire \SPIM_1:Net_289\[122] = zero[2]
Removing Lhs of wire tmpOE__cs_1a_net_0[124] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \EnableBattery:clk\[130] = zero[2]
Removing Lhs of wire \EnableBattery:rst\[131] = zero[2]
Removing Rhs of wire Net_2636[132] = \EnableBattery:control_out_0\[133]
Removing Rhs of wire Net_2636[132] = \EnableBattery:control_0\[156]
Removing Rhs of wire Net_2635[134] = \EnableBattery:control_out_1\[135]
Removing Rhs of wire Net_2635[134] = \EnableBattery:control_1\[155]
Removing Lhs of wire tmpOE__enable_battery_net_0[158] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire Net_333[168] = \Comp_1:Net_9\[169]
Removing Lhs of wire tmpOE__Supply_monitor_net_0[172] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire Net_855[180] = zero[2]
Removing Rhs of wire Net_2134[183] = \GlitchFilter_1:state_0\[179]
Removing Lhs of wire \RpiInterrupts:clk\[216] = zero[2]
Removing Lhs of wire \RpiInterrupts:rst\[217] = zero[2]
Removing Rhs of wire Net_889[218] = \RpiInterrupts:control_out_0\[219]
Removing Rhs of wire Net_889[218] = \RpiInterrupts:control_0\[242]
Removing Rhs of wire Net_890[220] = \RpiInterrupts:control_out_1\[221]
Removing Rhs of wire Net_890[220] = \RpiInterrupts:control_1\[241]
Removing Lhs of wire tmpOE__en_level_shift_net_0[244] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \Status_Reg_1:status_0\[251] = Net_2134[183]
Removing Lhs of wire \Status_Reg_1:status_1\[252] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_2\[253] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_3\[254] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_4\[255] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_5\[256] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_6\[257] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_7\[258] = zero[2]
Removing Lhs of wire tmpOE__rpi_inta_net_0[261] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__rpi_intb_net_0[267] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \Control_Reg_SS_1:clk\[272] = zero[2]
Removing Lhs of wire \Control_Reg_SS_1:rst\[273] = zero[2]
Removing Rhs of wire Net_1005_1[286] = \Control_Reg_SS_1:control_out_1\[287]
Removing Rhs of wire Net_1005_1[286] = \Control_Reg_SS_1:control_1\[297]
Removing Rhs of wire Net_1005_0[288] = \Control_Reg_SS_1:control_out_0\[289]
Removing Rhs of wire Net_1005_0[288] = \Control_Reg_SS_1:control_0\[298]
Removing Lhs of wire tmpOE__cs_1b_net_0[300] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire Net_1609[311] = \demux_1:tmp__demux_1_0_reg\[306]
Removing Rhs of wire Net_1625[312] = \demux_1:tmp__demux_1_1_reg\[308]
Removing Rhs of wire Net_1594[313] = \demux_1:tmp__demux_1_2_reg\[309]
Removing Lhs of wire tmpOE__cs_1c_net_0[316] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__Rpi_ss_net_0[324] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__Rpi_sclk_net_0[330] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__Rpi_mosi_net_0[336] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire Net_1883[342] = zero[2]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[344] = \SPIS:BSPIS:load\[345]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[344] = \SPIS:BSPIS:dpcounter_one\[362]
Removing Lhs of wire \SPIS:BSPIS:prc_clk_src\[352] = Net_2202[331]
Removing Rhs of wire \SPIS:Net_81\[355] = \SPIS:Net_176\[494]
Removing Rhs of wire \SPIS:BSPIS:miso_from_dp\[372] = \SPIS:BSPIS:mosi_from_dpL\[477]
Removing Lhs of wire \SPIS:BSPIS:tx_status_2\[375] = \SPIS:BSPIS:miso_tx_empty_reg_fin\[365]
Removing Rhs of wire \SPIS:BSPIS:tx_status_1\[376] = \SPIS:BSPIS:dpMISO_fifo_not_full\[377]
Removing Lhs of wire \SPIS:BSPIS:tx_status_6\[378] = \SPIS:BSPIS:byte_complete\[346]
Removing Lhs of wire \SPIS:BSPIS:rx_status_3\[381] = \SPIS:BSPIS:dpMOSI_fifo_not_empty\[380]
Removing Lhs of wire \SPIS:BSPIS:rx_status_5\[382] = \SPIS:BSPIS:rx_buf_overrun\[349]
Removing Lhs of wire \SPIS:BSPIS:rx_status_6\[383] = \SPIS:BSPIS:dpMOSI_fifo_full_reg\[370]
Removing Lhs of wire \SPIS:BSPIS:tx_status_5\[384] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_4\[385] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_3\[386] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_2\[387] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_1\[388] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_0\[389] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:mosi_fin\[390] = \SPIS:Net_75\[391]
Removing Lhs of wire \SPIS:Net_75\[391] = Net_2200[337]
Removing Lhs of wire \SPIS:BSPIS:sR16:Dp:cs_addr_1\[417] = zero[2]
Removing Rhs of wire Net_2850[496] = \SPIS:BSPIS:inv_ss\[343]
Removing Lhs of wire tmpOE__Rpi_miso_net_0[498] = Net_2850[496]
Removing Lhs of wire tmpOE__SDA_2_net_0[505] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_2_net_0[511] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire Net_2147[516] = zero[2]
Removing Rhs of wire \I2C_1:sda_x_wire\[517] = \I2C_1:Net_643_4\[518]
Removing Rhs of wire \I2C_1:sda_x_wire\[517] = \I2C_1:bI2C_UDB:m_sda_out_reg\[730]
Removing Rhs of wire \I2C_1:Net_697\[520] = \I2C_1:Net_643_5\[521]
Removing Rhs of wire \I2C_1:Net_697\[520] = \I2C_1:bI2C_UDB:sts_irq\[544]
Removing Lhs of wire \I2C_1:udb_clk\[525] = \I2C_1:Net_970\[523]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[537] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[538] = \I2C_1:bI2C_UDB:stop_detect\[626]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[540] = \I2C_1:bI2C_UDB:m_address_reg\[632]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[541] = \I2C_1:bI2C_UDB:master_mode_reg\[633]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[542] = \I2C_1:bI2C_UDB:m_lrb_reg\[634]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[543] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[635]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[546] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[547] = \I2C_1:bI2C_UDB:m_load_dummy\[655]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[548] = \I2C_1:bI2C_UDB:m_shift_en\[668]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[583] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[585] = \I2C_1:bI2C_UDB:clkgen_en\[667]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[618] = \I2C_1:bI2C_UDB:control_7\[528]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[619] = \I2C_1:bI2C_UDB:control_6\[529]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[620] = \I2C_1:bI2C_UDB:control_5\[530]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[621] = \I2C_1:bI2C_UDB:control_4\[531]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[623] = \I2C_1:bI2C_UDB:control_2\[533]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[624] = \I2C_1:bI2C_UDB:control_1\[534]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[625] = \I2C_1:bI2C_UDB:control_0\[535]
Removing Rhs of wire \I2C_1:Net_1109_0\[637] = \I2C_1:scl_yfb\[741]
Removing Rhs of wire \I2C_1:Net_1109_1\[640] = \I2C_1:sda_yfb\[742]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[648] = \I2C_1:bI2C_UDB:master_rst_reg\[732]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[650] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[658] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[689]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[660] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[665] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[718]
Removing Rhs of wire \I2C_1:Net_643_3\[666] = \I2C_1:bI2C_UDB:m_scl_out_reg\[729]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[669] = \I2C_1:sda_x_wire\[517]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[670] = \I2C_1:bI2C_UDB:sda_in_reg\[549]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[671] = \I2C_1:sda_x_wire\[517]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[672] = \I2C_1:bI2C_UDB:sda_in_reg\[549]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[673] = \I2C_1:sda_x_wire\[517]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[674] = \I2C_1:bI2C_UDB:sda_in_reg\[549]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[676] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[677] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[678] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[699] = \I2C_1:Net_643_3\[666]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[700] = \I2C_1:Net_1109_0\[637]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[701] = \I2C_1:Net_643_3\[666]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[702] = \I2C_1:Net_1109_0\[637]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[703] = \I2C_1:Net_643_3\[666]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[704] = \I2C_1:Net_1109_0\[637]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[706] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[707] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[705]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[708] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[705]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[718] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[709]
Removing Lhs of wire \I2C_1:scl_x_wire\[733] = \I2C_1:Net_643_3\[666]
Removing Lhs of wire \I2C_1:Net_969\[734] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[735] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[744] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[747] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__MISO_2_net_0[755] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__MOSI_2_net_0[761] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire Net_2161[762] = \SPIM_2:BSPIM:mosi_reg\[787]
Removing Lhs of wire tmpOE__SCLK_2_net_0[768] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire \SPIM_2:Net_276\[774] = \SPIM_2:Net_288\[775]
Removing Rhs of wire \SPIM_2:BSPIM:load_rx_data\[779] = \SPIM_2:BSPIM:dpcounter_one\[780]
Removing Lhs of wire \SPIM_2:BSPIM:pol_supprt\[781] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \SPIM_2:BSPIM:miso_to_dp\[782] = \SPIM_2:Net_244\[783]
Removing Lhs of wire \SPIM_2:Net_244\[783] = Net_2545[756]
Removing Rhs of wire \SPIM_2:BSPIM:mosi_from_dp\[793] = \SPIM_2:BSPIM:mosi_from_dpL\[906]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_1\[809] = \SPIM_2:BSPIM:dpMOSI_fifo_empty\[810]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_2\[811] = \SPIM_2:BSPIM:dpMOSI_fifo_not_full\[812]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_3\[813] = \SPIM_2:BSPIM:load_rx_data\[779]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_4\[815] = \SPIM_2:BSPIM:dpMISO_fifo_full\[816]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_5\[817] = \SPIM_2:BSPIM:dpMISO_fifo_not_empty\[818]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_6\[820] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_5\[821] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_3\[822] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_2\[823] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_1\[824] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_0\[825] = zero[2]
Removing Lhs of wire \SPIM_2:Net_273\[835] = zero[2]
Removing Lhs of wire \SPIM_2:Net_289\[923] = zero[2]
Removing Lhs of wire tmpOE__cs_2a_net_0[925] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \Control_Reg_SS_2:clk\[931] = zero[2]
Removing Lhs of wire \Control_Reg_SS_2:rst\[932] = zero[2]
Removing Rhs of wire Net_2180_1[945] = \Control_Reg_SS_2:control_out_1\[946]
Removing Rhs of wire Net_2180_1[945] = \Control_Reg_SS_2:control_1\[956]
Removing Rhs of wire Net_2180_0[947] = \Control_Reg_SS_2:control_out_0\[948]
Removing Rhs of wire Net_2180_0[947] = \Control_Reg_SS_2:control_0\[957]
Removing Rhs of wire Net_2181[963] = \demux_2:tmp__demux_2_0_reg\[958]
Removing Rhs of wire Net_2182[964] = \demux_2:tmp__demux_2_1_reg\[960]
Removing Rhs of wire Net_2183[965] = \demux_2:tmp__demux_2_2_reg\[961]
Removing Lhs of wire tmpOE__cs_2b_net_0[968] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__cs_2c_net_0[975] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire Net_2214[983] = Net_2850[496]
Removing Lhs of wire \PWM_1:Net_107\[986] = zero[2]
Removing Lhs of wire \PWM_1:Net_113\[987] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire Net_2237[988] = zero[2]
Removing Rhs of wire Net_2241[992] = \PWM_1:Net_57\[990]
Removing Lhs of wire \PWM_2:Net_107\[998] = zero[2]
Removing Lhs of wire \PWM_2:Net_113\[999] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire Net_2313[1003] = \PWM_2:Net_57\[1001]
Removing Lhs of wire tmpOE__pwm_a_net_0[1008] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__pwm_b_net_0[1014] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \GPIO_Control_Reg:clk\[1021] = zero[2]
Removing Lhs of wire \GPIO_Control_Reg:rst\[1022] = zero[2]
Removing Rhs of wire Net_2803[1023] = \GPIO_Control_Reg:control_out_0\[1024]
Removing Rhs of wire Net_2803[1023] = \GPIO_Control_Reg:control_0\[1047]
Removing Rhs of wire Net_2806[1025] = \GPIO_Control_Reg:control_out_1\[1026]
Removing Rhs of wire Net_2806[1025] = \GPIO_Control_Reg:control_1\[1046]
Removing Rhs of wire Net_2808[1027] = \GPIO_Control_Reg:control_out_2\[1028]
Removing Rhs of wire Net_2808[1027] = \GPIO_Control_Reg:control_2\[1045]
Removing Rhs of wire Net_2810[1029] = \GPIO_Control_Reg:control_out_3\[1030]
Removing Rhs of wire Net_2810[1029] = \GPIO_Control_Reg:control_3\[1044]
Removing Lhs of wire tmpOE__GPIO_0_net_0[1049] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_3_net_0[1055] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_net_0[1061] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \GPIO_Status_Reg:status_0\[1066] = Net_2804[1050]
Removing Lhs of wire \GPIO_Status_Reg:status_1\[1067] = Net_2805[1068]
Removing Lhs of wire \GPIO_Status_Reg:status_2\[1069] = Net_2761[1062]
Removing Lhs of wire \GPIO_Status_Reg:status_3\[1070] = Net_2762[1056]
Removing Lhs of wire \GPIO_Status_Reg:status_4\[1071] = zero[2]
Removing Lhs of wire \GPIO_Status_Reg:status_5\[1072] = zero[2]
Removing Lhs of wire \GPIO_Status_Reg:status_6\[1073] = zero[2]
Removing Lhs of wire \GPIO_Status_Reg:status_7\[1074] = zero[2]
Removing Lhs of wire tmpOE__GPIO_1_net_0[1077] = tmpOE__MISO_1_net_0[1]
Removing Rhs of wire \I2C_2:sda_x_wire\[1081] = \I2C_2:Net_643_4\[1082]
Removing Rhs of wire \I2C_2:sda_x_wire\[1081] = \I2C_2:bI2C_UDB:m_sda_out_reg\[1294]
Removing Rhs of wire \I2C_2:Net_697\[1084] = \I2C_2:Net_643_5\[1085]
Removing Rhs of wire \I2C_2:Net_697\[1084] = \I2C_2:bI2C_UDB:sts_irq\[1108]
Removing Lhs of wire \I2C_2:udb_clk\[1089] = \I2C_2:Net_970\[1087]
Removing Lhs of wire \I2C_2:bI2C_UDB:status_6\[1101] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_5\[1102] = \I2C_2:bI2C_UDB:stop_detect\[1190]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_3\[1104] = \I2C_2:bI2C_UDB:m_address_reg\[1196]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_2\[1105] = \I2C_2:bI2C_UDB:master_mode_reg\[1197]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_1\[1106] = \I2C_2:bI2C_UDB:m_lrb_reg\[1198]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_0\[1107] = \I2C_2:bI2C_UDB:m_byte_complete_reg\[1199]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_2\[1110] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_1\[1111] = \I2C_2:bI2C_UDB:m_load_dummy\[1219]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_0\[1112] = \I2C_2:bI2C_UDB:m_shift_en\[1232]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_2\[1147] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_0\[1149] = \I2C_2:bI2C_UDB:clkgen_en\[1231]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_start_gen\[1182] = \I2C_2:bI2C_UDB:control_7\[1092]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_stop_gen\[1183] = \I2C_2:bI2C_UDB:control_6\[1093]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_restart_gen\[1184] = \I2C_2:bI2C_UDB:control_5\[1094]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_nack\[1185] = \I2C_2:bI2C_UDB:control_4\[1095]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_transmit\[1187] = \I2C_2:bI2C_UDB:control_2\[1097]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_master_en\[1188] = \I2C_2:bI2C_UDB:control_1\[1098]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_slave_en\[1189] = \I2C_2:bI2C_UDB:control_0\[1099]
Removing Rhs of wire \I2C_2:Net_1109_0\[1201] = \I2C_2:scl_yfb\[1305]
Removing Rhs of wire \I2C_2:Net_1109_1\[1204] = \I2C_2:sda_yfb\[1306]
Removing Rhs of wire \I2C_2:bI2C_UDB:m_reset\[1212] = \I2C_2:bI2C_UDB:master_rst_reg\[1296]
Removing Lhs of wire \I2C_2:bI2C_UDB:bus_busy\[1214] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\[1222] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\[1253]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb\[1224] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\[1229] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1282]
Removing Rhs of wire \I2C_2:Net_643_3\[1230] = \I2C_2:bI2C_UDB:m_scl_out_reg\[1293]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\[1233] = \I2C_2:sda_x_wire\[1081]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\[1234] = \I2C_2:bI2C_UDB:sda_in_reg\[1113]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\[1235] = \I2C_2:sda_x_wire\[1081]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\[1236] = \I2C_2:bI2C_UDB:sda_in_reg\[1113]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\[1237] = \I2C_2:sda_x_wire\[1081]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\[1238] = \I2C_2:bI2C_UDB:sda_in_reg\[1113]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\[1240] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\[1241] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1239]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\[1242] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1239]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\[1263] = \I2C_2:Net_643_3\[1230]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\[1264] = \I2C_2:Net_1109_0\[1201]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\[1265] = \I2C_2:Net_643_3\[1230]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\[1266] = \I2C_2:Net_1109_0\[1201]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\[1267] = \I2C_2:Net_643_3\[1230]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\[1268] = \I2C_2:Net_1109_0\[1201]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\[1270] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\[1271] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1269]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\[1272] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1269]
Removing Rhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1282] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\[1273]
Removing Lhs of wire \I2C_2:scl_x_wire\[1297] = \I2C_2:Net_643_3\[1230]
Removing Lhs of wire \I2C_2:Net_969\[1298] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_2:Net_968\[1299] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_scl_net_0\[1308] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_sda_net_0\[1310] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[1317] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[1322] = tmpOE__MISO_1_net_0[1]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[1327] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[1333] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[1335] = \SPIM_1:BSPIM:load_rx_data\[27]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[1336] = \SPIM_1:BSPIM:mosi_from_dp\[41]
Removing Lhs of wire \SPIS:BSPIS:dpcounter_one_reg\\D\[1340] = \SPIS:BSPIS:dpcounter_one_fin\[347]
Removing Lhs of wire \SPIS:BSPIS:mosi_buf_overrun_fin\\D\[1341] = \SPIS:BSPIS:mosi_buf_overrun_reg\[350]
Removing Lhs of wire \SPIS:BSPIS:mosi_tmp\\D\[1342] = Net_2200[337]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[1343] = \I2C_1:Net_1109_1\[640]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[1353] = \I2C_1:Net_1109_0\[637]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[1354] = \I2C_1:bI2C_UDB:scl_in_reg\[636]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[1355] = \I2C_1:bI2C_UDB:scl_in_last_reg\[638]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[1356] = \I2C_1:bI2C_UDB:sda_in_reg\[549]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[1357] = \I2C_1:bI2C_UDB:sda_in_last_reg\[641]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[1364] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[718]
Removing Lhs of wire \SPIM_2:BSPIM:so_send_reg\\D\[1370] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_pre_reg\\D\[1376] = zero[2]
Removing Lhs of wire \SPIM_2:BSPIM:dpcounter_one_reg\\D\[1378] = \SPIM_2:BSPIM:load_rx_data\[779]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_from_dp_reg\\D\[1379] = \SPIM_2:BSPIM:mosi_from_dp\[793]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_reg\\D\[1382] = \I2C_2:Net_1109_1\[1204]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_reg\\D\[1392] = \I2C_2:Net_1109_0\[1201]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last_reg\\D\[1393] = \I2C_2:bI2C_UDB:scl_in_reg\[1200]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last2_reg\\D\[1394] = \I2C_2:bI2C_UDB:scl_in_last_reg\[1202]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last_reg\\D\[1395] = \I2C_2:bI2C_UDB:sda_in_reg\[1113]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last2_reg\\D\[1396] = \I2C_2:bI2C_UDB:sda_in_last_reg\[1205]
Removing Lhs of wire \I2C_2:bI2C_UDB:clk_eq_reg\\D\[1403] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1282]

------------------------------------------------------
Aliased 0 equations, 295 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MISO_1_net_0' (cost = 0):
tmpOE__MISO_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_1365' (cost = 0):
Net_1365 <= (not Net_1066);

Note:  Expanding virtual equation for 'Net_1594' (cost = 3):
Net_1594 <= ((not Net_1066 and not Net_1005_0 and Net_1005_1));

Note:  Expanding virtual equation for '\SPIS:BSPIS:tx_load\' (cost = 6):
\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:byte_complete\' (cost = 1):
\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\SPIM_2:BSPIM:load_rx_data\' (cost = 1):
\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_2185' (cost = 0):
Net_2185 <= (not Net_2163);

Note:  Expanding virtual equation for 'Net_2182' (cost = 3):
Net_2182 <= ((not Net_2163 and not Net_2180_1 and Net_2180_0));

Note:  Expanding virtual equation for 'Net_2183' (cost = 3):
Net_2183 <= ((not Net_2163 and not Net_2180_0 and Net_2180_1));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_high\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:txdata\' (cost = 54):
\I2C_2:bI2C_UDB:txdata\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:rxdata\' (cost = 2):
\I2C_2:bI2C_UDB:rxdata\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_low\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_2:bI2C_UDB:scl_went_low\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:start_detect\' (cost = 2):
\I2C_2:bI2C_UDB:start_detect\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:stalled\' (cost = 16):
\I2C_2:bI2C_UDB:stalled\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:Net_1109_0\ and not \I2C_2:Net_643_3\)
	OR (\I2C_2:Net_1109_0\ and \I2C_2:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_1609' (cost = 3):
Net_1609 <= ((not Net_1066 and not Net_1005_1 and not Net_1005_0));

Note:  Expanding virtual equation for 'Net_1625' (cost = 3):
Net_1625 <= ((not Net_1066 and not Net_1005_1 and Net_1005_0));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for 'Net_2181' (cost = 3):
Net_2181 <= ((not Net_2163 and not Net_2180_1 and not Net_2180_0));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:status_5\' (cost = 10):
\I2C_2:bI2C_UDB:status_5\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cnt_reset\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\' (cost = 8):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:sda_x_wire\)
	OR (not \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:contention\' (cost = 8):
\I2C_2:bI2C_UDB:contention\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 40 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \SPIS:BSPIS:cnt_reset\[341] = Net_1876[325]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[1360] = zero[2]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb2_reg\\D\[1399] = zero[2]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -dcpsoc3 RpiMIB.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.831ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 29 October 2019 11:30:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj -d CY8C5888LTI-LP097 RpiMIB.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C_2:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'I2C_1_IntClock'. Fanout=1, Signal=\I2C_1:Net_970\
    Digital Clock 1: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
    Digital Clock 3: Automatic-assigning  clock 'SPIM_2_IntClock'. Fanout=1, Signal=\SPIM_2:Net_276\
    Digital Clock 4: Automatic-assigning  clock 'I2C_2_IntClock'. Fanout=1, Signal=\I2C_2:Net_970\
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_2231
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=0, Signal=Net_2518
    Digital Clock 7: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_2475
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: Rpi_sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rpi_sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: Rpi_sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rpi_sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_2:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_2:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            fb => Net_19 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            pin_input => Net_23 ,
            pad => MOSI_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_1a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1a(0)__PA ,
            pin_input => Net_1536 ,
            pad => cs_1a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enable_battery(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enable_battery(0)__PA ,
            pin_input => Net_2636 ,
            pad => enable_battery(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Supply_monitor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Supply_monitor(0)__PA ,
            analog_term => Net_852 ,
            pad => Supply_monitor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en_level_shift(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => en_level_shift(0)__PA ,
            pin_input => Net_2635 ,
            pad => en_level_shift(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rpi_inta(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => rpi_inta(0)__PA ,
            pin_input => Net_889 ,
            pad => rpi_inta(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rpi_intb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => rpi_intb(0)__PA ,
            pin_input => Net_890 ,
            pad => rpi_intb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_1b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1b(0)__PA ,
            pin_input => Net_1579 ,
            pad => cs_1b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_1c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1c(0)__PA ,
            pin_input => Net_1196 ,
            pad => cs_1c(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rpi_ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_ss(0)__PA ,
            fb => Net_1876 ,
            pad => Rpi_ss(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rpi_sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_sclk(0)__PA ,
            fb => Net_2202 ,
            pad => Rpi_sclk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rpi_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_mosi(0)__PA ,
            fb => Net_2200 ,
            pad => Rpi_mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rpi_miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_miso(0)__PA ,
            oe => Net_2850 ,
            pin_input => Net_2000 ,
            pad => Rpi_miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_2(0)__PA ,
            fb => \I2C_2:Net_1109_1\ ,
            pin_input => \I2C_2:sda_x_wire\ ,
            pad => SDA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: True
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_2(0)__PA ,
            fb => \I2C_2:Net_1109_0\ ,
            pin_input => \I2C_2:Net_643_3\ ,
            pad => SCL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_2(0)__PA ,
            fb => Net_2545 ,
            pad => MISO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_2(0)__PA ,
            pin_input => Net_2161 ,
            pad => MOSI_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_2(0)__PA ,
            pin_input => Net_2162 ,
            pad => SCLK_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_2a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_2a(0)__PA ,
            pin_input => Net_2169 ,
            pad => cs_2a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_2b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_2b(0)__PA ,
            pin_input => Net_2186 ,
            pad => cs_2b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_2c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_2c(0)__PA ,
            pin_input => Net_2187 ,
            pad => cs_2c(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_a(0)__PA ,
            pin_input => Net_2241 ,
            pad => pwm_a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_b(0)__PA ,
            pin_input => Net_2313 ,
            pad => pwm_b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_0(0)__PA ,
            pin_input => Net_2803 ,
            fb => Net_2804 ,
            pad => GPIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_3(0)__PA ,
            pin_input => Net_2810 ,
            fb => Net_2762 ,
            pad => GPIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2(0)__PA ,
            pin_input => Net_2808 ,
            fb => Net_2761 ,
            pad => GPIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_1(0)__PA ,
            pin_input => Net_2806 ,
            fb => Net_2805 ,
            pad => GPIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: True
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_333, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = Net_333 (fanout=1)

    MacroCell: Name=Net_1536, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * !Net_1005_1 * !Net_1005_0
        );
        Output = Net_1536 (fanout=1)

    MacroCell: Name=Net_1579, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * !Net_1005_1 * Net_1005_0
        );
        Output = Net_1579 (fanout=1)

    MacroCell: Name=Net_1196, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * Net_1005_1 * !Net_1005_0
        );
        Output = Net_1196 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=5)

    MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_2000, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1876 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_2000 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2200 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=2)

    MacroCell: Name=Net_2850, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1876
        );
        Output = Net_2850 (fanout=5)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_2169, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * !Net_2180_1 * !Net_2180_0
        );
        Output = Net_2169 (fanout=1)

    MacroCell: Name=Net_2186, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * !Net_2180_1 * Net_2180_0
        );
        Output = Net_2186 (fanout=1)

    MacroCell: Name=Net_2187, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * Net_2180_1 * !Net_2180_0
        );
        Output = Net_2187 (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1066, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1066
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_1066
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_1066
        );
        Output = Net_1066 (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_2134, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2475) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_862 * \GlitchFilter_1:counter_done_0\
            + !\GlitchFilter_1:counter_done_0\ * Net_2134
        );
        Output = Net_2134 (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2202)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2200
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_2162, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_2162 * \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_2162 (fanout=2)

    MacroCell: Name=Net_2161, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_2161 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:mosi_from_dp\
            + !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_2161 (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:ld_ident\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_2163, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * !Net_2163
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !Net_2163
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * !Net_2163
        );
        Output = Net_2163 (fanout=4)

    MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => Net_2475 ,
            cs_addr_1 => Net_862 ,
            cs_addr_0 => Net_2134 ,
            z0_comb => \GlitchFilter_1:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00011001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS:BSPIS:sR16:Dp:u0\
        PORT MAP (
            clock => Net_2202 ,
            cs_addr_2 => Net_2850 ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            chain_out => \SPIS:BSPIS:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \SPIS:BSPIS:sR16:Dp:u1\

    datapathcell: Name =\SPIS:BSPIS:sR16:Dp:u1\
        PORT MAP (
            clock => Net_2202 ,
            cs_addr_2 => Net_2850 ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            so_comb => \SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            chain_in => \SPIS:BSPIS:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SPIS:BSPIS:sR16:Dp:u0\

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM_2:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
            route_si => Net_2545 ,
            f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_2:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_2:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_2:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
            route_si => Net_2545 ,
            f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_2:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_2:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_2134 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\GPIO_Status_Reg:sts:sts_reg\
        PORT MAP (
            status_3 => Net_2762 ,
            status_2 => Net_2761 ,
            status_1 => Net_2805 ,
            status_0 => Net_2804 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:byte_complete\ ,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_2:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_2:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            status_5 => \I2C_2:bI2C_UDB:status_5\ ,
            status_4 => \I2C_2:bI2C_UDB:status_4\ ,
            status_3 => \I2C_2:bI2C_UDB:status_3\ ,
            status_2 => \I2C_2:bI2C_UDB:status_2\ ,
            status_1 => \I2C_2:bI2C_UDB:status_1\ ,
            status_0 => \I2C_2:bI2C_UDB:status_0\ ,
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_2475 ,
            in => Net_333 ,
            out => Net_862 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:tx_load\ ,
            out => \SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\EnableBattery:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EnableBattery:control_7\ ,
            control_6 => \EnableBattery:control_6\ ,
            control_5 => \EnableBattery:control_5\ ,
            control_4 => \EnableBattery:control_4\ ,
            control_3 => \EnableBattery:control_3\ ,
            control_2 => \EnableBattery:control_2\ ,
            control_1 => Net_2635 ,
            control_0 => Net_2636 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\RpiInterrupts:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RpiInterrupts:control_7\ ,
            control_6 => \RpiInterrupts:control_6\ ,
            control_5 => \RpiInterrupts:control_5\ ,
            control_4 => \RpiInterrupts:control_4\ ,
            control_3 => \RpiInterrupts:control_3\ ,
            control_2 => \RpiInterrupts:control_2\ ,
            control_1 => Net_890 ,
            control_0 => Net_889 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_SS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_SS_1:control_7\ ,
            control_6 => \Control_Reg_SS_1:control_6\ ,
            control_5 => \Control_Reg_SS_1:control_5\ ,
            control_4 => \Control_Reg_SS_1:control_4\ ,
            control_3 => \Control_Reg_SS_1:control_3\ ,
            control_2 => \Control_Reg_SS_1:control_2\ ,
            control_1 => Net_1005_1 ,
            control_0 => Net_1005_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_SS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_SS_2:control_7\ ,
            control_6 => \Control_Reg_SS_2:control_6\ ,
            control_5 => \Control_Reg_SS_2:control_5\ ,
            control_4 => \Control_Reg_SS_2:control_4\ ,
            control_3 => \Control_Reg_SS_2:control_3\ ,
            control_2 => \Control_Reg_SS_2:control_2\ ,
            control_1 => Net_2180_1 ,
            control_0 => Net_2180_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\GPIO_Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \GPIO_Control_Reg:control_7\ ,
            control_6 => \GPIO_Control_Reg:control_6\ ,
            control_5 => \GPIO_Control_Reg:control_5\ ,
            control_4 => \GPIO_Control_Reg:control_4\ ,
            control_3 => Net_2810 ,
            control_2 => Net_2808 ,
            control_1 => Net_2806 ,
            control_0 => Net_2803 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            control_7 => \I2C_2:bI2C_UDB:control_7\ ,
            control_6 => \I2C_2:bI2C_UDB:control_6\ ,
            control_5 => \I2C_2:bI2C_UDB:control_5\ ,
            control_4 => \I2C_2:bI2C_UDB:control_4\ ,
            control_3 => \I2C_2:bI2C_UDB:control_3\ ,
            control_2 => \I2C_2:bI2C_UDB:control_2\ ,
            control_1 => \I2C_2:bI2C_UDB:control_1\ ,
            control_0 => \I2C_2:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_2202 ,
            reset => Net_1876 ,
            enable => Net_2850 ,
            count_6 => \SPIS:BSPIS:count_6\ ,
            count_5 => \SPIS:BSPIS:count_5\ ,
            count_4 => \SPIS:BSPIS:count_4\ ,
            count_3 => \SPIS:BSPIS:count_3\ ,
            count_2 => \SPIS:BSPIS:count_2\ ,
            count_1 => \SPIS:BSPIS:count_1\ ,
            count_0 => \SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\SPIM_2:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            enable => \SPIM_2:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_2:BSPIM:count_6\ ,
            count_5 => \SPIM_2:BSPIM:count_5\ ,
            count_4 => \SPIM_2:BSPIM:count_4\ ,
            count_3 => \SPIM_2:BSPIM:count_3\ ,
            count_2 => \SPIM_2:BSPIM:count_2\ ,
            count_1 => \SPIM_2:BSPIM:count_1\ ,
            count_0 => \SPIM_2:BSPIM:count_0\ ,
            tc => \SPIM_2:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_SS_Rise
        PORT MAP (
            interrupt => Net_1876 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_SS_Fall
        PORT MAP (
            interrupt => Net_2850 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   34 :   14 :   48 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  113 :   79 :  192 : 58.85 %
  Unique P-terms              :  287 :   97 :  384 : 74.74 %
  Total P-terms               :  301 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x5)           :    2 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.505ms
Tech Mapping phase: Elapsed time ==> 0s.605ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : GPIO_0(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : GPIO_1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : GPIO_2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : GPIO_3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MISO_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MISO_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOSI_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MOSI_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Rpi_miso(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rpi_mosi(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Rpi_sclk(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Rpi_ss(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SCLK_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCLK_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SCL_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SCL_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SDA_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SDA_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Supply_monitor(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : cs_1a(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : cs_1b(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : cs_1c(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : cs_2a(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : cs_2b(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : cs_2c(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : en_level_shift(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : enable_battery(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : pwm_a(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : pwm_b(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : rpi_inta(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : rpi_intb(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Vref[3]@[FFB(Vref,3)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 60% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : GPIO_0(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : GPIO_1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : GPIO_2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : GPIO_3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MISO_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MISO_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOSI_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MOSI_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Rpi_miso(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rpi_mosi(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Rpi_sclk(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Rpi_ss(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SCLK_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCLK_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SCL_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SCL_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SDA_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SDA_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Supply_monitor(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : cs_1a(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : cs_1b(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : cs_1c(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : cs_2a(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : cs_2b(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : cs_2c(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : en_level_shift(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : enable_battery(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : pwm_a(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : pwm_b(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : rpi_inta(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : rpi_intb(0) (fixed)
Comparator[1]@[FFB(Comparator,1)] : \Comp_1:ctComp\
Vref[3]@[FFB(Vref,3)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.851ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_852 {
    comp_1_vplus
    agr5_x_comp_1_vplus
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_316 {
    common_vref_1024
    comp_13_vref_1024
    comp_1_vminus_x_comp_13_vref_1024
    comp_1_vminus
  }
}
Map of item to net {
  comp_1_vplus                                     -> Net_852
  agr5_x_comp_1_vplus                              -> Net_852
  agr5                                             -> Net_852
  agr5_x_p3_1                                      -> Net_852
  p3_1                                             -> Net_852
  common_vref_1024                                 -> Net_316
  comp_13_vref_1024                                -> Net_316
  comp_1_vminus_x_comp_13_vref_1024                -> Net_316
  comp_1_vminus                                    -> Net_316
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   46 :    2 :   48 :  95.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.26
                   Pterms :            6.37
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.58 :       4.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RpiInterrupts:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RpiInterrupts:control_7\ ,
        control_6 => \RpiInterrupts:control_6\ ,
        control_5 => \RpiInterrupts:control_5\ ,
        control_4 => \RpiInterrupts:control_4\ ,
        control_3 => \RpiInterrupts:control_3\ ,
        control_2 => \RpiInterrupts:control_2\ ,
        control_1 => Net_890 ,
        control_0 => Net_889 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EnableBattery:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EnableBattery:control_7\ ,
        control_6 => \EnableBattery:control_6\ ,
        control_5 => \EnableBattery:control_5\ ,
        control_4 => \EnableBattery:control_4\ ,
        control_3 => \EnableBattery:control_3\ ,
        control_2 => \EnableBattery:control_2\ ,
        control_1 => Net_2635 ,
        control_0 => Net_2636 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2850, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1876
        );
        Output = Net_2850 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2000, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1876 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_2000 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:sR16:Dp:u1\
    PORT MAP (
        clock => Net_2202 ,
        cs_addr_2 => Net_2850 ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        so_comb => \SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        chain_in => \SPIS:BSPIS:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SPIS:BSPIS:sR16:Dp:u0\

synccell: Name =\SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:tx_load\ ,
        out => \SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_333, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = Net_333 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:byte_complete\ ,
        status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        control_7 => \I2C_2:bI2C_UDB:control_7\ ,
        control_6 => \I2C_2:bI2C_UDB:control_6\ ,
        control_5 => \I2C_2:bI2C_UDB:control_5\ ,
        control_4 => \I2C_2:bI2C_UDB:control_4\ ,
        control_3 => \I2C_2:bI2C_UDB:control_3\ ,
        control_2 => \I2C_2:bI2C_UDB:control_2\ ,
        control_1 => \I2C_2:bI2C_UDB:control_1\ ,
        control_0 => \I2C_2:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2202)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2200
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2200 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:sR16:Dp:u0\
    PORT MAP (
        clock => Net_2202 ,
        cs_addr_2 => Net_2850 ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        chain_out => \SPIS:BSPIS:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \SPIS:BSPIS:sR16:Dp:u1\

count7cell: Name =\SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_2202 ,
        reset => Net_1876 ,
        enable => Net_2850 ,
        count_6 => \SPIS:BSPIS:count_6\ ,
        count_5 => \SPIS:BSPIS:count_5\ ,
        count_4 => \SPIS:BSPIS:count_4\ ,
        count_3 => \SPIS:BSPIS:count_3\ ,
        count_2 => \SPIS:BSPIS:count_2\ ,
        count_1 => \SPIS:BSPIS:count_1\ ,
        count_0 => \SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_2134 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        status_5 => \I2C_2:bI2C_UDB:status_5\ ,
        status_4 => \I2C_2:bI2C_UDB:status_4\ ,
        status_3 => \I2C_2:bI2C_UDB:status_3\ ,
        status_2 => \I2C_2:bI2C_UDB:status_2\ ,
        status_1 => \I2C_2:bI2C_UDB:status_1\ ,
        status_0 => \I2C_2:bI2C_UDB:status_0\ ,
        interrupt => \I2C_2:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2134, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2475) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_862 * \GlitchFilter_1:counter_done_0\
            + !\GlitchFilter_1:counter_done_0\ * Net_2134
        );
        Output = Net_2134 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1536, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * !Net_1005_1 * !Net_1005_0
        );
        Output = Net_1536 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1196, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * Net_1005_1 * !Net_1005_0
        );
        Output = Net_1196 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1579, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1066 * !Net_1005_1 * Net_1005_0
        );
        Output = Net_1579 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1066, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1066
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_1066
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_1066
        );
        Output = Net_1066 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => Net_2475 ,
        cs_addr_1 => Net_862 ,
        cs_addr_0 => Net_2134 ,
        z0_comb => \GlitchFilter_1:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00011001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_SS_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_SS_1:control_7\ ,
        control_6 => \Control_Reg_SS_1:control_6\ ,
        control_5 => \Control_Reg_SS_1:control_5\ ,
        control_4 => \Control_Reg_SS_1:control_4\ ,
        control_3 => \Control_Reg_SS_1:control_3\ ,
        control_2 => \Control_Reg_SS_1:control_2\ ,
        control_1 => Net_1005_1 ,
        control_0 => Net_1005_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_2:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
        route_si => Net_2545 ,
        f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_2:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_2:BSPIM:sR16:Dp:u0\

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_2475 ,
        in => Net_333 ,
        out => Net_862 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\GPIO_Status_Reg:sts:sts_reg\
    PORT MAP (
        status_3 => Net_2762 ,
        status_2 => Net_2761 ,
        status_1 => Net_2805 ,
        status_0 => Net_2804 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\GPIO_Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \GPIO_Control_Reg:control_7\ ,
        control_6 => \GPIO_Control_Reg:control_6\ ,
        control_5 => \GPIO_Control_Reg:control_5\ ,
        control_4 => \GPIO_Control_Reg:control_4\ ,
        control_3 => Net_2810 ,
        control_2 => Net_2808 ,
        control_1 => Net_2806 ,
        control_0 => Net_2803 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_2:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2162, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_2162 * \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_2162 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_2:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_SS_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_SS_2:control_7\ ,
        control_6 => \Control_Reg_SS_2:control_6\ ,
        control_5 => \Control_Reg_SS_2:control_5\ ,
        control_4 => \Control_Reg_SS_2:control_4\ ,
        control_3 => \Control_Reg_SS_2:control_3\ ,
        control_2 => \Control_Reg_SS_2:control_2\ ,
        control_1 => Net_2180_1 ,
        control_0 => Net_2180_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2163, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * !Net_2163
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !Net_2163
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * !Net_2163
        );
        Output = Net_2163 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2169, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * !Net_2180_1 * !Net_2180_0
        );
        Output = Net_2169 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2186, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * !Net_2180_1 * Net_2180_0
        );
        Output = Net_2186 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2187, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2163 * Net_2180_1 * !Net_2180_0
        );
        Output = Net_2187 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_2:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
        route_si => Net_2545 ,
        f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_2:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_2:BSPIM:sR16:Dp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:ld_ident\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              \SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2161, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_2161 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:ld_ident\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:mosi_from_dp\
            + !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_2161 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_2:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        enable => \SPIM_2:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_2:BSPIM:count_6\ ,
        count_5 => \SPIM_2:BSPIM:count_5\ ,
        count_4 => \SPIM_2:BSPIM:count_4\ ,
        count_3 => \SPIM_2:BSPIM:count_3\ ,
        count_2 => \SPIM_2:BSPIM:count_2\ ,
        count_1 => \SPIM_2:BSPIM:count_1\ ,
        count_0 => \SPIM_2:BSPIM:count_0\ ,
        tc => \SPIM_2:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_SS_Fall
        PORT MAP (
            interrupt => Net_2850 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_SS_Rise
        PORT MAP (
            interrupt => Net_1876 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOSI_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_2(0)__PA ,
        pin_input => Net_2161 ,
        pad => MOSI_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MISO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_2(0)__PA ,
        fb => Net_2545 ,
        pad => MISO_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cs_2c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_2c(0)__PA ,
        pin_input => Net_2187 ,
        pad => cs_2c(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = cs_2b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_2b(0)__PA ,
        pin_input => Net_2186 ,
        pad => cs_2b(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = cs_2a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_2a(0)__PA ,
        pin_input => Net_2169 ,
        pad => cs_2a(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = pwm_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_a(0)__PA ,
        pin_input => Net_2241 ,
        pad => pwm_a(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pwm_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_b(0)__PA ,
        pin_input => Net_2313 ,
        pad => pwm_b(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: True
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rpi_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_mosi(0)__PA ,
        fb => Net_2200 ,
        pad => Rpi_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rpi_miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_miso(0)__PA ,
        oe => Net_2850 ,
        pin_input => Net_2000 ,
        pad => Rpi_miso(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rpi_sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_sclk(0)__PA ,
        fb => Net_2202 ,
        pad => Rpi_sclk(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rpi_ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_ss(0)__PA ,
        fb => Net_1876 ,
        pad => Rpi_ss(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = enable_battery(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enable_battery(0)__PA ,
        pin_input => Net_2636 ,
        pad => enable_battery(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: True
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_2(0)__PA ,
        fb => \I2C_2:Net_1109_0\ ,
        pin_input => \I2C_2:Net_643_3\ ,
        pad => SCL_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Supply_monitor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Supply_monitor(0)__PA ,
        analog_term => Net_852 ,
        pad => Supply_monitor(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SDA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_2(0)__PA ,
        fb => \I2C_2:Net_1109_1\ ,
        pin_input => \I2C_2:sda_x_wire\ ,
        pad => SDA_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        pin_input => Net_23 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        fb => Net_19 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = cs_1c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1c(0)__PA ,
        pin_input => Net_1196 ,
        pad => cs_1c(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = cs_1b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1b(0)__PA ,
        pin_input => Net_1579 ,
        pad => cs_1b(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = cs_1a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1a(0)__PA ,
        pin_input => Net_1536 ,
        pad => cs_1a(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = rpi_intb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => rpi_intb(0)__PA ,
        pin_input => Net_890 ,
        pad => rpi_intb(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = rpi_inta(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => rpi_inta(0)__PA ,
        pin_input => Net_889 ,
        pad => rpi_inta(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = en_level_shift(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => en_level_shift(0)__PA ,
        pin_input => Net_2635 ,
        pad => en_level_shift(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_0(0)__PA ,
        pin_input => Net_2803 ,
        fb => Net_2804 ,
        pad => GPIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_1(0)__PA ,
        pin_input => Net_2806 ,
        fb => Net_2805 ,
        pad => GPIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2(0)__PA ,
        pin_input => Net_2808 ,
        fb => Net_2761 ,
        pad => GPIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_3(0)__PA ,
        pin_input => Net_2810 ,
        fb => Net_2762 ,
        pad => GPIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCLK_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_2(0)__PA ,
        pin_input => Net_2162 ,
        pad => SCLK_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \I2C_1:Net_970\ ,
            dclk_0 => \I2C_1:Net_970_local\ ,
            dclk_glb_1 => \SPIM_1:Net_276\ ,
            dclk_1 => \SPIM_1:Net_276_local\ ,
            dclk_glb_2 => \SPIS:Net_81\ ,
            dclk_2 => \SPIS:Net_81_local\ ,
            dclk_glb_3 => \SPIM_2:Net_276\ ,
            dclk_3 => \SPIM_2:Net_276_local\ ,
            dclk_glb_4 => \I2C_2:Net_970\ ,
            dclk_4 => \I2C_2:Net_970_local\ ,
            dclk_glb_5 => Net_2231 ,
            dclk_5 => Net_2231_local ,
            dclk_glb_6 => Net_2518 ,
            dclk_6 => Net_2518_local ,
            dclk_glb_7 => Net_2475 ,
            dclk_7 => Net_2475_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_852 ,
            vminus => Net_316 ,
            clk_udb => Net_2475_local ,
            out => \Comp_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_2231 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_2241 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => Net_2231 ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_2313 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_316 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |         MOSI_2(0) | In(Net_2161)
     |   1 |     * |      NONE |      RES_PULL_UP |         MISO_2(0) | FB(Net_2545)
     |   5 |     * |      NONE |         CMOS_OUT |          cs_2c(0) | In(Net_2187)
     |   6 |     * |      NONE |         CMOS_OUT |          cs_2b(0) | In(Net_2186)
     |   7 |     * |      NONE |         CMOS_OUT |          cs_2a(0) | In(Net_2169)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |          pwm_a(0) | In(Net_2241)
     |   5 |     * |      NONE |         CMOS_OUT |          pwm_b(0) | In(Net_2313)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Rpi_mosi(0) | FB(Net_2200)
     |   4 |     * |      NONE |         CMOS_OUT |       Rpi_miso(0) | In(Net_2000), OE(Net_2850)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       Rpi_sclk(0) | FB(Net_2202)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rpi_ss(0) | FB(Net_1876)
     |   7 |     * |      NONE |         CMOS_OUT | enable_battery(0) | In(Net_2636)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_2(0) | FB(\I2C_2:Net_1109_0\), In(\I2C_2:Net_643_3\)
     |   1 |     * |      NONE |      HI_Z_ANALOG | Supply_monitor(0) | Analog(Net_852)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_2(0) | FB(\I2C_2:Net_1109_1\), In(\I2C_2:sda_x_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |         SCLK_1(0) | In(Net_25)
     |   5 |     * |      NONE |         CMOS_OUT |         MOSI_1(0) | In(Net_23)
     |   6 |     * |      NONE |      RES_PULL_UP |         MISO_1(0) | FB(Net_19)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          cs_1c(0) | In(Net_1196)
     |   1 |     * |      NONE |         CMOS_OUT |          cs_1b(0) | In(Net_1579)
     |   2 |     * |      NONE |         CMOS_OUT |          cs_1a(0) | In(Net_1536)
     |   5 |     * |      NONE |         CMOS_OUT |       rpi_intb(0) | In(Net_890)
     |   6 |     * |      NONE |         CMOS_OUT |       rpi_inta(0) | In(Net_889)
     |   7 |     * |      NONE |         CMOS_OUT | en_level_shift(0) | In(Net_2635)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |         GPIO_0(0) | FB(Net_2804), In(Net_2803)
     |   2 |     * |      NONE |         CMOS_OUT |         GPIO_1(0) | FB(Net_2805), In(Net_2806)
     |   3 |     * |      NONE |         CMOS_OUT |         GPIO_2(0) | FB(Net_2761), In(Net_2808)
     |   4 |     * |      NONE |         CMOS_OUT |         GPIO_3(0) | FB(Net_2762), In(Net_2810)
     |   5 |     * |      NONE |         CMOS_OUT |         SCLK_2(0) | In(Net_2162)
----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.265ms
Digital Placement phase: Elapsed time ==> 5s.555ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RpiMIB_r.vh2" --pcf-path "RpiMIB.pco" --des-name "RpiMIB" --dsf-path "RpiMIB.dsf" --sdc-path "RpiMIB.sdc" --lib-path "RpiMIB_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.118ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.435ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: RpiMIB_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( Rpi_sclk(0)/fb ). (File=C:\Users\harlow2016\Documents\GitHub\RaspberryPiCommon\RpiMIB\RpiMIB.cydsn\RpiMIB_timing.html)
Timing report is in RpiMIB_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.762ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.764ms
API generation phase: Elapsed time ==> 5s.807ms
Dependency generation phase: Elapsed time ==> 0s.069ms
Cleanup phase: Elapsed time ==> 0s.007ms
