<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="FCPBGA676A" speed="1" partNumber="GW5AST-LV138FPG676AES"/>
    <FileList>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/riscv_ae350_top.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/riscv_ae350_soc.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/riscv_ae350_ddr3.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/riscv_ae350_flash.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/ddr3_memory_interface.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/ddr3_memory_rdfifo.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data/ddr3_memory_wrfifo.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/RiscV_AE350_SOC/data"/>
        <Option type="include_path" value="G:/TangMega138K/ae350_test/ae350_demo/src/riscv_ae350_soc/temp/riscv_ae350_soc"/>
        <Option type="output_file" value="riscv_ae350_soc.vg"/>
        <Option type="output_template" value="riscv_ae350_soc_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="RiscV_AE350_SOC_Top"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
