$date
	Mon Mar 17 17:01:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ss_counter $end
$var wire 7 ! segments [6:0] $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 % count [3:0] $end
$var wire 1 $ reset $end
$var reg 4 & count_reg [3:0] $end
$var reg 7 ' segments [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 '
b0 &
b0 %
1$
0#
b0 "
b1111110 !
$end
#5
1#
#10
0#
0$
#15
b110000 !
b110000 '
b1 "
b1 %
b1 &
1#
#20
0#
#25
b1101101 !
b1101101 '
b10 "
b10 %
b10 &
1#
#30
0#
#35
b1111001 !
b1111001 '
b11 "
b11 %
b11 &
1#
#40
0#
#45
b110011 !
b110011 '
b100 "
b100 %
b100 &
1#
#50
0#
#55
b1011011 !
b1011011 '
b101 "
b101 %
b101 &
1#
#60
0#
#65
b1011111 !
b1011111 '
b110 "
b110 %
b110 &
1#
#70
0#
#75
b1110000 !
b1110000 '
b111 "
b111 %
b111 &
1#
#80
0#
#85
b1111111 !
b1111111 '
b1000 "
b1000 %
b1000 &
1#
#90
0#
#95
b1111011 !
b1111011 '
b1001 "
b1001 %
b1001 &
1#
#100
0#
#105
b1111110 !
b1111110 '
b0 "
b0 %
b0 &
1#
#110
0#
