INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_internship/Vivado_HLS/REGISTER/REGISTER.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_internship/Vivado_HLS/REGISTER/REGISTER.srcs/sim_1/new/register_fil_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_fil_sim
