INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alinx_project/2017.4/ALU/ALU.srcs/sources_1/ip/answer_mem/sim/answer_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module answer_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alinx_project/2017.4/ALU/ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdata_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alinx_project/2017.4/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alinx_project/2017.4/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
