Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Oct 17 20:50:45 2019
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rt_feedback_timing_summary_routed.rpt -rpx rt_feedback_timing_summary_routed.rpx
| Design       : rt_feedback
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.547        0.000                      0                  136        0.133        0.000                      0                  136        1.650        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.547        0.000                      0                  136        0.133        0.000                      0                  136        1.650        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.352ns (16.044%)  route 1.842ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.316     3.544    j_reg_8909_out
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y188         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[16]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.352ns (16.044%)  route 1.842ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.316     3.544    j_reg_8909_out
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[17]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y188         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[17]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.352ns (16.109%)  route 1.833ns (83.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.307     3.535    j_reg_8909_out
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[12]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y187         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[12]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.352ns (16.109%)  route 1.833ns (83.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.307     3.535    j_reg_8909_out
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[13]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y187         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[13]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.352ns (16.109%)  route 1.833ns (83.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.307     3.535    j_reg_8909_out
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[14]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y187         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[14]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.352ns (16.109%)  route 1.833ns (83.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.307     3.535    j_reg_8909_out
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y187         FDRE                                         r  j_reg_89_reg[15]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y187         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[15]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 val_assign_fu_60_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.352ns (17.467%)  route 1.663ns (82.533%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.349     1.349    ap_clk
    SLICE_X3Y183         FDRE                                         r  val_assign_fu_60_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y183         FDRE (Prop_fdre_C_Q)         0.223     1.572 f  val_assign_fu_60_reg[30]/Q
                         net (fo=1, routed)           0.377     1.949    val_assign_fu_60[30]
    SLICE_X3Y183         LUT4 (Prop_lut4_I2_O)        0.043     1.992 f  j_reg_89[0]_i_14/O
                         net (fo=1, routed)           0.281     2.273    j_reg_89[0]_i_14_n_2
    SLICE_X2Y183         LUT5 (Prop_lut5_I4_O)        0.043     2.316 r  j_reg_89[0]_i_6/O
                         net (fo=2, routed)           0.436     2.752    j_reg_89[0]_i_6_n_2
    SLICE_X1Y183         LUT5 (Prop_lut5_I3_O)        0.043     2.795 r  j_reg_89[0]_i_1/O
                         net (fo=18, routed)          0.569     3.364    j_reg_890
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.304     4.988    j_reg_89_reg[16]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 val_assign_fu_60_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.352ns (17.467%)  route 1.663ns (82.533%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.349     1.349    ap_clk
    SLICE_X3Y183         FDRE                                         r  val_assign_fu_60_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y183         FDRE (Prop_fdre_C_Q)         0.223     1.572 f  val_assign_fu_60_reg[30]/Q
                         net (fo=1, routed)           0.377     1.949    val_assign_fu_60[30]
    SLICE_X3Y183         LUT4 (Prop_lut4_I2_O)        0.043     1.992 f  j_reg_89[0]_i_14/O
                         net (fo=1, routed)           0.281     2.273    j_reg_89[0]_i_14_n_2
    SLICE_X2Y183         LUT5 (Prop_lut5_I4_O)        0.043     2.316 r  j_reg_89[0]_i_6/O
                         net (fo=2, routed)           0.436     2.752    j_reg_89[0]_i_6_n_2
    SLICE_X1Y183         LUT5 (Prop_lut5_I3_O)        0.043     2.795 r  j_reg_89[0]_i_1/O
                         net (fo=18, routed)          0.569     3.364    j_reg_890
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[17]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.304     4.988    j_reg_89_reg[17]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.352ns (16.681%)  route 1.758ns (83.319%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 5.217 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.232     3.460    j_reg_8909_out
    SLICE_X0Y184         FDRE                                         r  j_reg_89_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.217     5.217    ap_clk
    SLICE_X0Y184         FDRE                                         r  j_reg_89_reg[0]/C
                         clock pessimism              0.108     5.325    
                         clock uncertainty           -0.035     5.290    
    SLICE_X0Y184         FDRE (Setup_fdre_C_CE)      -0.201     5.089    j_reg_89_reg[0]
  -------------------------------------------------------------------
                         required time                          5.089    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.352ns (16.681%)  route 1.758ns (83.319%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 5.217 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.232     3.460    j_reg_8909_out
    SLICE_X0Y184         FDRE                                         r  j_reg_89_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.217     5.217    ap_clk
    SLICE_X0Y184         FDRE                                         r  j_reg_89_reg[1]/C
                         clock pessimism              0.108     5.325    
                         clock uncertainty           -0.035     5.290    
    SLICE_X0Y184         FDRE (Setup_fdre_C_CE)      -0.201     5.089    j_reg_89_reg[1]
  -------------------------------------------------------------------
                         required time                          5.089    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_1_reg_166_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.771%)  route 0.076ns (37.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.616     0.616    ap_clk
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.100     0.716 r  i_reg_78_reg[0]/Q
                         net (fo=4, routed)           0.076     0.792    i_reg_78_reg_n_2_[0]
    SLICE_X4Y180         LUT6 (Prop_lut6_I1_O)        0.028     0.820 r  i_1_reg_166[1]_i_1/O
                         net (fo=1, routed)           0.000     0.820    i_1_reg_166[1]_i_1_n_2
    SLICE_X4Y180         FDRE                                         r  i_1_reg_166_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X4Y180         FDRE                                         r  i_1_reg_166_reg[1]/C
                         clock pessimism             -0.188     0.627    
    SLICE_X4Y180         FDRE (Hold_fdre_C_D)         0.060     0.687    i_1_reg_166_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tmp_2_reg_175_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            val_assign_fu_60_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.331%)  route 0.137ns (51.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.618     0.618    ap_clk
    SLICE_X3Y180         FDRE                                         r  tmp_2_reg_175_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  tmp_2_reg_175_reg[0]/Q
                         net (fo=41, routed)          0.137     0.855    tmp_2_reg_175_reg_n_2_[0]
    SLICE_X2Y182         LUT6 (Prop_lut6_I3_O)        0.028     0.883 r  val_assign_fu_60[22]_i_1/O
                         net (fo=1, routed)           0.000     0.883    val_assign_fu_60[22]_i_1_n_2
    SLICE_X2Y182         FDRE                                         r  val_assign_fu_60_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.818     0.818    ap_clk
    SLICE_X2Y182         FDRE                                         r  val_assign_fu_60_reg[22]/C
                         clock pessimism             -0.186     0.632    
    SLICE_X2Y182         FDRE (Hold_fdre_C_D)         0.087     0.719    val_assign_fu_60_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_ppiten_pp0_it1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.753%)  route 0.116ns (44.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.619     0.619    ap_clk
    SLICE_X2Y181         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDSE (Prop_fdse_C_Q)         0.118     0.737 f  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.116     0.853    ap_CS_fsm_reg_n_2_[0]
    SLICE_X2Y180         LUT5 (Prop_lut5_I1_O)        0.028     0.881 r  ap_reg_ppiten_pp0_it1_i_1/O
                         net (fo=1, routed)           0.000     0.881    ap_reg_ppiten_pp0_it1_i_1_n_2
    SLICE_X2Y180         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X2Y180         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg/C
                         clock pessimism             -0.186     0.629    
    SLICE_X2Y180         FDRE (Hold_fdre_C_D)         0.087     0.716    ap_reg_ppiten_pp0_it1_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ap_reg_ppiten_pp0_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.686%)  route 0.136ns (48.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.618     0.618    ap_clk
    SLICE_X2Y180         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.118     0.736 f  ap_reg_ppiten_pp0_it1_reg/Q
                         net (fo=46, routed)          0.136     0.872    ap_reg_ppiten_pp0_it1
    SLICE_X2Y181         LUT6 (Prop_lut6_I2_O)        0.028     0.900 r  ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    ap_NS_fsm[3]
    SLICE_X2Y181         FDRE                                         r  ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.816     0.816    ap_clk
    SLICE_X2Y181         FDRE                                         r  ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.186     0.630    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.087     0.717    ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_1_reg_166_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.320%)  route 0.132ns (50.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.616     0.616    ap_clk
    SLICE_X5Y180         FDRE                                         r  i_1_reg_166_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.100     0.716 r  i_1_reg_166_reg[0]/Q
                         net (fo=4, routed)           0.132     0.848    i_1_reg_166[0]
    SLICE_X5Y180         LUT5 (Prop_lut5_I1_O)        0.028     0.876 r  i_reg_78[0]_i_1/O
                         net (fo=1, routed)           0.000     0.876    i_reg_78[0]_i_1_n_2
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[0]/C
                         clock pessimism             -0.188     0.627    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.061     0.688    i_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tmp_2_reg_175_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            val_assign_fu_60_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.885%)  route 0.134ns (51.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.618     0.618    ap_clk
    SLICE_X3Y180         FDRE                                         r  tmp_2_reg_175_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  tmp_2_reg_175_reg[0]/Q
                         net (fo=41, routed)          0.134     0.852    tmp_2_reg_175_reg_n_2_[0]
    SLICE_X3Y182         LUT6 (Prop_lut6_I3_O)        0.028     0.880 r  val_assign_fu_60[15]_i_1/O
                         net (fo=1, routed)           0.000     0.880    val_assign_fu_60[15]_i_1_n_2
    SLICE_X3Y182         FDRE                                         r  val_assign_fu_60_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.818     0.818    ap_clk
    SLICE_X3Y182         FDRE                                         r  val_assign_fu_60_reg[15]/C
                         clock pessimism             -0.186     0.632    
    SLICE_X3Y182         FDRE (Hold_fdre_C_D)         0.060     0.692    val_assign_fu_60_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.622     0.622    ap_clk
    SLICE_X1Y184         FDRE                                         r  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDRE (Prop_fdre_C_Q)         0.100     0.722 r  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/Q
                         net (fo=3, routed)           0.136     0.858    ap_reg_ioackin_spk_id_out_V_V_TREADY
    SLICE_X1Y184         LUT3 (Prop_lut3_I2_O)        0.028     0.886 r  ap_reg_ioackin_spk_id_out_V_V_TREADY_i_1/O
                         net (fo=1, routed)           0.000     0.886    ap_reg_ioackin_spk_id_out_V_V_TREADY_i_1_n_2
    SLICE_X1Y184         FDRE                                         r  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.820     0.820    ap_clk
    SLICE_X1Y184         FDRE                                         r  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
                         clock pessimism             -0.186     0.634    
    SLICE_X1Y184         FDRE (Hold_fdre_C_D)         0.060     0.694    ap_reg_ioackin_spk_id_out_V_V_TREADY_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i_1_reg_166_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_1_reg_166_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.618     0.618    ap_clk
    SLICE_X3Y180         FDRE                                         r  i_1_reg_166_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  i_1_reg_166_reg[2]/Q
                         net (fo=4, routed)           0.136     0.854    i_1_reg_166[2]
    SLICE_X3Y180         LUT6 (Prop_lut6_I5_O)        0.028     0.882 r  i_1_reg_166[2]_i_1/O
                         net (fo=1, routed)           0.000     0.882    i_1_reg_166[2]_i_1_n_2
    SLICE_X3Y180         FDRE                                         r  i_1_reg_166_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X3Y180         FDRE                                         r  i_1_reg_166_reg[2]/C
                         clock pessimism             -0.186     0.629    
    SLICE_X3Y180         FDRE (Hold_fdre_C_D)         0.060     0.689    i_1_reg_166_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_reg_78_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.968%)  route 0.139ns (52.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.617     0.617    ap_clk
    SLICE_X4Y181         FDRE                                         r  i_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_fdre_C_Q)         0.100     0.717 r  i_reg_78_reg[1]/Q
                         net (fo=4, routed)           0.139     0.856    i_reg_78_reg_n_2_[1]
    SLICE_X4Y181         LUT5 (Prop_lut5_I0_O)        0.028     0.884 r  i_reg_78[1]_i_1/O
                         net (fo=1, routed)           0.000     0.884    i_reg_78[1]_i_1_n_2
    SLICE_X4Y181         FDRE                                         r  i_reg_78_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X4Y181         FDRE                                         r  i_reg_78_reg[1]/C
                         clock pessimism             -0.188     0.627    
    SLICE_X4Y181         FDRE (Hold_fdre_C_D)         0.061     0.688    i_reg_78_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_1_reg_166_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_reg_78_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.645%)  route 0.159ns (55.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.618     0.618    ap_clk
    SLICE_X3Y180         FDRE                                         r  i_1_reg_166_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     0.718 r  i_1_reg_166_reg[2]/Q
                         net (fo=4, routed)           0.159     0.877    i_1_reg_166[2]
    SLICE_X5Y180         LUT5 (Prop_lut5_I1_O)        0.028     0.905 r  i_reg_78[2]_i_1/O
                         net (fo=1, routed)           0.000     0.905    i_reg_78[2]_i_1_n_2
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[2]/C
                         clock pessimism             -0.169     0.646    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.060     0.706    i_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            0.700         4.000       3.300      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X2Y181  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X2Y180  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X2Y181  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X1Y182  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X1Y184  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X4Y181  ap_reg_ppiten_pp0_it0_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X2Y180  ap_reg_ppiten_pp0_it1_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X4Y181  exitcond1_reg_162_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.000       3.300      SLICE_X5Y180  i_1_reg_166_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y180  ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X1Y182  ap_CS_fsm_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X1Y184  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X1Y184  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y180  ap_reg_ppiten_pp0_it1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X3Y180  i_1_reg_166_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X0Y184  j_reg_89_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y180  ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y180  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X1Y184  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X1Y184  ap_reg_ioackin_spk_id_out_V_V_TREADY_reg/C



