$date
	Sat Mar 30 11:59:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_21_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
1$
0#
0"
#15
0$
#20
1!
1$
1#
#25
0!
0$
#30
0$
0#
1!
1"
#35
0!
1$
#40
0$
1!
1#
#45
1$
#50
0$
