
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.182219                       # Number of seconds simulated
sim_ticks                                182219256464                       # Number of ticks simulated
final_tick                               182219256464                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238514                       # Simulator instruction rate (inst/s)
host_op_rate                                   271637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              304009089                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194168                       # Number of bytes of host memory used
host_seconds                                   599.39                       # Real time elapsed on the host
sim_insts                                   142962423                       # Number of instructions simulated
sim_ops                                     162815703                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1738432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       115968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1883776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1522048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1522048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            27163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         23782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             161212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9540331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        636420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10337963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        161212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           161212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8352838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8352838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8352838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            161212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9540331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       636420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18690802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23782                       # Number of write requests accepted
system.mem_ctrls.readBursts                     58868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1883776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1521056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1883776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1522048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5894                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  181035351049                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 58868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                47564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.154273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    62.570411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    21.689360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          5023      9.61%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        44220     84.62%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         2919      5.59%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           29      0.06%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           25      0.05%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            9      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            5      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           17      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52258                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.326252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.226527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.332727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2632     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.032246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.017554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              145      5.50%      5.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.14%      6.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2246     85.20%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      1.06%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      6.98%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1956959094                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3134319094                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  294340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33243.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53243.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31632                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22511                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3401897.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 93280530                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             49164326.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                69228768                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               44490888                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             71959680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            117250632                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         4374861.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    131325587.400000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    1020739.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     523620279.600000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1105716292.499999                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              6.068054                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         178264734310                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     24634162                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     387180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 170806862464                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    283497479                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2362976251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8354106108                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                26212393                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15184634                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             60029                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9729507                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9728771                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.992435                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3726197                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             134                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        218750609                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              69981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      145117654                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26212393                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13454980                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     218585905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  120950                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          356                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  96385365                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          218716819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.755366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.838850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                110249705     50.41%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 51723062     23.65%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 56744052     25.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            218716819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119828                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.663393                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18177745                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             118601035                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  57852659                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              24025215                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  60165                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              9628764                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   315                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              163200030                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                235796                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  60165                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 30407919                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10919394                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       74636085                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  69317869                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              33375387                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              162960969                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                117257                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1567164                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                7864831                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                9803435                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           181075151                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             732490301                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        165389810                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                73                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             180869185                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   205962                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3609443                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        3609442                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  30194851                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30689050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25871319                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3001493                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  155701325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             7218867                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 162918418                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               119                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          104486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     218716819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.744883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.837979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           111809181     51.12%     51.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50896858     23.27%     74.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            56010780     25.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       218716819                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 933832     14.85%     14.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5353276     85.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             104553177     64.18%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1805154      1.11%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    3      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30688923     18.84%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25871104     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              21      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             28      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              162918418                       # Type of FU issued
system.cpu.iq.rate                           0.744768                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6287110                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038591                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          550840775                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         163025017                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    162916082                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 109                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 81                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              169205466                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1205178                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3312                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          352                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  60165                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2605                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2269                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           162920197                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30689050                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             25871319                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3609442                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2040                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            420                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          59169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          688                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                59857                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             162917227                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30688678                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1191                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                     56559721                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25814241                       # Number of branches executed
system.cpu.iew.exec_stores                   25871043                       # Number of stores executed
system.cpu.iew.exec_rate                     0.744762                       # Inst execution rate
system.cpu.iew.wb_sent                      162916433                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     162916125                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  68232664                       # num instructions producing a value
system.cpu.iew.wb_consumers                  86175349                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.744757                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.791789                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          103795                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         7218864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59726                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    218654302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.744626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.846933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    113468999     51.89%     51.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     47554903     21.75%     73.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     57630400     26.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    218654302                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            142962423                       # Number of instructions committed
system.cpu.commit.committedOps              162815703                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       56556703                       # Number of memory references committed
system.cpu.commit.loads                      30685737                       # Number of loads committed
system.cpu.commit.membars                     3609423                       # Number of memory barriers committed
system.cpu.commit.branches                   25813820                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         39                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 137060354                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3609590                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        104454287     64.15%     64.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1804712      1.11%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        30685726     18.85%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       25870939     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           11      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           27      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         162815703                       # Class of committed instruction
system.cpu.commit.bw_lim_events              57630400                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    323943153                       # The number of ROB reads
system.cpu.rob.rob_writes                   325901517                       # The number of ROB writes
system.cpu.timesIdled                             387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   142962423                       # Number of Instructions Simulated
system.cpu.committedOps                     162815703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.530127                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.530127                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.653541                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.653541                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                165228057                       # number of integer regfile reads
system.cpu.int_regfile_writes               101622726                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        51                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       31                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 586228741                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70402544                       # number of cc regfile writes
system.cpu.misc_regfile_reads                85434776                       # number of misc regfile reads
system.cpu.misc_regfile_writes               14437689                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            619437                       # number of replacements
system.cpu.dcache.tags.tagsinuse           993.513826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56538514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            620461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.123397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   993.513826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.970228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229256945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229256945                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     27678589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27678589                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21641064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21641064                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      3609421                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      3609421                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      3609422                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      3609422                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49319653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49319653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49319671                       # number of overall hits
system.cpu.dcache.overall_hits::total        49319671                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       620457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       620457                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       620594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         620594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       620606                       # number of overall misses
system.cpu.dcache.overall_misses::total        620606                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14731605                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14731605                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11944355346                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11944355346                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11959086951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11959086951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11959086951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11959086951                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27678726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27678726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     22261521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22261521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      3609422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      3609422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      3609422                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      3609422                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49940247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49940247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49940277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49940277                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027871                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012427                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012427                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012427                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012427                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 107529.963504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107529.963504                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19250.899492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19250.899492                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19270.387646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19270.387646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19270.015035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19270.015035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       619437                       # number of writebacks
system.cpu.dcache.writebacks::total            619437                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       620359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       620359                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       620452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       620452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       620460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       620460                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9981006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9981006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  10903865875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10903865875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       857157                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       857157                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10913846881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10913846881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10914704038                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10914704038                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012424                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 107322.645161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107322.645161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17576.702966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17576.702966                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 107144.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107144.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17590.155050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17590.155050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17591.309735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17591.309735                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               132                       # number of replacements
system.cpu.icache.tags.tagsinuse           353.953859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96384797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          198322.627572                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   353.953859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.691316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.691316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         192771216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        192771216                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     96384797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96384797                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      96384797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96384797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     96384797                       # number of overall hits
system.cpu.icache.overall_hits::total        96384797                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          568                       # number of overall misses
system.cpu.icache.overall_misses::total           568                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     51757611                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51757611                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     51757611                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51757611                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     51757611                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51757611                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     96385365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96385365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     96385365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96385365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     96385365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96385365                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91122.554577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91122.554577                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 91122.554577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91122.554577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 91122.554577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91122.554577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8716                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               112                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.821429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46603844                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46603844                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46603844                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46603844                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46603844                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46603844                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95892.683128                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95892.683128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95892.683128                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            38771                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               38771                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4923549                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     23941                       # number of replacements
system.l2.tags.tagsinuse                  3749.537134                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  10748000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3748.981859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     0.555275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.915279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.915414                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20469195                       # Number of tag accesses
system.l2.tags.data_accesses                 20469195                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       619364                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           619364                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          179                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              179                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             593293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                593293                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                593294                       # number of demand (read+write) hits
system.l2.demand_hits::total                   593318                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   24                       # number of overall hits
system.l2.overall_hits::cpu.data               593294                       # number of overall hits
system.l2.overall_hits::total                  593318                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            27066                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27066                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              462                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 462                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27167                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27629                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                462                       # number of overall misses
system.l2.overall_misses::cpu.data              27167                       # number of overall misses
system.l2.overall_misses::total                 27629                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2928817171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2928817171                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     45520951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45520951                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10687390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10687390                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45520951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2939504561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2985025512                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45520951                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2939504561                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2985025512                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       619364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       619364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          179                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         620359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            620359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            620461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               620947                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           620461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              620947                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.043630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043630                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.950617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950617                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.990196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990196                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.950617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.043785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044495                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.950617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.043785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044495                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 108210.196224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108210.196224                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 98530.196970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98530.196970                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105815.742574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105815.742574                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 98530.196970                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 108201.294254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108039.578414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 98530.196970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 108201.294254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108039.578414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                23782                       # number of writebacks
system.l2.writebacks::total                     23782                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         1826                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1826                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        27066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27066                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         1826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29448                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    154739391                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    154739391                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2646736185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2646736185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40577728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40577728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9167460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9167460                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40577728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2655903645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2696481373                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40577728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2655903645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    154739391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2851220764                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.043630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.043779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.043779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047424                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 84742.273275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84742.273275                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 97788.228220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97788.228220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88404.636166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94509.896907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94509.896907                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97776.521187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97620.786800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97776.521187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 84742.273275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96822.221000                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         53375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2368                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23782                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27066                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27066                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3405824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3405824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               29434                       # Request fanout histogram
system.membus.reqLayer0.occupancy           173121442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          160738953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1240516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       619569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 182219256464                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       643146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             159                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           620359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          620359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1860359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1861463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     79353472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79393024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25774                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1522048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           646721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 646681     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     40      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             646721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2065551782                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1217010                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1550535367                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
