# Pseudo-Random-Bit-Sequence-Generator
The PDF attached consists of our results in Verilog HDL and a Hardware Implemention of the same. Collaborated with Adithya Bharadwaj and Gowtham P.
