Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 14 15:35:26 2019
| Host         : LAPTOP-HJ8BQ6UU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 288 register/latch pins with no clock driven by root clock pin: SPI_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 768 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.740        0.000                      0                 2807        0.109        0.000                      0                 2807        4.500        0.000                       0                  1155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.740        0.000                      0                 2807        0.109        0.000                      0                 2807        4.500        0.000                       0                  1155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA22_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.104ns (15.071%)  route 6.221ns (84.929%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.497    12.458    string_reader_n_215
    SLICE_X14Y41         FDRE                                         r  DATA22_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X14Y41         FDRE                                         r  DATA22_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y41         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA22_reg[1]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA23_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 1.104ns (15.206%)  route 6.156ns (84.794%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.432    12.393    string_reader_n_215
    SLICE_X12Y44         FDRE                                         r  DATA23_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.450    14.781    clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  DATA23_reg[14]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.726    14.199    DATA23_reg[14]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA11_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.104ns (15.292%)  route 6.115ns (84.708%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.391    12.352    string_reader_n_215
    SLICE_X12Y40         FDRE                                         r  DATA11_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.448    14.779    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  DATA11_reg[1]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X12Y40         FDRE (Setup_fdre_C_R)       -0.726    14.197    DATA11_reg[1]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA13_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.104ns (15.375%)  route 6.076ns (84.625%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.352    12.313    string_reader_n_215
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA13_reg[10]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA13_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.104ns (15.375%)  route 6.076ns (84.625%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.352    12.313    string_reader_n_215
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[14]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA13_reg[14]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA13_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.104ns (15.375%)  route 6.076ns (84.625%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.352    12.313    string_reader_n_215
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA13_reg[1]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA13_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.104ns (15.375%)  route 6.076ns (84.625%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.352    12.313    string_reader_n_215
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[8]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA13_reg[8]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA13_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.104ns (15.375%)  route 6.076ns (84.625%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.352    12.313    string_reader_n_215
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.449    14.780    clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  DATA13_reg[9]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.726    14.198    DATA13_reg[9]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA12_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.104ns (15.491%)  route 6.023ns (84.509%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.299    12.260    string_reader_n_215
    SLICE_X12Y45         FDRE                                         r  DATA12_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.450    14.781    clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  DATA12_reg[10]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.726    14.199    DATA12_reg[10]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 string_reader/RXString_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA12_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.104ns (15.491%)  route 6.023ns (84.509%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.414    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.623     5.133    string_reader/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  string_reader/RXString_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  string_reader/RXString_reg[12]/Q
                         net (fo=21, routed)          1.740     7.328    string_reader/RXString[12]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.452 r  string_reader/TXLen[3]_i_8/O
                         net (fo=5, routed)           0.500     7.953    string_reader/TXLen[3]_i_8_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  string_reader/TXLen[3]_i_5/O
                         net (fo=5, routed)           0.655     8.732    string_reader/TXLen[3]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  string_reader/DAC_Data6[18]_i_7/O
                         net (fo=2, routed)           0.487     9.343    string_reader/DAC_Data6[18]_i_7_n_0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  string_reader/DATA73[12]_i_3/O
                         net (fo=53, routed)          1.342    10.809    string_reader/DATA73[12]_i_3_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.961 r  string_reader/DATA73[15]_i_1/O
                         net (fo=120, routed)         1.299    12.260    string_reader_n_215
    SLICE_X12Y45         FDRE                                         r  DATA12_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.239    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        1.450    14.781    clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  DATA12_reg[14]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.726    14.199    DATA12_reg[14]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.551     1.423    string_sender/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  string_sender/TXBuffer_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  string_sender/TXBuffer_reg[245]/Q
                         net (fo=1, routed)           0.056     1.620    string_sender/TXBuffer_reg_n_0_[245]
    SLICE_X8Y74          LUT4 (Prop_lut4_I2_O)        0.045     1.665 r  string_sender/TXBuffer[253]_i_1/O
                         net (fo=1, routed)           0.000     1.665    string_sender/TXBuffer[253]
    SLICE_X8Y74          FDRE                                         r  string_sender/TXBuffer_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.817     1.934    string_sender/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  string_sender/TXBuffer_reg[253]/C
                         clock pessimism             -0.498     1.436    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     1.556    string_sender/TXBuffer_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DATA73_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.923%)  route 0.267ns (56.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.565     1.437    clk_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  DATA73_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  DATA73_reg[0]/Q
                         net (fo=2, routed)           0.267     1.868    string_reader/Reg_Out_reg[12][0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.913 r  string_reader/Reg_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    string_reader_n_162
    SLICE_X13Y47         FDRE                                         r  Reg_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.837     1.953    clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  Reg_Out_reg[0]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091     1.800    Reg_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.558     1.430    string_sender/clk_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  string_sender/TXBuffer_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  string_sender/TXBuffer_reg[77]/Q
                         net (fo=1, routed)           0.080     1.651    string_sender/TXBuffer_reg_n_0_[77]
    SLICE_X12Y67         LUT4 (Prop_lut4_I1_O)        0.049     1.700 r  string_sender/TXBuffer[85]_i_1/O
                         net (fo=1, routed)           0.000     1.700    string_sender/TXBuffer[85]
    SLICE_X12Y67         FDRE                                         r  string_sender/TXBuffer_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.825     1.942    string_sender/clk_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  string_sender/TXBuffer_reg[85]/C
                         clock pessimism             -0.499     1.443    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.131     1.574    string_sender/TXBuffer_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DATA73_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.658%)  route 0.318ns (60.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.565     1.437    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  DATA73_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  DATA73_reg[10]/Q
                         net (fo=2, routed)           0.318     1.919    string_reader/Reg_Out_reg[10]
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.964 r  string_reader/Reg_Out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.964    string_reader_n_152
    SLICE_X10Y48         FDRE                                         r  Reg_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.837     1.953    clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  Reg_Out_reg[10]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     1.829    Reg_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.557     1.429    string_sender/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  string_sender/TXBuffer_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  string_sender/TXBuffer_reg[100]/Q
                         net (fo=1, routed)           0.087     1.657    string_sender/TXBuffer_reg_n_0_[100]
    SLICE_X12Y68         LUT4 (Prop_lut4_I1_O)        0.045     1.702 r  string_sender/TXBuffer[108]_i_1/O
                         net (fo=1, routed)           0.000     1.702    string_sender/TXBuffer[108]
    SLICE_X12Y68         FDRE                                         r  string_sender/TXBuffer_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.824     1.941    string_sender/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  string_sender/TXBuffer_reg[108]/C
                         clock pessimism             -0.499     1.442    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.120     1.562    string_sender/TXBuffer_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.552     1.424    string_sender/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  string_sender/TXBuffer_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  string_sender/TXBuffer_reg[182]/Q
                         net (fo=1, routed)           0.087     1.652    string_sender/TXBuffer_reg_n_0_[182]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.697 r  string_sender/TXBuffer[190]_i_1/O
                         net (fo=1, routed)           0.000     1.697    string_sender/TXBuffer[190]
    SLICE_X8Y73          FDRE                                         r  string_sender/TXBuffer_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.818     1.935    string_sender/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  string_sender/TXBuffer_reg[190]/C
                         clock pessimism             -0.498     1.437    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     1.557    string_sender/TXBuffer_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 string_reader/RXUSB/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_reader/one_char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.884%)  route 0.111ns (44.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.595     1.467    string_reader/RXUSB/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  string_reader/RXUSB/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  string_reader/RXUSB/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.111     1.720    string_reader/usb_data[3]
    SLICE_X2Y44          FDRE                                         r  string_reader/one_char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.866     1.982    string_reader/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  string_reader/one_char_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.076     1.559    string_reader/one_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[157]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.557     1.429    string_sender/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  string_sender/TXBuffer_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  string_sender/TXBuffer_reg[157]/Q
                         net (fo=1, routed)           0.122     1.692    string_sender/TXBuffer_reg_n_0_[157]
    SLICE_X12Y68         LUT3 (Prop_lut3_I2_O)        0.048     1.740 r  string_sender/TXBuffer[165]_i_1/O
                         net (fo=1, routed)           0.000     1.740    string_sender/TXBuffer[165]
    SLICE_X12Y68         FDRE                                         r  string_sender/TXBuffer_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.824     1.941    string_sender/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  string_sender/TXBuffer_reg[165]/C
                         clock pessimism             -0.499     1.442    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.131     1.573    string_sender/TXBuffer_reg[165]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 string_sender/TXBuffer_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/ONE_BYTE_STR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.552     1.424    string_sender/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  string_sender/TXBuffer_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  string_sender/TXBuffer_reg[248]/Q
                         net (fo=1, routed)           0.110     1.675    string_sender/TXBuffer_reg_n_0_[248]
    SLICE_X11Y74         FDRE                                         r  string_sender/ONE_BYTE_STR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.817     1.934    string_sender/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  string_sender/ONE_BYTE_STR_reg[0]/C
                         clock pessimism             -0.498     1.436    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.070     1.506    string_sender/ONE_BYTE_STR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TXString_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            string_sender/TXBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.847    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.562     1.434    clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  TXString_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  TXString_reg[2]/Q
                         net (fo=1, routed)           0.112     1.687    string_sender/TXBuffer_reg[57]_0[1]
    SLICE_X13Y62         FDRE                                         r  string_sender/TXBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=1154, routed)        0.829     1.946    string_sender/clk_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  string_sender/TXBuffer_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.070     1.518    string_sender/TXBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y65    DAC_Data0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61    DAC_Data0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    DAC_Data0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    DAC_Data0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    DAC_Data0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    DAC_Data0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    DAC_Data0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y65    DAC_Data7_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y65    DAC_Data7_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65    DAC_Data0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    DAC_Data0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    DAC_Data0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    DAC_Data0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    DAC_Data0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    DAC_Data0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    DAC_Data7_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    DAC_Data7_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    DAC_Ready_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    DAC_Ready_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65    DAC_Data0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    DAC_Data7_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    DAC_Data7_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    DAC_Ready_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    DAC_Ready_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    DAC_Ready_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    DATA00_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    DATA20_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    DATA20_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   DATA20_reg[8]/C



