// Seed: 1327762026
module module_0;
  wire [-1 : -1] id_1 = 1'b0 && id_1 && -1 == -1, id_2 = id_2, id_3 = -1;
  logic id_4;
  ;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    output uwire id_10
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_2 = id_3 ? id_8 : 1 ? -1 : 1;
endmodule
