// Seed: 3888598359
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_7,
    input tri1 id_4,
    input wor id_5
);
  always_comb id_7 <= 1 | 1;
  id_8 :
  assert property (@(*) 1) @(posedge 1);
  wire id_9;
  integer id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_5),
      .id_3(1'b0 + 1 & id_3)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4
);
  assign id_3 = id_2;
  module_0(
      id_0, id_2, id_4, id_4, id_0, id_1
  );
endmodule
