pr_debug	,	F_8
SH7751_CS1_BASE_ADDR	,	V_44
SH7751_DEVICE_ID	,	V_15
SH4_PCICR_ARBM	,	V_60
SH7751_PCICONF1_MES	,	V_26
sh7751_pci_controller	,	V_9
SH4_PCICR	,	V_61
SH7751_WCR1	,	V_50
u32	,	T_2
reg	,	V_11
SH7751_CS4_BASE_ADDR	,	V_47
SH7751_WCR3	,	V_54
SH7751_WCR2	,	V_52
SH7751R_DEVICE_ID	,	V_17
PCI_BASE_CLASS_BRIDGE	,	V_28
id	,	V_10
__area_sdram_check	,	F_1
area	,	V_3
sh7751_pci_map	,	V_30
SH4_PCIMBR_MASK	,	V_39
SH7751_PCICONF1_BUM	,	V_25
SH4_PCICLKR	,	V_19
"PCI: Setting upper bits of Memory window to 0x%x\n"	,	L_5
window0	,	V_31
"PCI: Starting initialization.\n"	,	L_3
SH4_PCICR_PREFIX	,	V_58
SH4_PCICR_CFIN	,	V_59
size	,	V_32
SH7751_PCICONF1_WCC	,	V_23
SH4_PCIMBR	,	V_40
SH4_PCIBCR1	,	V_6
SH4_PCIBCR2	,	V_8
pci_channel	,	V_1
SH7751_MCR	,	V_56
SH7751_CS0_BASE_ADDR	,	V_43
word	,	V_4
SH4_PCIPINT	,	V_22
ENODEV	,	V_18
SH4_PCIPINT_D3	,	V_20
printk	,	F_3
pci_read_reg	,	F_7
SH4_PCIPINT_D0	,	V_21
"PCI: Setting upper bits of IO window to 0x%x\n"	,	L_6
SH7751_CS3_BASE_ADDR	,	V_46
SH7751_PCICONF1_PER	,	V_24
SH7751_BCR2	,	V_7
P2SEGADDR	,	F_10
SH7751_BCR1	,	V_5
pci_write_reg	,	F_4
SH7751_CS6_BASE_ADDR	,	V_49
pci_fixup_pcic	,	F_11
SH4_PCIMCR	,	V_57
__raw_writel	,	F_9
"PCI: Area %d is not configured for SDRAM. BCR1=0x%lx\n"	,	L_1
SH4_PCIWCR1	,	V_51
SH4_PCIWCR2	,	V_53
reg_base	,	V_13
SH4_PCIWCR3	,	V_55
__raw_readl	,	F_2
SH4_PCIIOBR	,	V_42
SH7751_PCICONF5	,	V_36
"PCI: Area %d is not 32 bit SDRAM. BCR2=0x%lx\n"	,	L_2
SH7751_CS2_BASE_ADDR	,	V_45
__raw_readw	,	F_5
SH4_PCILSR0	,	V_33
start	,	V_38
resources	,	V_37
sh7751_pci_init	,	F_6
SH7751_PCICONF0	,	V_14
SH7751_PCICONF1	,	V_27
SH7751_PCICONF2	,	V_29
SH7751_CS5_BASE_ADDR	,	V_48
"PCI: This is not an SH7751(R) (%x)\n"	,	L_4
__init	,	T_1
SH4_PCILAR0	,	V_35
SH4_PCIIOBR_MASK	,	V_41
chan	,	V_2
KERN_NOTICE	,	V_12
SH7751_VENDOR_ID	,	V_16
register_pci_controller	,	F_12
base	,	V_34
