{"related:PXb6TsX2R7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Orion 2.0: A power-area simulator for interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/5728901/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2011,"numCitations":272,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/67492/peh_orion2.0apower.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13422968541695079997&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:PXb6TsX2R7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13422968541695079997&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596897540315},{"title":"for Interconnection Networks Andrew B. Kahng, Bin Li, Li-Shiuan Peh, and Kambiz Samadi","url":"https://vlsicad.ucsd.edu/Publications/Journals/j103.ps","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh"],"year":0,"numCitations":0,"pdf":"https://vlsicad.ucsd.edu/Publications/Journals/j103.ps","relatedUrl":"http://scholar.google.com/scholar?q=related:XlAkhhTOakQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"vlsicad.ucsd.edu"},{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Improved on-chip router analytical power and area modeling","url":"https://ieeexplore.ieee.org/abstract/document/5419887/","authors":["AB Kahng","AB Kahng B Lin","AB Kahng B Lin K Samadi"],"year":2010,"numCitations":34,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.187.4052&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=5665992448173377377&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:YYdrpRymoU4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5665992448173377377&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Power and chip-area aware network-on-chip modeling for system on chip simulation","url":"https://dl.acm.org/citation.cfm?id=2643094.2643125","authors":["M Oveis"],"year":2014,"numCitations":0,"relatedUrl":"http://scholar.google.com/scholar?q=related:QlsynjmlShMJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1390105101883038530&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Communication modeling for system-level design","url":"https://ieeexplore.ieee.org/abstract/document/4815592/","authors":["AB Kahng","AB Kahng K Samadi"],"year":2008,"numCitations":0,"pdf":"https://vlsicad.ucsd.edu/Publications/Conferences/253/c253.pdf","relatedUrl":"http://scholar.google.com/scholar?q=related:yjNCr8Glg2AJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6954584500877800394&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Power and chip-area aware network-on-chip simulation","url":"https://digital.library.ryerson.ca/islandora/object/RULA:1816/datastream/OBJ/download/Power_and_chip-area_aware_network-on-chip_simulation.pdf","authors":["MO Gharan"],"year":2011,"numCitations":1,"pdf":"https://digital.library.ryerson.ca/islandora/object/RULA:1816/datastream/OBJ/download/Power_and_chip-area_aware_network-on-chip_simulation.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3395249756474302102&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:lt5hKqpZHi8J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"digital.library.ryerson.ca"},{"title":"GARNET: A detailed on-chip network model inside a full-system simulator","url":"https://ieeexplore.ieee.org/abstract/document/4919636/","authors":["N Agarwal","N Agarwal T Krishna","N Agarwal T Krishna LS Peh…"],"year":2009,"numCitations":674,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/73506/Peh_GARNET.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=12384643229494209104&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:UOryi2YX36sJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12384643229494209104&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Area and power modeling methodologies for networks-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/4152799/","authors":["P Meloni","P Meloni S Carta","P Meloni S Carta R Argiolas","P Meloni S Carta R Argiolas L Raffo…"],"year":2006,"numCitations":13,"pdf":"http://www.academia.edu/download/49307158/Area_and_Power_Modeling_Methodologies_fo20161002-8323-eqgagb.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11385519547476212108&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:jPmVkrR9AZ4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11385519547476212108&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}