
ServingBot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012648  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b14  08012818  08012818  00022818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801332c  0801332c  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801332c  0801332c  0002332c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013334  08013334  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08013334  08013334  00023334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801333c  0801333c  0002333c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08013344  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  200001e0  08013524  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  08013524  00030634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051c61  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e8e  00000000  00000000  00081e71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002400  00000000  00000000  00087d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002270  00000000  00000000  0008a100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ab77  00000000  00000000  0008c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f4bb  00000000  00000000  000b6ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6c8f  00000000  00000000  000d63a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001cd031  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ce2c  00000000  00000000  001cd084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012800 	.word	0x08012800

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08012800 	.word	0x08012800

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <_ZN6BNO055C1Ev>:

#include <stdio.h>
#include <string.h>

// UART2021/7/10
BNO055::BNO055()
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
{

}
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_ZN6BNO0554InitE17I2C_HandleTypeDefh>:

BNO055::BNO055(I2C_HandleTypeDef i2c_module,unsigned char device_address){
	Init(i2c_module, device_address);
}

void BNO055::Init(I2C_HandleTypeDef i2c_module,unsigned char device_address){
 8001042:	b084      	sub	sp, #16
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af02      	add	r7, sp, #8
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	f107 001c 	add.w	r0, r7, #28
 8001050:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	i2c_module_ = i2c_module;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3304      	adds	r3, #4
 8001058:	f107 011c 	add.w	r1, r7, #28
 800105c:	2254      	movs	r2, #84	; 0x54
 800105e:	4618      	mov	r0, r3
 8001060:	f00c fb7c 	bl	800d75c <memcpy>
	device_address_ = device_address;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 800106a:	701a      	strb	r2, [r3, #0]
	uint8_t bno_mode_senddata[] = {0x3d,0x08}; // 0x3d:  0x08:8byte
 800106c:	f640 033d 	movw	r3, #2109	; 0x83d
 8001070:	81bb      	strh	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001072:	b672      	cpsid	i
}
 8001074:	bf00      	nop
	__disable_irq(); // 
	HAL_I2C_Master_Transmit(&i2c_module, device_address<<1, bno_mode_senddata, 2, 100);
 8001076:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 800107a:	b29b      	uxth	r3, r3
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	b299      	uxth	r1, r3
 8001080:	f107 020c 	add.w	r2, r7, #12
 8001084:	f107 001c 	add.w	r0, r7, #28
 8001088:	2364      	movs	r3, #100	; 0x64
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2302      	movs	r3, #2
 800108e:	f007 faf7 	bl	8008680 <HAL_I2C_Master_Transmit>
  __ASM volatile ("cpsie i" : : : "memory");
 8001092:	b662      	cpsie	i
}
 8001094:	bf00      	nop
	__enable_irq(); // 
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010a0:	b004      	add	sp, #16
 80010a2:	4770      	bx	lr

080010a4 <_ZN6BNO05512GetYawRadianEv>:

float BNO055::GetYawRadian()
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	EULAR e = GetEular();
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f8b7 	bl	8001220 <_ZN6BNO0558GetEularEv>
 80010b2:	eef0 6a40 	vmov.f32	s13, s0
 80010b6:	eeb0 7a60 	vmov.f32	s14, s1
 80010ba:	eef0 7a41 	vmov.f32	s15, s2
 80010be:	edc7 6a03 	vstr	s13, [r7, #12]
 80010c2:	ed87 7a04 	vstr	s14, [r7, #16]
 80010c6:	edc7 7a05 	vstr	s15, [r7, #20]
	return e.z;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	ee07 3a90 	vmov	s15, r3
}
 80010d0:	eeb0 0a67 	vmov.f32	s0, s15
 80010d4:	3718      	adds	r7, #24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <_ZN6BNO05513GetQuaternionEv>:

QUATERNION BNO055::GetQuaternion(){
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b099      	sub	sp, #100	; 0x64
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	6178      	str	r0, [r7, #20]
	uint8_t bno_readquat_address = 0x20; // 
 80010e4:	2320      	movs	r3, #32
 80010e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  __ASM volatile ("cpsid i" : : : "memory");
 80010ea:	b672      	cpsid	i
}
 80010ec:	bf00      	nop
	uint8_t bno_receivedata[16];
	short quat[4];
	__disable_irq(); // 
	HAL_I2C_Master_Transmit(&i2c_module_, device_address_<<1, &bno_readquat_address, 1, 1000);
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	1d18      	adds	r0, r3, #4
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	b299      	uxth	r1, r3
 80010fc:	f107 0247 	add.w	r2, r7, #71	; 0x47
 8001100:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	f007 faba 	bl	8008680 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2c_module_, device_address_<<1, bno_receivedata, 8, 100); // 8byte
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	1d18      	adds	r0, r3, #4
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b29b      	uxth	r3, r3
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	b299      	uxth	r1, r3
 800111a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800111e:	2364      	movs	r3, #100	; 0x64
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2308      	movs	r3, #8
 8001124:	f007 fbaa 	bl	800887c <HAL_I2C_Master_Receive>
  __ASM volatile ("cpsie i" : : : "memory");
 8001128:	b662      	cpsie	i
}
 800112a:	bf00      	nop
	__enable_irq(); // 

	// MSB[0], LSB[0], MSB[1], ~ 
	quat[0] = bno_receivedata[1] << 8 | bno_receivedata[0];
 800112c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21b      	sxth	r3, r3
 800113e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	quat[1] = bno_receivedata[3] << 8 | bno_receivedata[2];
 8001140:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21a      	sxth	r2, r3
 8001148:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800114c:	b21b      	sxth	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b21b      	sxth	r3, r3
 8001152:	85fb      	strh	r3, [r7, #46]	; 0x2e
	quat[2] = bno_receivedata[5] << 8 | bno_receivedata[4];
 8001154:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21a      	sxth	r2, r3
 800115c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	863b      	strh	r3, [r7, #48]	; 0x30
	quat[3] = bno_receivedata[7] << 8 | bno_receivedata[6];
 8001168:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001174:	b21b      	sxth	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b21b      	sxth	r3, r3
 800117a:	867b      	strh	r3, [r7, #50]	; 0x32

	QUATERNION q = { (float)quat[1]/16384.0,(float)quat[2]/16384.0,(float)quat[3]/16384.0,(float)quat[0]/16384.0 };
 800117c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001188:	eddf 6a23 	vldr	s13, [pc, #140]	; 8001218 <_ZN6BNO05513GetQuaternionEv+0x13c>
 800118c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001190:	edc7 7a07 	vstr	s15, [r7, #28]
 8001194:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a0:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001218 <_ZN6BNO05513GetQuaternionEv+0x13c>
 80011a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a8:	edc7 7a08 	vstr	s15, [r7, #32]
 80011ac:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80011b0:	ee07 3a90 	vmov	s15, r3
 80011b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b8:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001218 <_ZN6BNO05513GetQuaternionEv+0x13c>
 80011bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 80011c4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d0:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001218 <_ZN6BNO05513GetQuaternionEv+0x13c>
 80011d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	return q;
 80011dc:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011ea:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80011ec:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80011ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80011f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011f2:	ee06 0a10 	vmov	s12, r0
 80011f6:	ee06 1a90 	vmov	s13, r1
 80011fa:	ee07 2a10 	vmov	s14, r2
 80011fe:	ee07 3a90 	vmov	s15, r3
}
 8001202:	eeb0 0a46 	vmov.f32	s0, s12
 8001206:	eef0 0a66 	vmov.f32	s1, s13
 800120a:	eeb0 1a47 	vmov.f32	s2, s14
 800120e:	eef0 1a67 	vmov.f32	s3, s15
 8001212:	375c      	adds	r7, #92	; 0x5c
 8001214:	46bd      	mov	sp, r7
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	46800000 	.word	0x46800000
 800121c:	00000000 	.word	0x00000000

08001220 <_ZN6BNO0558GetEularEv>:

	EULAR e = { quat[0],  quat[1],  quat[2] };
	return e;
}
*/
EULAR BNO055::GetEular(){
 8001220:	b5b0      	push	{r4, r5, r7, lr}
 8001222:	b09a      	sub	sp, #104	; 0x68
 8001224:	af00      	add	r7, sp, #0
 8001226:	6178      	str	r0, [r7, #20]

	QUATERNION q = GetQuaternion();
 8001228:	6978      	ldr	r0, [r7, #20]
 800122a:	f7ff ff57 	bl	80010dc <_ZN6BNO05513GetQuaternionEv>
 800122e:	eeb0 6a40 	vmov.f32	s12, s0
 8001232:	eef0 6a60 	vmov.f32	s13, s1
 8001236:	eeb0 7a41 	vmov.f32	s14, s2
 800123a:	eef0 7a61 	vmov.f32	s15, s3
 800123e:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8001242:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 8001246:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800124a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	EULAR e;
	// roll (x-axis rotation)
	double sinr_cosp = +2.0 * (q.w * q.x + q.y * q.z);
 800124e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001252:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001256:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800125e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	ee17 0a90 	vmov	r0, s15
 800126e:	f7ff f98b 	bl	8000588 <__aeabi_f2d>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	f7ff f829 	bl	80002cc <__adddf3>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	double cosr_cosp = +1.0 - 2.0 * (q.x * q.x + q.y * q.y);
 8001282:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001286:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800128a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800128e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001292:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800129a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129e:	ee17 0a90 	vmov	r0, s15
 80012a2:	f7ff f971 	bl	8000588 <__aeabi_f2d>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	f7ff f80f 	bl	80002cc <__adddf3>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	f04f 0000 	mov.w	r0, #0
 80012b6:	4960      	ldr	r1, [pc, #384]	; (8001438 <_ZN6BNO0558GetEularEv+0x218>)
 80012b8:	f7ff f806 	bl	80002c8 <__aeabi_dsub>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	e.x = atan2(sinr_cosp, cosr_cosp);
 80012c4:	ed97 1b16 	vldr	d1, [r7, #88]	; 0x58
 80012c8:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80012cc:	f00a ff92 	bl	800c1f4 <atan2>
 80012d0:	ec53 2b10 	vmov	r2, r3, d0
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fca6 	bl	8000c28 <__aeabi_d2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	61bb      	str	r3, [r7, #24]

	// pitch (y-axis rotation)
	double sinp = +2.0 * (q.w * q.y - q.z * q.x);
 80012e0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80012e4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80012e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ec:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80012f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80012f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fc:	ee17 0a90 	vmov	r0, s15
 8001300:	f7ff f942 	bl	8000588 <__aeabi_f2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	f7fe ffe0 	bl	80002cc <__adddf3>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	if (fabs(sinp) >= 1)
 8001314:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8001316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001318:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	4b45      	ldr	r3, [pc, #276]	; (8001438 <_ZN6BNO0558GetEularEv+0x218>)
 8001322:	4620      	mov	r0, r4
 8001324:	4629      	mov	r1, r5
 8001326:	f7ff fc0d 	bl	8000b44 <__aeabi_dcmpge>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d00e      	beq.n	800134e <_ZN6BNO0558GetEularEv+0x12e>
		e.y = copysign(3.1415926535 / 2, sinp); // use 90 degrees if out of range
 8001330:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8001334:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 8001430 <_ZN6BNO0558GetEularEv+0x210>
 8001338:	f00a fe8e 	bl	800c058 <copysign>
 800133c:	ec53 2b10 	vmov	r2, r3, d0
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fc70 	bl	8000c28 <__aeabi_d2f>
 8001348:	4603      	mov	r3, r0
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	e00b      	b.n	8001366 <_ZN6BNO0558GetEularEv+0x146>
	else
		e.y = asin(sinp);
 800134e:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 8001352:	f00a ff15 	bl	800c180 <asin>
 8001356:	ec53 2b10 	vmov	r2, r3, d0
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fc63 	bl	8000c28 <__aeabi_d2f>
 8001362:	4603      	mov	r3, r0
 8001364:	61fb      	str	r3, [r7, #28]

	// yaw (z-axis rotation)
	double siny_cosp = +2.0 * (q.w * q.z + q.x * q.y);
 8001366:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800136a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800136e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001372:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001376:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800137a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800137e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001382:	ee17 0a90 	vmov	r0, s15
 8001386:	f7ff f8ff 	bl	8000588 <__aeabi_f2d>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	f7fe ff9d 	bl	80002cc <__adddf3>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	double cosy_cosp = +1.0 - 2.0 * (q.y * q.y + q.z * q.z);
 800139a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800139e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80013aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80013ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f7ff f8e5 	bl	8000588 <__aeabi_f2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	f7fe ff83 	bl	80002cc <__adddf3>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	f04f 0000 	mov.w	r0, #0
 80013ce:	491a      	ldr	r1, [pc, #104]	; (8001438 <_ZN6BNO0558GetEularEv+0x218>)
 80013d0:	f7fe ff7a 	bl	80002c8 <__aeabi_dsub>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	e.z = atan2(siny_cosp, cosy_cosp);
 80013dc:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 80013e0:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80013e4:	f00a ff06 	bl	800c1f4 <atan2>
 80013e8:	ec53 2b10 	vmov	r2, r3, d0
 80013ec:	4610      	mov	r0, r2
 80013ee:	4619      	mov	r1, r3
 80013f0:	f7ff fc1a 	bl	8000c28 <__aeabi_d2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	623b      	str	r3, [r7, #32]

	return e;
 80013f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013fc:	f107 0218 	add.w	r2, r7, #24
 8001400:	ca07      	ldmia	r2, {r0, r1, r2}
 8001402:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001406:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001408:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800140a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800140c:	ee06 1a90 	vmov	s13, r1
 8001410:	ee07 2a10 	vmov	s14, r2
 8001414:	ee07 3a90 	vmov	s15, r3
}
 8001418:	eeb0 0a66 	vmov.f32	s0, s13
 800141c:	eef0 0a47 	vmov.f32	s1, s14
 8001420:	eeb0 1a67 	vmov.f32	s2, s15
 8001424:	3768      	adds	r7, #104	; 0x68
 8001426:	46bd      	mov	sp, r7
 8001428:	bdb0      	pop	{r4, r5, r7, pc}
 800142a:	bf00      	nop
 800142c:	f3af 8000 	nop.w
 8001430:	54411744 	.word	0x54411744
 8001434:	3ff921fb 	.word	0x3ff921fb
 8001438:	3ff00000 	.word	0x3ff00000

0800143c <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	ed87 0a01 	vstr	s0, [r7, #4]
 800145e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001462:	f00a fe0b 	bl	800c07c <cosf>
 8001466:	eef0 7a40 	vmov.f32	s15, s0
 800146a:	eeb0 0a67 	vmov.f32	s0, s15
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	ed87 0a01 	vstr	s0, [r7, #4]
 800147e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001482:	f00a fe3b 	bl	800c0fc <sinf>
 8001486:	eef0 7a40 	vmov.f32	s15, s0
 800148a:	eeb0 0a67 	vmov.f32	s0, s15
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <_Z8Clippingfff>:
// @param1[in]	: 
// @param1[in]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
float Clipping(float val, float lower_bound, float upper_bound)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	ed87 0a03 	vstr	s0, [r7, #12]
 800149e:	edc7 0a02 	vstr	s1, [r7, #8]
 80014a2:	ed87 1a01 	vstr	s2, [r7, #4]
    if(val < lower_bound) {
 80014a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80014aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	d502      	bpl.n	80014be <_Z8Clippingfff+0x2a>
        val = lower_bound;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	e00a      	b.n	80014d4 <_Z8Clippingfff+0x40>
    } else if(upper_bound < val) {
 80014be:	ed97 7a01 	vldr	s14, [r7, #4]
 80014c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	d501      	bpl.n	80014d4 <_Z8Clippingfff+0x40>
        val = upper_bound;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	60fb      	str	r3, [r7, #12]
    }
    return val;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	ee07 3a90 	vmov	s15, r3
}
 80014da:	eeb0 0a67 	vmov.f32	s0, s15
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f9e0 	bl	80018b8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <_ZNSt6vectorIfSaIfEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ffeb 	bl	80014e8 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	0000      	movs	r0, r0
	...

08001520 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff>:
// @param1[in]	: 
// @param2[in]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void ConvertBodyVel2WheelVelManuaRate(float p_x, float p_y, float p_th, float* p_vel_front, float* p_vel_left_back, float* p_vel_right_back, float translate_rate, float rotate_rate)
{
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b08c      	sub	sp, #48	; 0x30
 8001524:	af00      	add	r7, sp, #0
 8001526:	ed87 0a07 	vstr	s0, [r7, #28]
 800152a:	edc7 0a06 	vstr	s1, [r7, #24]
 800152e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001532:	6138      	str	r0, [r7, #16]
 8001534:	60f9      	str	r1, [r7, #12]
 8001536:	60ba      	str	r2, [r7, #8]
 8001538:	edc7 1a01 	vstr	s3, [r7, #4]
 800153c:	ed87 2a00 	vstr	s4, [r7]
	// 
	float x 	 = Clipping(p_x,         -1.0, 1.0);
 8001540:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001544:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8001548:	ed97 0a07 	vldr	s0, [r7, #28]
 800154c:	f7ff ffa2 	bl	8001494 <_Z8Clippingfff>
 8001550:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	float y	     = Clipping(p_y,         -1.0, 1.0);
 8001554:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001558:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 800155c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001560:	f7ff ff98 	bl	8001494 <_Z8Clippingfff>
 8001564:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float th	 = Clipping(p_th,        -1.0, 1.0);
 8001568:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800156c:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8001570:	ed97 0a05 	vldr	s0, [r7, #20]
 8001574:	f7ff ff8e 	bl	8001494 <_Z8Clippingfff>
 8001578:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	x   *= translate_rate;
 800157c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001580:	edd7 7a01 	vldr	s15, [r7, #4]
 8001584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001588:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	y   *= translate_rate;
 800158c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001590:	edd7 7a01 	vldr	s15, [r7, #4]
 8001594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001598:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	th *= rotate_rate;
 800159c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80015a0:	edd7 7a00 	vldr	s15, [r7]
 80015a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    // Fronty
    //*p_vel_front			= -1.0*p_vx -            0.0 *p_vy - L*p_omega;
    //*p_vel_left_back 	=  0.5*p_vx -  0.8660254*p_vy - L*p_omega;
    //*p_vel_right_back =  0.5*p_vx + 0.8660254*p_vy - L*p_omega;
	// Frontx
    *p_vel_front        =           0 * x +  1.0 * y  + th;
 80015ac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015b0:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80016e0 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff+0x1c0>
 80015b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015b8:	ee17 0a90 	vmov	r0, s15
 80015bc:	f7fe ffe4 	bl	8000588 <__aeabi_f2d>
 80015c0:	4604      	mov	r4, r0
 80015c2:	460d      	mov	r5, r1
 80015c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015c6:	f7fe ffdf 	bl	8000588 <__aeabi_f2d>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4620      	mov	r0, r4
 80015d0:	4629      	mov	r1, r5
 80015d2:	f7fe fe7b 	bl	80002cc <__adddf3>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4614      	mov	r4, r2
 80015dc:	461d      	mov	r5, r3
 80015de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015e0:	f7fe ffd2 	bl	8000588 <__aeabi_f2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4620      	mov	r0, r4
 80015ea:	4629      	mov	r1, r5
 80015ec:	f7fe fe6e 	bl	80002cc <__adddf3>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f7ff fb16 	bl	8000c28 <__aeabi_d2f>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	601a      	str	r2, [r3, #0]
    *p_vel_left_back    =  -0.8660254 * x -  0.5 * y  + th;
 8001602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001604:	f7fe ffc0 	bl	8000588 <__aeabi_f2d>
 8001608:	a331      	add	r3, pc, #196	; (adr r3, 80016d0 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff+0x1b0>)
 800160a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160e:	f7ff f813 	bl	8000638 <__aeabi_dmul>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4614      	mov	r4, r2
 8001618:	461d      	mov	r5, r3
 800161a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800161c:	f7fe ffb4 	bl	8000588 <__aeabi_f2d>
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	4b2f      	ldr	r3, [pc, #188]	; (80016e4 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff+0x1c4>)
 8001626:	f7ff f807 	bl	8000638 <__aeabi_dmul>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	4620      	mov	r0, r4
 8001630:	4629      	mov	r1, r5
 8001632:	f7fe fe49 	bl	80002c8 <__aeabi_dsub>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4614      	mov	r4, r2
 800163c:	461d      	mov	r5, r3
 800163e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001640:	f7fe ffa2 	bl	8000588 <__aeabi_f2d>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4620      	mov	r0, r4
 800164a:	4629      	mov	r1, r5
 800164c:	f7fe fe3e 	bl	80002cc <__adddf3>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4610      	mov	r0, r2
 8001656:	4619      	mov	r1, r3
 8001658:	f7ff fae6 	bl	8000c28 <__aeabi_d2f>
 800165c:	4602      	mov	r2, r0
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	601a      	str	r2, [r3, #0]
    *p_vel_right_back   =   0.8660254 * x -  0.5 * y  + th;
 8001662:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001664:	f7fe ff90 	bl	8000588 <__aeabi_f2d>
 8001668:	a31b      	add	r3, pc, #108	; (adr r3, 80016d8 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff+0x1b8>)
 800166a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166e:	f7fe ffe3 	bl	8000638 <__aeabi_dmul>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4614      	mov	r4, r2
 8001678:	461d      	mov	r5, r3
 800167a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800167c:	f7fe ff84 	bl	8000588 <__aeabi_f2d>
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff+0x1c4>)
 8001686:	f7fe ffd7 	bl	8000638 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4620      	mov	r0, r4
 8001690:	4629      	mov	r1, r5
 8001692:	f7fe fe19 	bl	80002c8 <__aeabi_dsub>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4614      	mov	r4, r2
 800169c:	461d      	mov	r5, r3
 800169e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80016a0:	f7fe ff72 	bl	8000588 <__aeabi_f2d>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4620      	mov	r0, r4
 80016aa:	4629      	mov	r1, r5
 80016ac:	f7fe fe0e 	bl	80002cc <__adddf3>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff fab6 	bl	8000c28 <__aeabi_d2f>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	601a      	str	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	3730      	adds	r7, #48	; 0x30
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bdb0      	pop	{r4, r5, r7, pc}
 80016ca:	bf00      	nop
 80016cc:	f3af 8000 	nop.w
 80016d0:	e6502b91 	.word	0xe6502b91
 80016d4:	bfebb67a 	.word	0xbfebb67a
 80016d8:	e6502b91 	.word	0xe6502b91
 80016dc:	3febb67a 	.word	0x3febb67a
 80016e0:	00000000 	.word	0x00000000
 80016e4:	3fe00000 	.word	0x3fe00000

080016e8 <_Z8RotationfffPfS_>:
// @param4[out]: x
// @param5[out]: y
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Rotation(float p_origin_x, float p_origin_y, float p_body_angle, float* p_result_x, float* p_result_y)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	ed2d 8b02 	vpush	{d8}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	ed87 0a05 	vstr	s0, [r7, #20]
 80016f6:	edc7 0a04 	vstr	s1, [r7, #16]
 80016fa:	ed87 1a03 	vstr	s2, [r7, #12]
 80016fe:	60b8      	str	r0, [r7, #8]
 8001700:	6079      	str	r1, [r7, #4]
    *p_result_x = p_origin_x * cos(p_body_angle) - p_origin_y * sin(p_body_angle);
 8001702:	ed97 0a03 	vldr	s0, [r7, #12]
 8001706:	f7ff fea5 	bl	8001454 <_ZSt3cosf>
 800170a:	eeb0 7a40 	vmov.f32	s14, s0
 800170e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001712:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001716:	ed97 0a03 	vldr	s0, [r7, #12]
 800171a:	f7ff feab 	bl	8001474 <_ZSt3sinf>
 800171e:	eeb0 7a40 	vmov.f32	s14, s0
 8001722:	edd7 7a04 	vldr	s15, [r7, #16]
 8001726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	edc3 7a00 	vstr	s15, [r3]
    *p_result_y = p_origin_x * sin(p_body_angle) + p_origin_y * cos(p_body_angle);
 8001734:	ed97 0a03 	vldr	s0, [r7, #12]
 8001738:	f7ff fe9c 	bl	8001474 <_ZSt3sinf>
 800173c:	eeb0 7a40 	vmov.f32	s14, s0
 8001740:	edd7 7a05 	vldr	s15, [r7, #20]
 8001744:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001748:	ed97 0a03 	vldr	s0, [r7, #12]
 800174c:	f7ff fe82 	bl	8001454 <_ZSt3cosf>
 8001750:	eeb0 7a40 	vmov.f32	s14, s0
 8001754:	edd7 7a04 	vldr	s15, [r7, #16]
 8001758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	edc3 7a00 	vstr	s15, [r3]
}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	ecbd 8b02 	vpop	{d8}
 8001770:	bd80      	pop	{r7, pc}

08001772 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      _Vector_base() = default;
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f000 f8ab 	bl	80018d8 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      vector() = default;
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff ffeb 	bl	8001772 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4618      	mov	r0, r3
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc>:
// @param2[in]	: 1
// @param3[in]	: 2
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
vector<string> SplitString2Token(string p_str, char p_token1, char p_token2)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08c      	sub	sp, #48	; 0x30
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	4611      	mov	r1, r2
 80017b4:	461a      	mov	r2, r3
 80017b6:	460b      	mov	r3, r1
 80017b8:	71fb      	strb	r3, [r7, #7]
 80017ba:	4613      	mov	r3, r2
 80017bc:	71bb      	strb	r3, [r7, #6]
	// 
	vector<string> splited_strings;
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff ffe4 	bl	800178c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
	// 
	string splitting_string;
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4618      	mov	r0, r3
 80017ca:	f00a fab8 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>

	for(int idx=0; idx<p_str.size(); idx++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d2:	68b8      	ldr	r0, [r7, #8]
 80017d4:	f00a fae0 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80017d8:	4602      	mov	r2, r0
 80017da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017dc:	429a      	cmp	r2, r3
 80017de:	bf8c      	ite	hi
 80017e0:	2301      	movhi	r3, #1
 80017e2:	2300      	movls	r3, #0
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d045      	beq.n	8001876 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xce>
	{
		// 
		if(p_str[idx] == p_token1 || p_str[idx] == p_token2)
 80017ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ec:	4619      	mov	r1, r3
 80017ee:	68b8      	ldr	r0, [r7, #8]
 80017f0:	f00a fad4 	bl	800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80017f4:	4603      	mov	r3, r0
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	79fa      	ldrb	r2, [r7, #7]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d009      	beq.n	8001812 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x6a>
 80017fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001800:	4619      	mov	r1, r3
 8001802:	68b8      	ldr	r0, [r7, #8]
 8001804:	f00a faca 	bl	800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001808:	4603      	mov	r3, r0
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	79ba      	ldrb	r2, [r7, #6]
 800180e:	429a      	cmp	r2, r3
 8001810:	d101      	bne.n	8001816 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x6e>
 8001812:	2301      	movs	r3, #1
 8001814:	e000      	b.n	8001818 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x70>
 8001816:	2300      	movs	r3, #0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d019      	beq.n	8001850 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xa8>
		{
			if(splitting_string.size() < 1)
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4618      	mov	r0, r3
 8001822:	f00a fab9 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	bf0c      	ite	eq
 800182c:	2301      	moveq	r3, #1
 800182e:	2300      	movne	r3, #0
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d11a      	bne.n	800186c <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xc4>
			{
				continue;
			}
			splited_strings.push_back(splitting_string);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f000 f85b 	bl	80018f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
			splitting_string = "";
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	491b      	ldr	r1, [pc, #108]	; (80018b4 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x10c>)
 8001848:	4618      	mov	r0, r3
 800184a:	f00a fb5c 	bl	800bf06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
 800184e:	e00e      	b.n	800186e <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xc6>
		}
		// 
		else
		{
			splitting_string += p_str[idx];
 8001850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001852:	4619      	mov	r1, r3
 8001854:	68b8      	ldr	r0, [r7, #8]
 8001856:	f00a faa1 	bl	800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800185a:	4603      	mov	r3, r0
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f00a fabb 	bl	800bde0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
 800186a:	e000      	b.n	800186e <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xc6>
				continue;
 800186c:	bf00      	nop
	for(int idx=0; idx<p_str.size(); idx++)
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	3301      	adds	r3, #1
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001874:	e7ad      	b.n	80017d2 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x2a>
		}
	}
	// 
	if(splitting_string.size() > 0)
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4618      	mov	r0, r3
 800187c:	f00a fa8c 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	bf14      	ite	ne
 8001886:	2301      	movne	r3, #1
 8001888:	2300      	moveq	r3, #0
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0xf4>
	{
		splited_strings.push_back(splitting_string);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f000 f82e 	bl	80018f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
	}

	return splited_strings;
 800189c:	bf00      	nop
	string splitting_string;
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4618      	mov	r0, r3
 80018a4:	f00a fa6c 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	return splited_strings;
 80018a8:	bf00      	nop
}
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	3730      	adds	r7, #48	; 0x30
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	08012818 	.word	0x08012818

080018b8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f83f 	bl	8001944 <_ZNSaIfEC1Ev>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 f847 	bl	800195c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 f8a2 	bl	8001a2a <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 f8aa 	bl	8001a42 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>
	{ }
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
       *  to it.  Due to the nature of a %vector this operation can be
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      void
      push_back(const value_type& __x)
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	429a      	cmp	r2, r3
 800190c:	d00d      	beq.n	800192a <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x32>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	4619      	mov	r1, r3
 8001918:	f000 f8d3 	bl	8001ac2 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
				     __x);
	    ++this->_M_impl._M_finish;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f103 0218 	add.w	r2, r3, #24
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 8001928:	e008      	b.n	800193c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x44>
	  _M_realloc_insert(end(), __x);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f8dc 	bl	8001ae8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
 8001930:	4603      	mov	r3, r0
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f000 f8fe 	bl	8001b38 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
      }
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_ZNSaIfEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 f9bb 	bl	8001cc8 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
	{ }
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
	if (__p)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f000 f99e 	bl	8001cde <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>
      }
 80019a2:	bf00      	nop
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 f994 	bl	8001cfc <_ZSt8_DestroyIPfEvT_S1_>
    }
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <_ZNSt6vectorIfSaIfEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	1d1a      	adds	r2, r3, #4
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f991 	bl	8001d16 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4618      	mov	r0, r3
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>:
      _S_use_relocate()
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f805 	bl	8001a14 <_ZNSt6vectorIfSaIfEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001a0a:	4603      	mov	r3, r0
      }
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_ZNSt6vectorIfSaIfEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8001a1c:	2301      	movs	r3, #1
      }
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fa37 	bl	8001ea6 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
	{ }
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
	if (__p)
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fa1a 	bl	8001ebc <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_j>
      }
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8001ab2:	68b9      	ldr	r1, [r7, #8]
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	f000 fa10 	bl	8001eda <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
    }
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>:
       *
       *  Calls <tt> __a.construct(__p, std::forward<Args>(__args)...) </tt>
      */
      template<typename _Up, typename... _Args>
	static void
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b084      	sub	sp, #16
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
	noexcept(noexcept(__a.construct(__p, std::forward<_Args>(__args)...)))
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 fa10 	bl	8001ef4 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f000 fa15 	bl	8001f0a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
 8001ae0:	bf00      	nop
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	1d1a      	adds	r2, r3, #4
 8001af4:	f107 030c 	add.w	r3, r7, #12
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 fa1d 	bl	8001f3a <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 f805 	bl	8001b20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001b16:	4603      	mov	r3, r0
      }
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8001b28:	2301      	movs	r3, #1
      }
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8001b38:	b5b0      	push	{r4, r5, r7, lr}
 8001b3a:	b08c      	sub	sp, #48	; 0x30
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
    void
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
 8001b44:	4a5e      	ldr	r2, [pc, #376]	; (8001cc0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>)
 8001b46:	2101      	movs	r1, #1
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f000 fa06 	bl	8001f5a <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc>
 8001b4e:	62b8      	str	r0, [r7, #40]	; 0x28
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
      pointer __old_start = this->_M_impl._M_start;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8001b5c:	68f8      	ldr	r0, [r7, #12]
 8001b5e:	f000 fa43 	bl	8001fe8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 8001b62:	4603      	mov	r3, r0
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	f107 0214 	add.w	r2, r7, #20
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	4611      	mov	r1, r2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fa49 	bl	8002008 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
 8001b76:	4603      	mov	r3, r0
 8001b78:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fa5c 	bl	800203c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj>
 8001b84:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8001b8a:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8001b8c:	69fa      	ldr	r2, [r7, #28]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	189d      	adds	r5, r3, r2
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f9a9 	bl	8001ef4 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4629      	mov	r1, r5
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff ff8a 	bl	8001ac2 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8001bb2:	f7ff ffaa 	bl	8001b0a <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d027      	beq.n	8001c0c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001bbc:	f107 0308 	add.w	r3, r7, #8
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 fa63 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff ff5f 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001bd2:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4621      	mov	r1, r4
 8001bd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bda:	f000 fa43 	bl	8002064 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
 8001bde:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8001be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be2:	3318      	adds	r3, #24
 8001be4:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001be6:	f107 0308 	add.w	r3, r7, #8
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 fa4e 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff4a 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001bfc:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c00:	6a39      	ldr	r1, [r7, #32]
 8001c02:	4620      	mov	r0, r4
 8001c04:	f000 fa2e 	bl	8002064 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
 8001c08:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001c0a:	e026      	b.n	8001c5a <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x122>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8001c0c:	f107 0308 	add.w	r3, r7, #8
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 fa3b 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001c16:	4603      	mov	r3, r0
 8001c18:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff ff37 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001c22:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4621      	mov	r1, r4
 8001c28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c2a:	f000 fa3a 	bl	80020a2 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 8001c2e:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8001c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c32:	3318      	adds	r3, #24
 8001c34:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 fa26 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001c40:	4603      	mov	r3, r0
 8001c42:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff ff22 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001c4c:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8001c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c50:	6a39      	ldr	r1, [r7, #32]
 8001c52:	4620      	mov	r0, r4
 8001c54:	f000 fa25 	bl	80020a2 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 8001c58:	62f8      	str	r0, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8001c5a:	f7ff ff56 	bl	8001b0a <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f083 0301 	eor.w	r3, r3, #1
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x146>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff0f 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001c72:	4603      	mov	r3, r0
 8001c74:	461a      	mov	r2, r3
 8001c76:	6a39      	ldr	r1, [r7, #32]
 8001c78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c7a:	f7ff ff14 	bl	8001aa6 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8001c7e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	10db      	asrs	r3, r3, #3
 8001c8a:	4a0e      	ldr	r2, [pc, #56]	; (8001cc4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>)
 8001c8c:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 8001c90:	461a      	mov	r2, r3
 8001c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c94:	f7ff fee9 	bl	8001a6a <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>
      this->_M_impl._M_start = __new_start;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ca2:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001ca4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	441a      	add	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	609a      	str	r2, [r3, #8]
    }
 8001cb8:	bf00      	nop
 8001cba:	3730      	adds	r7, #48	; 0x30
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc0:	0801281c 	.word	0x0801281c
 8001cc4:	aaaaaaab 	.word	0xaaaaaaab

08001cc8 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	60f8      	str	r0, [r7, #12]
 8001ce6:	60b9      	str	r1, [r7, #8]
 8001ce8:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	68b9      	ldr	r1, [r7, #8]
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f000 f9fd 	bl	80020ee <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>
 8001cf4:	bf00      	nop
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_ZSt8_DestroyIPfEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001d06:	6839      	ldr	r1, [r7, #0]
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f9fd 	bl	8002108 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8001d36:	b590      	push	{r4, r7, lr}
 8001d38:	b087      	sub	sp, #28
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	60f8      	str	r0, [r7, #12]
 8001d3e:	60b9      	str	r1, [r7, #8]
 8001d40:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 f9eb 	bl	800211e <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 8001d48:	4604      	mov	r4, r0
 8001d4a:	68f8      	ldr	r0, [r7, #12]
 8001d4c:	f000 f9f8 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8001d50:	4603      	mov	r3, r0
 8001d52:	1ae2      	subs	r2, r4, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	bf34      	ite	cc
 8001d5a:	2301      	movcc	r3, #1
 8001d5c:	2300      	movcs	r3, #0
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f009 ff20 	bl	800bbaa <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 f9e8 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8001d70:	4604      	mov	r4, r0
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f000 f9e4 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	f107 0208 	add.w	r2, r7, #8
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4611      	mov	r1, r2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 f9ea 	bl	8002160 <_ZSt3maxIjERKT_S2_S2_>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4423      	add	r3, r4
 8001d92:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f9d3 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d306      	bcc.n	8001db0 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x7a>
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f000 f9bb 	bl	800211e <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 8001da8:	4602      	mov	r2, r0
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d904      	bls.n	8001dba <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x84>
 8001db0:	68f8      	ldr	r0, [r7, #12]
 8001db2:	f000 f9b4 	bl	800211e <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 8001db6:	4603      	mov	r3, r0
 8001db8:	e000      	b.n	8001dbc <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x86>
 8001dba:	697b      	ldr	r3, [r7, #20]
      }
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	371c      	adds	r7, #28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd90      	pop	{r4, r7, pc}

08001dc4 <_ZNSt6vectorIfSaIfEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	f107 030c 	add.w	r3, r7, #12
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff9e 	bl	8001d16 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
#endif
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001de4:	b590      	push	{r4, r7, lr}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f835 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8001df4:	4603      	mov	r3, r0
 8001df6:	681c      	ldr	r4, [r3, #0]
 8001df8:	6838      	ldr	r0, [r7, #0]
 8001dfa:	f000 f830 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	1ae3      	subs	r3, r4, r3
 8001e04:	109b      	asrs	r3, r3, #2
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd90      	pop	{r4, r7, pc}

08001e0e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d006      	beq.n	8001e2c <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x1e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6839      	ldr	r1, [r7, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 f9b0 	bl	8002188 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	e000      	b.n	8001e2e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x20>
 8001e2c:	2300      	movs	r3, #0
      }
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8001e36:	b590      	push	{r4, r7, lr}
 8001e38:	b089      	sub	sp, #36	; 0x24
 8001e3a:	af02      	add	r7, sp, #8
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
 8001e42:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8001e44:	f88d 4000 	strb.w	r4, [sp]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f9a9 	bl	80021a6 <_ZNSt6vectorIfSaIfEE14_S_do_relocateEPfS2_S2_RS0_St17integral_constantIbLb1EE>
 8001e54:	4603      	mov	r3, r0
      }
 8001e56:	4618      	mov	r0, r3
 8001e58:	371c      	adds	r7, #28
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd90      	pop	{r4, r7, pc}

08001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
 8001e80:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 f9a1 	bl	80021ca <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 8001e88:	4604      	mov	r4, r0
 8001e8a:	68b8      	ldr	r0, [r7, #8]
 8001e8c:	f000 f99d 	bl	80021ca <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 8001e90:	4601      	mov	r1, r0
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	4620      	mov	r0, r4
 8001e98:	f000 f9a6 	bl	80021e8 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>
 8001e9c:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd90      	pop	{r4, r7, pc}

08001ea6 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	68b9      	ldr	r1, [r7, #8]
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 f99c 	bl	800220a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_j>
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
 8001ee2:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001ee4:	6839      	ldr	r1, [r7, #0]
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f99c 	bl	8002224 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
    }
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
      }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8001f0a:	b590      	push	{r4, r7, lr}
 8001f0c:	b085      	sub	sp, #20
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	60f8      	str	r0, [r7, #12]
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
	noexcept(noexcept(::new((void *)__p)
			    _Up(std::forward<_Args>(__args)...)))
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ffec 	bl	8001ef4 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8001f1c:	4604      	mov	r4, r0
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	4619      	mov	r1, r3
 8001f22:	2018      	movs	r0, #24
 8001f24:	f7ff fa8a 	bl	800143c <_ZnwjPv>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4621      	mov	r1, r4
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f00a f841 	bl	800bfb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8001f32:	bf00      	nop
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd90      	pop	{r4, r7, pc}

08001f3a <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8001f5a:	b590      	push	{r4, r7, lr}
 8001f5c:	b087      	sub	sp, #28
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f000 f974 	bl	8002254 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001f6c:	4604      	mov	r4, r0
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f982 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f74:	4603      	mov	r3, r0
 8001f76:	1ae2      	subs	r2, r4, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	bf34      	ite	cc
 8001f7e:	2301      	movcc	r3, #1
 8001f80:	2300      	movcs	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d002      	beq.n	8001f8e <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f009 fe0e 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 f972 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f94:	4604      	mov	r4, r0
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f000 f96e 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	613b      	str	r3, [r7, #16]
 8001fa0:	f107 0208 	add.w	r2, r7, #8
 8001fa4:	f107 0310 	add.w	r3, r7, #16
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 f8d8 	bl	8002160 <_ZSt3maxIjERKT_S2_S2_>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4423      	add	r3, r4
 8001fb6:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f000 f95d 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d306      	bcc.n	8001fd4 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x7a>
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f000 f944 	bl	8002254 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d904      	bls.n	8001fde <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x84>
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 f93d 	bl	8002254 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	e000      	b.n	8001fe0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x86>
 8001fde:	697b      	ldr	r3, [r7, #20]
      }
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}

08001fe8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	f107 030c 	add.w	r3, r7, #12
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff9e 	bl	8001f3a <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4618      	mov	r0, r3
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f83a 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8002018:	4603      	mov	r3, r0
 800201a:	681c      	ldr	r4, [r3, #0]
 800201c:	6838      	ldr	r0, [r7, #0]
 800201e:	f000 f835 	bl	800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8002022:	4603      	mov	r3, r0
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1ae3      	subs	r3, r4, r3
 8002028:	10db      	asrs	r3, r3, #3
 800202a:	4a03      	ldr	r2, [pc, #12]	; (8002038 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_+0x30>)
 800202c:	fb02 f303 	mul.w	r3, r2, r3
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	bd90      	pop	{r4, r7, pc}
 8002038:	aaaaaaab 	.word	0xaaaaaaab

0800203c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d006      	beq.n	800205a <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj+0x1e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6839      	ldr	r1, [r7, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f000 f927 	bl	80022a4 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_j>
 8002056:	4603      	mov	r3, r0
 8002058:	e000      	b.n	800205c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj+0x20>
 800205a:	2300      	movs	r3, #0
      }
 800205c:	4618      	mov	r0, r3
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8002064:	b590      	push	{r4, r7, lr}
 8002066:	b089      	sub	sp, #36	; 0x24
 8002068:	af02      	add	r7, sp, #8
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8002072:	f88d 4000 	strb.w	r4, [sp]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f000 f920 	bl	80022c2 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
 8002082:	4603      	mov	r3, r0
      }
 8002084:	4618      	mov	r0, r3
 8002086:	371c      	adds	r7, #28
 8002088:	46bd      	mov	sp, r7
 800208a:	bd90      	pop	{r4, r7, pc}

0800208c <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80020a2:	b590      	push	{r4, r7, lr}
 80020a4:	b085      	sub	sp, #20
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
 80020ae:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f918 	bl	80022e6 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
 80020b6:	4604      	mov	r4, r0
 80020b8:	68b8      	ldr	r0, [r7, #8]
 80020ba:	f000 f914 	bl	80022e6 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
 80020be:	4601      	mov	r1, r0
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	4620      	mov	r0, r4
 80020c6:	f000 f91d 	bl	8002304 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>
 80020ca:	4603      	mov	r3, r0
    }
 80020cc:	4618      	mov	r0, r3
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}

080020d4 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static void
	destroy(allocator_type& __a, _Up* __p)
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
	noexcept(noexcept(__a.destroy(__p)))
	{ __a.destroy(__p); }
 80020de:	6839      	ldr	r1, [r7, #0]
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 f920 	bl	8002326 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>:
      deallocate(pointer __p, size_type)
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b084      	sub	sp, #16
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 80020fa:	68b8      	ldr	r0, [r7, #8]
 80020fc:	f009 fd3a 	bl	800bb74 <_ZdlPv>
      }
 8002100:	bf00      	nop
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <_ZNKSt6vectorIfSaIfEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4618      	mov	r0, r3
 800212a:	f000 f922 	bl	8002372 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800212e:	4603      	mov	r3, r0
 8002130:	4618      	mov	r0, r3
 8002132:	f000 f904 	bl	800233e <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 8002136:	4603      	mov	r3, r0
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	109b      	asrs	r3, r3, #2
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	429a      	cmp	r2, r3
 8002174:	d201      	bcs.n	800217a <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	e000      	b.n	800217c <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800217a:	687b      	ldr	r3, [r7, #4]
    }
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002192:	2200      	movs	r2, #0
 8002194:	6839      	ldr	r1, [r7, #0]
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f8f6 	bl	8002388 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>
 800219c:	4603      	mov	r3, r0
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <_ZNSt6vectorIfSaIfEE14_S_do_relocateEPfS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b084      	sub	sp, #16
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	60f8      	str	r0, [r7, #12]
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	607a      	str	r2, [r7, #4]
 80021b2:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f902 	bl	80023c4 <_ZSt12__relocate_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 80021c0:	4603      	mov	r3, r0
      }
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 f910 	bl	80023fe <_ZNSt13move_iteratorIPfEC1ES0_>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	607a      	str	r2, [r7, #4]
 80021f4:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 f90e 	bl	800241c <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 8002200:	4603      	mov	r3, r0
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_j>:
      deallocate(pointer __p, size_type)
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8002216:	68b8      	ldr	r0, [r7, #8]
 8002218:	f009 fcac 	bl	800bb74 <_ZdlPv>
      }
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
        __destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d00a      	beq.n	800224c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f902 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 800223c:	4603      	mov	r3, r0
 800223e:	4618      	mov	r0, r3
 8002240:	f000 f909 	bl	8002456 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>
	  for (; __first != __last; ++__first)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3318      	adds	r3, #24
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	e7f0      	b.n	800222e <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0xa>
	}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f920 	bl	80024a4 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8002264:	4603      	mov	r3, r0
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f900 	bl	800246c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
 800226c:	4603      	mov	r3, r0
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
	...

08002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	10db      	asrs	r3, r3, #3
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv+0x28>)
 800228e:	fb02 f303 	mul.w	r3, r2, r3
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	aaaaaaab 	.word	0xaaaaaaab

080022a4 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_j>:
      allocate(allocator_type& __a, size_type __n)
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80022ae:	2200      	movs	r2, #0
 80022b0:	6839      	ldr	r1, [r7, #0]
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f901 	bl	80024ba <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>
 80022b8:	4603      	mov	r3, r0
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b084      	sub	sp, #16
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 f910 	bl	80024fc <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 80022dc:	4603      	mov	r3, r0
      }
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 f91e 	bl	8002536 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
 8002310:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 f91c 	bl	8002554 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
 800231c:	4603      	mov	r3, r0
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:

      template<typename _Up>
	void
	destroy(_Up* __p)
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
	noexcept(noexcept( __p->~_Up()))
	{ __p->~_Up(); }
 8002330:	6838      	ldr	r0, [r7, #0]
 8002332:	f009 fd25 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8002346:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800234a:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 f913 	bl	8002578 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>
 8002352:	4603      	mov	r3, r0
 8002354:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8002356:	f107 0208 	add.w	r2, r7, #8
 800235a:	f107 030c 	add.w	r3, r7, #12
 800235e:	4611      	mov	r1, r2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f915 	bl	8002590 <_ZSt3minIjERKT_S2_S2_>
 8002366:	4603      	mov	r3, r0
 8002368:	681b      	ldr	r3, [r3, #0]
      }
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f90f 	bl	80025b8 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 800239a:	4602      	mov	r2, r0
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	4293      	cmp	r3, r2
 80023a0:	bf8c      	ite	hi
 80023a2:	2301      	movhi	r3, #1
 80023a4:	2300      	movls	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80023ac:	f009 fbf7 	bl	800bb9e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4618      	mov	r0, r3
 80023b6:	f009 fbdf 	bl	800bb78 <_Znwj>
 80023ba:	4603      	mov	r3, r0
      }
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <_ZSt12__relocate_aIPfS0_SaIfEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80023c4:	b5b0      	push	{r4, r5, r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
 80023d0:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f000 f8fc 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 80023d8:	4604      	mov	r4, r0
 80023da:	68b8      	ldr	r0, [r7, #8]
 80023dc:	f000 f8f8 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 80023e0:	4605      	mov	r5, r0
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f8f4 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 80023e8:	4602      	mov	r2, r0
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	4629      	mov	r1, r5
 80023ee:	4620      	mov	r0, r4
 80023f0:	f000 f8f9 	bl	80025e6 <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 80023f4:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bdb0      	pop	{r4, r5, r7, pc}

080023fe <_ZNSt13move_iteratorIPfEC1ES0_>:
      move_iterator(iterator_type __i)
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
 8002406:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	683a      	ldr	r2, [r7, #0]
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8002428:	2301      	movs	r3, #1
 800242a:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	68b9      	ldr	r1, [r7, #8]
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f000 f8f6 	bl	8002622 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>
 8002436:	4603      	mov	r3, r0
    }
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
    _Destroy(_Tp* __pointer)
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
    { __pointer->~_Tp(); }
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f009 fc8e 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_+0x34>)
 8002476:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f8e2 	bl	8002642 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
 800247e:	4603      	mov	r3, r0
 8002480:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8002482:	f107 0208 	add.w	r2, r7, #8
 8002486:	f107 030c 	add.w	r3, r7, #12
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f000 f87f 	bl	8002590 <_ZSt3minIjERKT_S2_S2_>
 8002492:	4603      	mov	r3, r0
 8002494:	681b      	ldr	r3, [r3, #0]
      }
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	05555555 	.word	0x05555555

080024a4 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b084      	sub	sp, #16
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f8c8 	bl	800265c <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	4293      	cmp	r3, r2
 80024d2:	bf8c      	ite	hi
 80024d4:	2301      	movhi	r3, #1
 80024d6:	2300      	movls	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80024de:	f009 fb5e 	bl	800bb9e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	4613      	mov	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4413      	add	r3, r2
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4618      	mov	r0, r3
 80024ee:	f009 fb43 	bl	800bb78 <_Znwj>
 80024f2:	4603      	mov	r3, r0
      }
 80024f4:	4618      	mov	r0, r3
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80024fc:	b5b0      	push	{r4, r5, r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
      return __relocate_a_1(std::__niter_base(__first),
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f000 f8b4 	bl	8002678 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 8002510:	4604      	mov	r4, r0
 8002512:	68b8      	ldr	r0, [r7, #8]
 8002514:	f000 f8b0 	bl	8002678 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 8002518:	4605      	mov	r5, r0
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f8ac 	bl	8002678 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 8002520:	4602      	mov	r2, r0
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	4629      	mov	r1, r5
 8002526:	4620      	mov	r0, r4
 8002528:	f000 f8b1 	bl	800268e <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 800252c:	4603      	mov	r3, r0
    }
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bdb0      	pop	{r4, r5, r7, pc}

08002536 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>:
      move_iterator(iterator_type __i)
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4618      	mov	r0, r3
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8002560:	2301      	movs	r3, #1
 8002562:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	68b9      	ldr	r1, [r7, #8]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f000 f8b6 	bl	80026da <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
 800256e:	4603      	mov	r3, r0
    }
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static size_type
      max_size(const allocator_type& __a) noexcept
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f819 	bl	80025b8 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 8002586:	4603      	mov	r3, r0
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d201      	bcs.n	80025aa <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	e000      	b.n	80025ac <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80025aa:	687b      	ldr	r3, [r7, #4]
    }
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80025c0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
      }
 80025c4:	4618      	mov	r0, r3
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <_ZSt12__niter_baseIPfET_S1_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    inline _Iterator
    __niter_base(_Iterator __it)
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4618      	mov	r0, r3
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b086      	sub	sp, #24
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	60f8      	str	r0, [r7, #12]
 80025ee:	60b9      	str	r1, [r7, #8]
 80025f0:	607a      	str	r2, [r7, #4]
 80025f2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	109b      	asrs	r3, r3, #2
 80025fc:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b00      	cmp	r3, #0
 8002602:	dd06      	ble.n	8002612 <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	461a      	mov	r2, r3
 800260a:	68f9      	ldr	r1, [r7, #12]
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f00b f8b3 	bl	800d778 <memmove>
      return __result + __count;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4413      	add	r3, r2
    }
 800261a:	4618      	mov	r0, r3
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002622:	b580      	push	{r7, lr}
 8002624:	b084      	sub	sp, #16
 8002626:	af00      	add	r7, sp, #0
 8002628:	60f8      	str	r0, [r7, #12]
 800262a:	60b9      	str	r1, [r7, #8]
 800262c:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 f880 	bl	8002738 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 8002638:	4603      	mov	r3, r0
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
      max_size(const allocator_type& __a) noexcept
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f806 	bl	800265c <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>
 8002650:	4603      	mov	r3, r0
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002664:	4b03      	ldr	r3, [pc, #12]	; (8002674 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv+0x18>)
      }
 8002666:	4618      	mov	r0, r3
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	05555555 	.word	0x05555555

08002678 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
    __niter_base(_Iterator __it)
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
    __relocate_a_1(_InputIterator __first, _InputIterator __last,
 800268e:	b590      	push	{r4, r7, lr}
 8002690:	b087      	sub	sp, #28
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	603b      	str	r3, [r7, #0]
      _ForwardIterator __cur = __result;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first, (void)++__cur)
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d013      	beq.n	80026d0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x42>
	std::__relocate_object_a(std::__addressof(*__cur),
 80026a8:	6978      	ldr	r0, [r7, #20]
 80026aa:	f7ff fec9 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 80026ae:	4604      	mov	r4, r0
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f7ff fec5 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 80026b6:	4603      	mov	r3, r0
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	4619      	mov	r1, r3
 80026bc:	4620      	mov	r0, r4
 80026be:	f000 f853 	bl	8002768 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
      for (; __first != __last; ++__first, (void)++__cur)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3318      	adds	r3, #24
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	3318      	adds	r3, #24
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	e7e7      	b.n	80026a0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x12>
      return __cur;
 80026d0:	697b      	ldr	r3, [r7, #20]
    }
 80026d2:	4618      	mov	r0, r3
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd90      	pop	{r4, r7, pc}

080026da <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80026da:	b590      	push	{r4, r7, lr}
 80026dc:	b087      	sub	sp, #28
 80026de:	af00      	add	r7, sp, #0
 80026e0:	60f8      	str	r0, [r7, #12]
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 80026ea:	f107 0208 	add.w	r2, r7, #8
 80026ee:	f107 030c 	add.w	r3, r7, #12
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f852 	bl	800279e <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d016      	beq.n	800272e <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x54>
		std::_Construct(std::__addressof(*__cur), *__first);
 8002700:	6978      	ldr	r0, [r7, #20]
 8002702:	f7ff fe9d 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 8002706:	4604      	mov	r4, r0
 8002708:	f107 030c 	add.w	r3, r7, #12
 800270c:	4618      	mov	r0, r3
 800270e:	f000 f868 	bl	80027e2 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
 8002712:	4603      	mov	r3, r0
 8002714:	4619      	mov	r1, r3
 8002716:	4620      	mov	r0, r4
 8002718:	f000 f86f 	bl	80027fa <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 800271c:	f107 030c 	add.w	r3, r7, #12
 8002720:	4618      	mov	r0, r3
 8002722:	f000 f84d 	bl	80027c0 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	3318      	adds	r3, #24
 800272a:	617b      	str	r3, [r7, #20]
 800272c:	e7dd      	b.n	80026ea <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x10>
	      return __cur;
 800272e:	697b      	ldr	r3, [r7, #20]
	}
 8002730:	4618      	mov	r0, r3
 8002732:	371c      	adds	r7, #28
 8002734:	46bd      	mov	sp, r7
 8002736:	bd90      	pop	{r4, r7, pc}

08002738 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f86f 	bl	8002828 <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800274a:	4604      	mov	r4, r0
 800274c:	68b8      	ldr	r0, [r7, #8]
 800274e:	f000 f86b 	bl	8002828 <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8002752:	4603      	mov	r3, r0
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	4619      	mov	r1, r3
 8002758:	4620      	mov	r0, r4
 800275a:	f000 f876 	bl	800284a <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>
 800275e:	4603      	mov	r3, r0
    }
 8002760:	4618      	mov	r0, r3
 8002762:	3714      	adds	r7, #20
 8002764:	46bd      	mov	sp, r7
 8002766:	bd90      	pop	{r4, r7, pc}

08002768 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
    __relocate_object_a(_Tp* __dest, _Up* __orig, _Allocator& __alloc)
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
      __traits::construct(__alloc, __dest, std::move(*__orig));
 8002774:	68b8      	ldr	r0, [r7, #8]
 8002776:	f000 f88b 	bl	8002890 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	68f9      	ldr	r1, [r7, #12]
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f890 	bl	80028a6 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
      __traits::destroy(__alloc, std::__addressof(*__orig));
 8002786:	68b8      	ldr	r0, [r7, #8]
 8002788:	f7ff fe5a 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 800278c:	4603      	mov	r3, r0
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff fc9f 	bl	80020d4 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
    }
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
    operator!=(const move_iterator<_Iterator>& __x,
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
    { return !(__x == __y); }
 80027a8:	6839      	ldr	r1, [r7, #0]
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f88e 	bl	80028cc <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f083 0301 	eor.w	r3, r3, #1
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
      operator++()
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	++_M_current;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f103 0218 	add.w	r2, r3, #24
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	601a      	str	r2, [r3, #0]
	return *this;
 80027d4:	687b      	ldr	r3, [r7, #4]
      }
 80027d6:	4618      	mov	r0, r3
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
      operator*() const
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
      { return static_cast<reference>(*_M_current); }
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>:
    _Construct(_T1* __p, _Args&&... __args)
 80027fa:	b590      	push	{r4, r7, lr}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
    { ::new(static_cast<void*>(__p)) _T1(std::forward<_Args>(__args)...); }
 8002804:	6838      	ldr	r0, [r7, #0]
 8002806:	f000 f877 	bl	80028f8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 800280a:	4604      	mov	r4, r0
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4619      	mov	r1, r3
 8002810:	2018      	movs	r0, #24
 8002812:	f7fe fe13 	bl	800143c <_ZnwjPv>
 8002816:	4603      	mov	r3, r0
 8002818:	4621      	mov	r1, r4
 800281a:	4618      	mov	r0, r3
 800281c:	f009 fa96 	bl	800bd4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bd90      	pop	{r4, r7, pc}

08002828 <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8002830:	1d3b      	adds	r3, r7, #4
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f86b 	bl	800290e <_ZNKSt13move_iteratorIPfE4baseEv>
 8002838:	4603      	mov	r3, r0
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f873 	bl	8002926 <_ZSt12__miter_baseIPfET_S1_>
 8002840:	4603      	mov	r3, r0
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800284a:	b5b0      	push	{r4, r5, r7, lr}
 800284c:	b084      	sub	sp, #16
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f7ff feba 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 800285c:	4604      	mov	r4, r0
 800285e:	68b8      	ldr	r0, [r7, #8]
 8002860:	f7ff feb6 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 8002864:	4605      	mov	r5, r0
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff feb1 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 800286e:	4603      	mov	r3, r0
 8002870:	461a      	mov	r2, r3
 8002872:	4629      	mov	r1, r5
 8002874:	4620      	mov	r0, r4
 8002876:	f000 f861 	bl	800293c <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>
 800287a:	4602      	mov	r2, r0
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f000 f86d 	bl	8002960 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8002886:	4603      	mov	r3, r0
    }
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bdb0      	pop	{r4, r5, r7, pc}

08002890 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4618      	mov	r0, r3
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f820 	bl	80028f8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 80028b8:	4603      	mov	r3, r0
 80028ba:	461a      	mov	r2, r3
 80028bc:	68b9      	ldr	r1, [r7, #8]
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 f85a 	bl	8002978 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
 80028c4:	bf00      	nop
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
    operator==(const move_iterator<_Iterator>& __x,
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
    { return __x.base() == __y.base(); }
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f866 	bl	80029a8 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 80028dc:	4604      	mov	r4, r0
 80028de:	6838      	ldr	r0, [r7, #0]
 80028e0:	f000 f862 	bl	80029a8 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 80028e4:	4603      	mov	r3, r0
 80028e6:	429c      	cmp	r4, r3
 80028e8:	bf0c      	ite	eq
 80028ea:	2301      	moveq	r3, #1
 80028ec:	2300      	movne	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd90      	pop	{r4, r7, pc}

080028f8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4618      	mov	r0, r3
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <_ZNKSt13move_iteratorIPfE4baseEv>:
      base() const
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <_ZSt12__miter_baseIPfET_S1_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4618      	mov	r0, r3
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8002948:	2301      	movs	r3, #1
 800294a:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	68b9      	ldr	r1, [r7, #8]
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f000 f835 	bl	80029c0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 8002956:	4603      	mov	r3, r0
    }
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
    { return __res; }
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8002978:	b590      	push	{r4, r7, lr}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ffb7 	bl	80028f8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 800298a:	4604      	mov	r4, r0
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	4619      	mov	r1, r3
 8002990:	2018      	movs	r0, #24
 8002992:	f7fe fd53 	bl	800143c <_ZnwjPv>
 8002996:	4603      	mov	r3, r0
 8002998:	4621      	mov	r1, r4
 800299a:	4618      	mov	r0, r3
 800299c:	f009 f9d6 	bl	800bd4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd90      	pop	{r4, r7, pc}

080029a8 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
      base() const
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	109b      	asrs	r3, r3, #2
 80029d4:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d006      	beq.n	80029ea <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	461a      	mov	r2, r3
 80029e2:	68f9      	ldr	r1, [r7, #12]
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f00a fec7 	bl	800d778 <memmove>
	  return __result + _Num;
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	4413      	add	r3, r2
	}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <HAL_CAN_RxFifo0MsgPendingCallback>:
//
// @param1[out]	: CAN
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08c      	sub	sp, #48	; 0x30
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
	cnt++;
 8002a04:	4b58      	ldr	r3, [pc, #352]	; (8002b68 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	4a57      	ldr	r2, [pc, #348]	; (8002b68 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 8002a0c:	6013      	str	r3, [r2, #0]
	if(cnt%100 != 0){return;}
 8002a0e:	4b56      	ldr	r3, [pc, #344]	; (8002b68 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4b56      	ldr	r3, [pc, #344]	; (8002b6c <HAL_CAN_RxFifo0MsgPendingCallback+0x170>)
 8002a14:	fb83 1302 	smull	r1, r3, r3, r2
 8002a18:	1159      	asrs	r1, r3, #5
 8002a1a:	17d3      	asrs	r3, r2, #31
 8002a1c:	1acb      	subs	r3, r1, r3
 8002a1e:	2164      	movs	r1, #100	; 0x64
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f040 809a 	bne.w	8002b60 <HAL_CAN_RxFifo0MsgPendingCallback+0x164>

    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8002a2c:	f107 030c 	add.w	r3, r7, #12
 8002a30:	f107 0214 	add.w	r2, r7, #20
 8002a34:	2100      	movs	r1, #0
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f004 fb24 	bl	8007084 <HAL_CAN_GetRxMessage>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	bf0c      	ite	eq
 8002a42:	2301      	moveq	r3, #1
 8002a44:	2300      	movne	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 808a 	beq.w	8002b62 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
    {
    	readed_can_id = (RxHeader.IDE == CAN_ID_STD)? RxHeader.StdId : RxHeader.ExtId;     // ID
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	e000      	b.n	8002a5a <HAL_CAN_RxFifo0MsgPendingCallback+0x5e>
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	4a45      	ldr	r2, [pc, #276]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002a5c:	6013      	str	r3, [r2, #0]
    	readed_can_dlc = RxHeader.DLC;                                                     // DLC
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	4a44      	ldr	r2, [pc, #272]	; (8002b74 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8002a62:	6013      	str	r3, [r2, #0]

        if(readed_can_id == 517)
 8002a64:	4b42      	ldr	r3, [pc, #264]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f240 2205 	movw	r2, #517	; 0x205
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d118      	bne.n	8002aa2 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
        {
			id517_readed_can_data[0] = RxData[0]; // 
 8002a70:	7b3a      	ldrb	r2, [r7, #12]
 8002a72:	4b41      	ldr	r3, [pc, #260]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a74:	701a      	strb	r2, [r3, #0]
			id517_readed_can_data[1] = RxData[1];
 8002a76:	7b7a      	ldrb	r2, [r7, #13]
 8002a78:	4b3f      	ldr	r3, [pc, #252]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a7a:	705a      	strb	r2, [r3, #1]
			id517_readed_can_data[2] = RxData[2];
 8002a7c:	7bba      	ldrb	r2, [r7, #14]
 8002a7e:	4b3e      	ldr	r3, [pc, #248]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a80:	709a      	strb	r2, [r3, #2]
			id517_readed_can_data[3] = RxData[3];
 8002a82:	7bfa      	ldrb	r2, [r7, #15]
 8002a84:	4b3c      	ldr	r3, [pc, #240]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a86:	70da      	strb	r2, [r3, #3]
			id517_readed_can_data[4] = RxData[4];
 8002a88:	7c3a      	ldrb	r2, [r7, #16]
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a8c:	711a      	strb	r2, [r3, #4]
			id517_readed_can_data[5] = RxData[5];
 8002a8e:	7c7a      	ldrb	r2, [r7, #17]
 8002a90:	4b39      	ldr	r3, [pc, #228]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a92:	715a      	strb	r2, [r3, #5]
			id517_readed_can_data[6] = RxData[6];
 8002a94:	7cba      	ldrb	r2, [r7, #18]
 8002a96:	4b38      	ldr	r3, [pc, #224]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a98:	719a      	strb	r2, [r3, #6]
			id517_readed_can_data[7] = RxData[7];
 8002a9a:	7cfa      	ldrb	r2, [r7, #19]
 8002a9c:	4b36      	ldr	r3, [pc, #216]	; (8002b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8002a9e:	71da      	strb	r2, [r3, #7]
 8002aa0:	e03b      	b.n	8002b1a <HAL_CAN_RxFifo0MsgPendingCallback+0x11e>
        }
        else if(readed_can_id == 518)
 8002aa2:	4b33      	ldr	r3, [pc, #204]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f240 2206 	movw	r2, #518	; 0x206
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d118      	bne.n	8002ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>
        {
			id518_readed_can_data[0] = RxData[0]; // 
 8002aae:	7b3a      	ldrb	r2, [r7, #12]
 8002ab0:	4b32      	ldr	r3, [pc, #200]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002ab2:	701a      	strb	r2, [r3, #0]
			id518_readed_can_data[1] = RxData[1];
 8002ab4:	7b7a      	ldrb	r2, [r7, #13]
 8002ab6:	4b31      	ldr	r3, [pc, #196]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002ab8:	705a      	strb	r2, [r3, #1]
			id518_readed_can_data[2] = RxData[2];
 8002aba:	7bba      	ldrb	r2, [r7, #14]
 8002abc:	4b2f      	ldr	r3, [pc, #188]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002abe:	709a      	strb	r2, [r3, #2]
			id518_readed_can_data[3] = RxData[3];
 8002ac0:	7bfa      	ldrb	r2, [r7, #15]
 8002ac2:	4b2e      	ldr	r3, [pc, #184]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002ac4:	70da      	strb	r2, [r3, #3]
			id518_readed_can_data[4] = RxData[4];
 8002ac6:	7c3a      	ldrb	r2, [r7, #16]
 8002ac8:	4b2c      	ldr	r3, [pc, #176]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002aca:	711a      	strb	r2, [r3, #4]
			id518_readed_can_data[5] = RxData[5];
 8002acc:	7c7a      	ldrb	r2, [r7, #17]
 8002ace:	4b2b      	ldr	r3, [pc, #172]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002ad0:	715a      	strb	r2, [r3, #5]
			id518_readed_can_data[6] = RxData[6];
 8002ad2:	7cba      	ldrb	r2, [r7, #18]
 8002ad4:	4b29      	ldr	r3, [pc, #164]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002ad6:	719a      	strb	r2, [r3, #6]
			id518_readed_can_data[7] = RxData[7];
 8002ad8:	7cfa      	ldrb	r2, [r7, #19]
 8002ada:	4b28      	ldr	r3, [pc, #160]	; (8002b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8002adc:	71da      	strb	r2, [r3, #7]
 8002ade:	e01c      	b.n	8002b1a <HAL_CAN_RxFifo0MsgPendingCallback+0x11e>
        }
        else if(readed_can_id == 520)
 8002ae0:	4b23      	ldr	r3, [pc, #140]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8002ae8:	d117      	bne.n	8002b1a <HAL_CAN_RxFifo0MsgPendingCallback+0x11e>
        {
			id519_readed_can_data[0] = RxData[0]; // 
 8002aea:	7b3a      	ldrb	r2, [r7, #12]
 8002aec:	4b24      	ldr	r3, [pc, #144]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002aee:	701a      	strb	r2, [r3, #0]
			id519_readed_can_data[1] = RxData[1];
 8002af0:	7b7a      	ldrb	r2, [r7, #13]
 8002af2:	4b23      	ldr	r3, [pc, #140]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002af4:	705a      	strb	r2, [r3, #1]
			id519_readed_can_data[2] = RxData[2];
 8002af6:	7bba      	ldrb	r2, [r7, #14]
 8002af8:	4b21      	ldr	r3, [pc, #132]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002afa:	709a      	strb	r2, [r3, #2]
			id519_readed_can_data[3] = RxData[3];
 8002afc:	7bfa      	ldrb	r2, [r7, #15]
 8002afe:	4b20      	ldr	r3, [pc, #128]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002b00:	70da      	strb	r2, [r3, #3]
			id519_readed_can_data[4] = RxData[4];
 8002b02:	7c3a      	ldrb	r2, [r7, #16]
 8002b04:	4b1e      	ldr	r3, [pc, #120]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002b06:	711a      	strb	r2, [r3, #4]
			id519_readed_can_data[5] = RxData[5];
 8002b08:	7c7a      	ldrb	r2, [r7, #17]
 8002b0a:	4b1d      	ldr	r3, [pc, #116]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002b0c:	715a      	strb	r2, [r3, #5]
			id519_readed_can_data[6] = RxData[6];
 8002b0e:	7cba      	ldrb	r2, [r7, #18]
 8002b10:	4b1b      	ldr	r3, [pc, #108]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002b12:	719a      	strb	r2, [r3, #6]
			id519_readed_can_data[7] = RxData[7];
 8002b14:	7cfa      	ldrb	r2, [r7, #19]
 8002b16:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8002b18:	71da      	strb	r2, [r3, #7]
        }


        if(readed_can_id == 517){ id_1_cnt++;}
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f240 2205 	movw	r2, #517	; 0x205
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d105      	bne.n	8002b32 <HAL_CAN_RxFifo0MsgPendingCallback+0x136>
 8002b26:	4b17      	ldr	r3, [pc, #92]	; (8002b84 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	4a15      	ldr	r2, [pc, #84]	; (8002b84 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e017      	b.n	8002b62 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
        else if(readed_can_id == 518){ id_2_cnt++;}
 8002b32:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f240 2206 	movw	r2, #518	; 0x206
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d105      	bne.n	8002b4a <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
 8002b3e:	4b12      	ldr	r3, [pc, #72]	; (8002b88 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	3301      	adds	r3, #1
 8002b44:	4a10      	ldr	r2, [pc, #64]	; (8002b88 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	e00b      	b.n	8002b62 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
        else if(readed_can_id == 520){ id_3_cnt++;}
 8002b4a:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8002b52:	d106      	bne.n	8002b62 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
 8002b54:	4b0d      	ldr	r3, [pc, #52]	; (8002b8c <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	4a0c      	ldr	r2, [pc, #48]	; (8002b8c <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	e000      	b.n	8002b62 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
	if(cnt%100 != 0){return;}
 8002b60:	bf00      	nop
    }
}
 8002b62:	3730      	adds	r7, #48	; 0x30
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	2000021c 	.word	0x2000021c
 8002b6c:	51eb851f 	.word	0x51eb851f
 8002b70:	200001fc 	.word	0x200001fc
 8002b74:	20000200 	.word	0x20000200
 8002b78:	20000204 	.word	0x20000204
 8002b7c:	2000020c 	.word	0x2000020c
 8002b80:	20000214 	.word	0x20000214
 8002b84:	20000220 	.word	0x20000220
 8002b88:	20000224 	.word	0x20000224
 8002b8c:	20000228 	.word	0x20000228

08002b90 <_Z11InitEncoderv>:
// @param1[]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------

void InitEncoder()
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
	// CANpre_absoluted_enc_value0
	HAL_Delay(100);
 8002b96:	2064      	movs	r0, #100	; 0x64
 8002b98:	f004 f830 	bl	8006bfc <HAL_Delay>

	// 
	int absoluted_enc_value[3];
	GetAbsolutedEncCount(&absoluted_enc_value[0], &absoluted_enc_value[1], &absoluted_enc_value[2]);
 8002b9c:	f107 030c 	add.w	r3, r7, #12
 8002ba0:	f103 0208 	add.w	r2, r3, #8
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	1d19      	adds	r1, r3, #4
 8002baa:	f107 030c 	add.w	r3, r7, #12
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 f818 	bl	8002be4 <_Z20GetAbsolutedEncCountPiS_S_>

	// 
	pre_absoluted_enc_value[0] = absoluted_enc_value[0];
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <_Z11InitEncoderv+0x50>)
 8002bb8:	6013      	str	r3, [r2, #0]
	pre_absoluted_enc_value[1] = absoluted_enc_value[1];
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4a08      	ldr	r2, [pc, #32]	; (8002be0 <_Z11InitEncoderv+0x50>)
 8002bbe:	6053      	str	r3, [r2, #4]
	pre_absoluted_enc_value[2] = absoluted_enc_value[2];
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	4a07      	ldr	r2, [pc, #28]	; (8002be0 <_Z11InitEncoderv+0x50>)
 8002bc4:	6093      	str	r3, [r2, #8]

	float wheel_movements[3];
	GetWheelMovements(&wheel_movements[0], &wheel_movements[1], &wheel_movements[2]);
 8002bc6:	463b      	mov	r3, r7
 8002bc8:	f103 0208 	add.w	r2, r3, #8
 8002bcc:	463b      	mov	r3, r7
 8002bce:	1d19      	adds	r1, r3, #4
 8002bd0:	463b      	mov	r3, r7
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f892 	bl	8002cfc <_Z17GetWheelMovementsPfS_S_>

}
 8002bd8:	bf00      	nop
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	2000022c 	.word	0x2000022c

08002be4 <_Z20GetAbsolutedEncCountPiS_S_>:
// @param2[out]	: 
// @param3[out]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void GetAbsolutedEncCount(int *p_front_absoluted_enc_count, int *p_left_absoluted_enc_count, int *p_right_absoluted_enc_count)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	; 0x24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
	int absoluted_enc_count[3];
	absoluted_enc_count[0] = (id517_readed_can_data[0] << 8) | id517_readed_can_data[1];
 8002bf0:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <_Z20GetAbsolutedEncCountPiS_S_+0x68>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	4a15      	ldr	r2, [pc, #84]	; (8002c4c <_Z20GetAbsolutedEncCountPiS_S_+0x68>)
 8002bf8:	7852      	ldrb	r2, [r2, #1]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]
	absoluted_enc_count[1] = (id518_readed_can_data[0] << 8) | id518_readed_can_data[1];
 8002bfe:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <_Z20GetAbsolutedEncCountPiS_S_+0x6c>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	021b      	lsls	r3, r3, #8
 8002c04:	4a12      	ldr	r2, [pc, #72]	; (8002c50 <_Z20GetAbsolutedEncCountPiS_S_+0x6c>)
 8002c06:	7852      	ldrb	r2, [r2, #1]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
	absoluted_enc_count[2] = (id519_readed_can_data[0] << 8) | id519_readed_can_data[1];
 8002c0c:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <_Z20GetAbsolutedEncCountPiS_S_+0x70>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	021b      	lsls	r3, r3, #8
 8002c12:	4a10      	ldr	r2, [pc, #64]	; (8002c54 <_Z20GetAbsolutedEncCountPiS_S_+0x70>)
 8002c14:	7852      	ldrb	r2, [r2, #1]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	61fb      	str	r3, [r7, #28]

	// 
	*p_front_absoluted_enc_count = ABSOLUTE_ENC_MAX_VALU - absoluted_enc_count[0];
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f5c3 53ff 	rsb	r3, r3, #8160	; 0x1fe0
 8002c20:	331f      	adds	r3, #31
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	6013      	str	r3, [r2, #0]
	*p_left_absoluted_enc_count   = ABSOLUTE_ENC_MAX_VALU - absoluted_enc_count[1];
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	f5c3 53ff 	rsb	r3, r3, #8160	; 0x1fe0
 8002c2c:	331f      	adds	r3, #31
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	6013      	str	r3, [r2, #0]
	*p_right_absoluted_enc_count = ABSOLUTE_ENC_MAX_VALU - absoluted_enc_count[2];
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f5c3 53ff 	rsb	r3, r3, #8160	; 0x1fe0
 8002c38:	331f      	adds	r3, #31
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6013      	str	r3, [r2, #0]

	//char msg[50];
    //sprintf(msg, " %7d %7d %7d \r\n", p_absoluted_enc_count[0], p_absoluted_enc_count[1], p_absoluted_enc_count[2]);
    //HAL_UART_Transmit( &huart2, msg, strlen(msg) + 1, 0xFFFF);
}
 8002c3e:	bf00      	nop
 8002c40:	3724      	adds	r7, #36	; 0x24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	20000204 	.word	0x20000204
 8002c50:	2000020c 	.word	0x2000020c
 8002c54:	20000214 	.word	0x20000214

08002c58 <_Z15GetDiffEncCountPiS_S_>:
// @param2[out]	: 
// @param3[out]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void GetDiffEncCount(int *p_front_diff_enc_count, int *p_left_diff_enc_count, int *p_right_diff_enc_count)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08c      	sub	sp, #48	; 0x30
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
	int absoluted_enc_value[3];
	GetAbsolutedEncCount(&absoluted_enc_value[0], &absoluted_enc_value[1], &absoluted_enc_value[2]);
 8002c64:	f107 0320 	add.w	r3, r7, #32
 8002c68:	f103 0208 	add.w	r2, r3, #8
 8002c6c:	f107 0320 	add.w	r3, r7, #32
 8002c70:	1d19      	adds	r1, r3, #4
 8002c72:	f107 0320 	add.w	r3, r7, #32
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff ffb4 	bl	8002be4 <_Z20GetAbsolutedEncCountPiS_S_>

	// 	
	int diff_enc_value[3];
	diff_enc_value[0] = absoluted_enc_value[0] - pre_absoluted_enc_value[0];
 8002c7c:	6a3a      	ldr	r2, [r7, #32]
 8002c7e:	4b1e      	ldr	r3, [pc, #120]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]
	diff_enc_value[1] = absoluted_enc_value[1] - pre_absoluted_enc_value[1];
 8002c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c88:	4b1b      	ldr	r3, [pc, #108]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	61bb      	str	r3, [r7, #24]
	diff_enc_value[2] = absoluted_enc_value[2] - pre_absoluted_enc_value[2];
 8002c90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c92:	4b19      	ldr	r3, [pc, #100]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	61fb      	str	r3, [r7, #28]

	// 
	int straddle_threshold =  (ABSOLUTE_ENC_MAX_VALU + 1) / 2;
 8002c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	diff_enc_value[0] = ModifyStraddleEncValue(diff_enc_value[0], straddle_threshold);
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 f860 	bl	8002d6a <_Z22ModifyStraddleEncValueii>
 8002caa:	4603      	mov	r3, r0
 8002cac:	617b      	str	r3, [r7, #20]
	diff_enc_value[1] = ModifyStraddleEncValue(diff_enc_value[1], straddle_threshold);
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 f859 	bl	8002d6a <_Z22ModifyStraddleEncValueii>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	61bb      	str	r3, [r7, #24]
	diff_enc_value[2] = ModifyStraddleEncValue(diff_enc_value[2], straddle_threshold);
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 f852 	bl	8002d6a <_Z22ModifyStraddleEncValueii>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	61fb      	str	r3, [r7, #28]

	// 
	*p_front_diff_enc_count = diff_enc_value[0];
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	601a      	str	r2, [r3, #0]
	*p_left_diff_enc_count   = diff_enc_value[1];
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	601a      	str	r2, [r3, #0]
	*p_right_diff_enc_count = diff_enc_value[2];
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	601a      	str	r2, [r3, #0]

	// 
	pre_absoluted_enc_value[0] = absoluted_enc_value[0];
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	4a06      	ldr	r2, [pc, #24]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002ce0:	6013      	str	r3, [r2, #0]
	pre_absoluted_enc_value[1] = absoluted_enc_value[1];
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002ce6:	6053      	str	r3, [r2, #4]
	pre_absoluted_enc_value[2] = absoluted_enc_value[2];
 8002ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cea:	4a03      	ldr	r2, [pc, #12]	; (8002cf8 <_Z15GetDiffEncCountPiS_S_+0xa0>)
 8002cec:	6093      	str	r3, [r2, #8]
}
 8002cee:	bf00      	nop
 8002cf0:	3730      	adds	r7, #48	; 0x30
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000022c 	.word	0x2000022c

08002cfc <_Z17GetWheelMovementsPfS_S_>:
// @param2[out]	:  [m]
// @param3[out]	:  [m]
// @return		: 
//---------------------------------------------------------------------------------------------------------------------
void GetWheelMovements(float *p_front_wheel_movement, float *p_left_wheel_movement, float *p_right_wheel_movement)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	; 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
	int diff_enc_cnt[3];
    GetDiffEncCount(&diff_enc_cnt[0], &diff_enc_cnt[1], &diff_enc_cnt[2]);
 8002d08:	f107 031c 	add.w	r3, r7, #28
 8002d0c:	f103 0208 	add.w	r2, r3, #8
 8002d10:	f107 031c 	add.w	r3, r7, #28
 8002d14:	1d19      	adds	r1, r3, #4
 8002d16:	f107 031c 	add.w	r3, r7, #28
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff ff9c 	bl	8002c58 <_Z15GetDiffEncCountPiS_S_>

    //  [m]
    float wheel_movements[3];
    wheel_movements[0] = ConvertEncoderDiff2Movement(diff_enc_cnt[0]);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 f83e 	bl	8002da4 <_Z27ConvertEncoderDiff2Movementi>
 8002d28:	eef0 7a40 	vmov.f32	s15, s0
 8002d2c:	edc7 7a04 	vstr	s15, [r7, #16]
    wheel_movements[1] = ConvertEncoderDiff2Movement(diff_enc_cnt[1]);
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f836 	bl	8002da4 <_Z27ConvertEncoderDiff2Movementi>
 8002d38:	eef0 7a40 	vmov.f32	s15, s0
 8002d3c:	edc7 7a05 	vstr	s15, [r7, #20]
    wheel_movements[2] = ConvertEncoderDiff2Movement(diff_enc_cnt[2]);
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 f82e 	bl	8002da4 <_Z27ConvertEncoderDiff2Movementi>
 8002d48:	eef0 7a40 	vmov.f32	s15, s0
 8002d4c:	edc7 7a06 	vstr	s15, [r7, #24]

    *p_front_wheel_movement = wheel_movements[0];
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	601a      	str	r2, [r3, #0]
    *p_left_wheel_movement   = wheel_movements[1];
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	601a      	str	r2, [r3, #0]
    *p_right_wheel_movement = wheel_movements[2];
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	601a      	str	r2, [r3, #0]
}
 8002d62:	bf00      	nop
 8002d64:	3728      	adds	r7, #40	; 0x28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <_Z22ModifyStraddleEncValueii>:
// @param1[in]	: 
// @param2[in]	:  [count]
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
int ModifyStraddleEncValue(int p_diff_enc_value, int p_straddle_threshold)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	6039      	str	r1, [r7, #0]
	// 
	if(p_diff_enc_value < -p_straddle_threshold)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	425b      	negs	r3, r3
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	da03      	bge.n	8002d86 <_Z22ModifyStraddleEncValueii+0x1c>
	{
		p_diff_enc_value += ABSOLUTE_ENC_MAX_VALU + 1;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002d84:	607b      	str	r3, [r7, #4]
	}
	// 
	if(p_diff_enc_value > p_straddle_threshold)
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	dd03      	ble.n	8002d96 <_Z22ModifyStraddleEncValueii+0x2c>
	{
		p_diff_enc_value -= ABSOLUTE_ENC_MAX_VALU + 1;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8002d94:	607b      	str	r3, [r7, #4]
	}
	return p_diff_enc_value;
 8002d96:	687b      	ldr	r3, [r7, #4]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <_Z27ConvertEncoderDiff2Movementi>:
//
// @param1[out]	:  [count]
// @return				:  [m]
//---------------------------------------------------------------------------------------------------------------------
float ConvertEncoderDiff2Movement(int p_diff_enc_value)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
	//  []
	float lap_value = (float)p_diff_enc_value / (float)ABSOLUTE_ENC_MAX_VALU;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	ee07 3a90 	vmov	s15, r3
 8002db2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002db6:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002dec <_Z27ConvertEncoderDiff2Movementi+0x48>
 8002dba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dbe:	edc7 7a05 	vstr	s15, [r7, #20]
	//  [m]
	float wheel_perimeter = M_PI * WHEEL_DIAMETER;
 8002dc2:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <_Z27ConvertEncoderDiff2Movementi+0x4c>)
 8002dc4:	613b      	str	r3, [r7, #16]
	//  [m]
	float movement = lap_value * wheel_perimeter;
 8002dc6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dca:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd2:	edc7 7a03 	vstr	s15, [r7, #12]

	return movement;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	ee07 3a90 	vmov	s15, r3
	//char msg[50];
    //sprintf(msg, " %7d %7d %7d \r\n", p_absoluted_enc_count[0], p_absoluted_enc_count[1], p_absoluted_enc_count[2]);
    //HAL_UART_Transmit( &huart2, msg, strlen(msg) + 1, 0xFFFF);
}
 8002ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8002de0:	371c      	adds	r7, #28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	45fff800 	.word	0x45fff800
 8002df0:	3ec5555c 	.word	0x3ec5555c

08002df4 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>:
      _Vector_base() = default;
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fa6a 	bl	80032d8 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <_ZNSt6vectorIiSaIiEEC1Ev>:
      vector() = default;
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ffeb 	bl	8002df4 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <_ZN7EncoderC1Ev>:





Encoder::Encoder()
 8002e28:	b5b0      	push	{r4, r5, r7, lr}
 8002e2a:	b09e      	sub	sp, #120	; 0x78
 8002e2c:	af14      	add	r7, sp, #80	; 0x50
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3308      	adds	r3, #8
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ffea 	bl	8002e0e <_ZNSt6vectorIiSaIiEEC1Ev>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3314      	adds	r3, #20
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe fb5f 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3320      	adds	r3, #32
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fb5a 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	332c      	adds	r3, #44	; 0x2c
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fb55 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3338      	adds	r3, #56	; 0x38
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fe fb50 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3370      	adds	r3, #112	; 0x70
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fe f8e0 	bl	800102c <_ZN6BNO055C1Ev>
{
	// 
	m_pos.x = 0;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f04f 0200 	mov.w	r2, #0
 8002e72:	659a      	str	r2, [r3, #88]	; 0x58
	m_pos.y = 0;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	65da      	str	r2, [r3, #92]	; 0x5c
	m_pos.angle = 0;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	661a      	str	r2, [r3, #96]	; 0x60

	// 4
	m_encoder_multiplication = 4.0;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8002e8a:	605a      	str	r2, [r3, #4]

	// 
	for(int i=0; i<ENCODER_QTY; i++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	dc39      	bgt.n	8002f0a <_ZN7EncoderC1Ev+0xe2>
	{
		m_enc_counts.push_back(0);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3308      	adds	r3, #8
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60fa      	str	r2, [r7, #12]
 8002e9e:	f107 020c 	add.w	r2, r7, #12
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 fa33 	bl	8003310 <_ZNSt6vectorIiSaIiEE9push_backEOi>
		m_wheel_velocities.push_back(0);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	332c      	adds	r3, #44	; 0x2c
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	613a      	str	r2, [r7, #16]
 8002eb4:	f107 0210 	add.w	r2, r7, #16
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 fa39 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
		m_wheel_angular_velocities.push_back(0);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3338      	adds	r3, #56	; 0x38
 8002ec4:	f04f 0200 	mov.w	r2, #0
 8002ec8:	617a      	str	r2, [r7, #20]
 8002eca:	f107 0214 	add.w	r2, r7, #20
 8002ece:	4611      	mov	r1, r2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 fa2e 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
		m_angle_diffs.push_back(0);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	3314      	adds	r3, #20
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	61ba      	str	r2, [r7, #24]
 8002ee0:	f107 0218 	add.w	r2, r7, #24
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 fa23 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
		m_wheel_dist_diffs.push_back(0);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3320      	adds	r3, #32
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	61fa      	str	r2, [r7, #28]
 8002ef6:	f107 021c 	add.w	r2, r7, #28
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f000 fa18 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
	for(int i=0; i<ENCODER_QTY; i++)
 8002f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f04:	3301      	adds	r3, #1
 8002f06:	627b      	str	r3, [r7, #36]	; 0x24
 8002f08:	e7c2      	b.n	8002e90 <_ZN7EncoderC1Ev+0x68>

	}

	// 
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8002f0a:	213c      	movs	r1, #60	; 0x3c
 8002f0c:	4827      	ldr	r0, [pc, #156]	; (8002fac <_ZN7EncoderC1Ev+0x184>)
 8002f0e:	f007 f879 	bl	800a004 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 8002f12:	213c      	movs	r1, #60	; 0x3c
 8002f14:	4826      	ldr	r0, [pc, #152]	; (8002fb0 <_ZN7EncoderC1Ev+0x188>)
 8002f16:	f007 f875 	bl	800a004 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8002f1a:	213c      	movs	r1, #60	; 0x3c
 8002f1c:	4825      	ldr	r0, [pc, #148]	; (8002fb4 <_ZN7EncoderC1Ev+0x18c>)
 8002f1e:	f007 f871 	bl	800a004 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8002f22:	213c      	movs	r1, #60	; 0x3c
 8002f24:	4824      	ldr	r0, [pc, #144]	; (8002fb8 <_ZN7EncoderC1Ev+0x190>)
 8002f26:	f007 f86d 	bl	800a004 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8002f2a:	213c      	movs	r1, #60	; 0x3c
 8002f2c:	4823      	ldr	r0, [pc, #140]	; (8002fbc <_ZN7EncoderC1Ev+0x194>)
 8002f2e:	f007 f869 	bl	800a004 <HAL_TIM_Encoder_Start>

	// BNO055
	unsigned char address = 0x28; // 0x28; //0x50; //0x29;
 8002f32:	2328      	movs	r3, #40	; 0x28
 8002f34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	//BNO055 _bno055(hi2c1,address);
	bno055.Init(hi2c1,address);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f103 0570 	add.w	r5, r3, #112	; 0x70
 8002f3e:	4c20      	ldr	r4, [pc, #128]	; (8002fc0 <_ZN7EncoderC1Ev+0x198>)
 8002f40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002f44:	9312      	str	r3, [sp, #72]	; 0x48
 8002f46:	4668      	mov	r0, sp
 8002f48:	f104 030c 	add.w	r3, r4, #12
 8002f4c:	2248      	movs	r2, #72	; 0x48
 8002f4e:	4619      	mov	r1, r3
 8002f50:	f00a fc04 	bl	800d75c <memcpy>
 8002f54:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002f58:	4628      	mov	r0, r5
 8002f5a:	f7fe f872 	bl	8001042 <_ZN6BNO0554InitE17I2C_HandleTypeDefh>
	//  BNO055
	m_bno_init_rad = bno055.GetYawRadian();
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	3370      	adds	r3, #112	; 0x70
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe f89e 	bl	80010a4 <_ZN6BNO05512GetYawRadianEv>
 8002f68:	eef0 7a40 	vmov.f32	s15, s0
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	m_pre_bno_rad =  bno055.GetYawRadian();
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3370      	adds	r3, #112	; 0x70
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe f894 	bl	80010a4 <_ZN6BNO05512GetYawRadianEv>
 8002f7c:	eef0 7a40 	vmov.f32	s15, s0
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	m_bno_rad = 0;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	669a      	str	r2, [r3, #104]	; 0x68


	// 1
	m_position_enc_ppr = POSITION_ENC_PPR;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002f94:	64da      	str	r2, [r3, #76]	; 0x4c
	// 
	m_encoder_count_max_value = ENCODER_COUNT_BUFF_MAX_VALUE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f9c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

}
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3728      	adds	r7, #40	; 0x28
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bdb0      	pop	{r4, r5, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200003e0 	.word	0x200003e0
 8002fb0:	20000420 	.word	0x20000420
 8002fb4:	20000360 	.word	0x20000360
 8002fb8:	20000320 	.word	0x20000320
 8002fbc:	200002e0 	.word	0x200002e0
 8002fc0:	2000028c 	.word	0x2000028c

08002fc4 <_ZN7Encoder18SetDriveEncoderPPREi>:
//
// @param1[in]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Encoder::SetDriveEncoderPPR(int p_ppr)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
	m_drive_encoder_per_pulse_rotation = p_ppr;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	649a      	str	r2, [r3, #72]	; 0x48
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <_ZN7Encoder12SetGearRatioEf>:
//
// @param1[in]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Encoder::SetGearRatio(float p_gear_ratio)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	ed87 0a00 	vstr	s0, [r7]
	m_gear_ratio = p_gear_ratio;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	645a      	str	r2, [r3, #68]	; 0x44
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <_ZN7Encoder21SetDriveWheelDiameterEf>:
//
// @param1[in]	: [m]
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Encoder::SetDriveWheelDiameter(float p_drive_wheel_diameter)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
 8003006:	ed87 0a00 	vstr	s0, [r7]
	m_drive_wheel_diameter = p_drive_wheel_diameter;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_ZN7Encoder12GetPositionsEv>:
//
// @param1[in]	: 
// @return			:  < x[mm], y[mm], angle[rad] >
//---------------------------------------------------------------------------------------------------------------------
struct_posture_t Encoder::GetPositions()
{
 800301c:	b480      	push	{r7}
 800301e:	b08b      	sub	sp, #44	; 0x2c
 8003020:	af00      	add	r7, sp, #0
 8003022:	6178      	str	r0, [r7, #20]
	return m_pos;
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	f107 031c 	add.w	r3, r7, #28
 800302a:	3258      	adds	r2, #88	; 0x58
 800302c:	ca07      	ldmia	r2, {r0, r1, r2}
 800302e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003032:	69f9      	ldr	r1, [r7, #28]
 8003034:	6a3a      	ldr	r2, [r7, #32]
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	ee06 1a90 	vmov	s13, r1
 800303c:	ee07 2a10 	vmov	s14, r2
 8003040:	ee07 3a90 	vmov	s15, r3
}
 8003044:	eeb0 0a66 	vmov.f32	s0, s13
 8003048:	eef0 0a47 	vmov.f32	s1, s14
 800304c:	eeb0 1a67 	vmov.f32	s2, s15
 8003050:	372c      	adds	r7, #44	; 0x2c
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <_ZN7Encoder20GetPositionEncCountsEPiS0_>:
// @param1[out]	: X
// @param2[out]	: Y
// @retrun		:  
//---------------------------------------------------------------------------------------------------------------------
void Encoder::GetPositionEncCounts(int *p_enc_cnt_x, int *p_enc_cnt_y)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
	// xy
	int enc_cnt_x = TIM3 -> CNT; // X
 8003068:	4b13      	ldr	r3, [pc, #76]	; (80030b8 <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x5c>)
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	617b      	str	r3, [r7, #20]
	TIM3 -> CNT = 0; // 
 800306e:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x5c>)
 8003070:	2200      	movs	r2, #0
 8003072:	625a      	str	r2, [r3, #36]	; 0x24
	int enc_cnt_y = TIM1 -> CNT; // Y
 8003074:	4b11      	ldr	r3, [pc, #68]	; (80030bc <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x60>)
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	613b      	str	r3, [r7, #16]
	TIM1 -> CNT = 0;
 800307a:	4b10      	ldr	r3, [pc, #64]	; (80030bc <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x60>)
 800307c:	2200      	movs	r2, #0
 800307e:	625a      	str	r2, [r3, #36]	; 0x24

	// 
	if(enc_cnt_x > ENCODER_COUNT_BUFF_MAX_VALUE/2)
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003086:	db03      	blt.n	8003090 <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x34>
	{
		enc_cnt_x -= ENCODER_COUNT_BUFF_MAX_VALUE + 1;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800308e:	617b      	str	r3, [r7, #20]
	}
	if(enc_cnt_y > ENCODER_COUNT_BUFF_MAX_VALUE/2)
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003096:	db03      	blt.n	80030a0 <_ZN7Encoder20GetPositionEncCountsEPiS0_+0x44>
	{
		enc_cnt_y -= ENCODER_COUNT_BUFF_MAX_VALUE + 1;
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800309e:	613b      	str	r3, [r7, #16]
	}

	*p_enc_cnt_x = enc_cnt_x;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	601a      	str	r2, [r3, #0]
	*p_enc_cnt_y = enc_cnt_y;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	601a      	str	r2, [r3, #0]
}
 80030ac:	bf00      	nop
 80030ae:	371c      	adds	r7, #28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	40000400 	.word	0x40000400
 80030bc:	40010000 	.word	0x40010000

080030c0 <_ZN7Encoder31ConvertPositionEncDiff2MovementEi>:
//
// @param1[out]	:  [count]
// @return				:  [m]
//---------------------------------------------------------------------------------------------------------------------
float Encoder::ConvertPositionEncDiff2Movement(int p_diff_enc_value)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
	//  []
	float lap_value = (float)p_diff_enc_value / (float)m_position_enc_ppr;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	ee07 3a90 	vmov	s15, r3
 80030d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030d8:	ee07 3a90 	vmov	s15, r3
 80030dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030e4:	edc7 7a05 	vstr	s15, [r7, #20]
	//  [m]
	float wheel_perimeter = M_PI * ENCODER_WHEEL_DIAMETER;
 80030e8:	4b09      	ldr	r3, [pc, #36]	; (8003110 <_ZN7Encoder31ConvertPositionEncDiff2MovementEi+0x50>)
 80030ea:	613b      	str	r3, [r7, #16]
	//  [m]
	float movement = lap_value * wheel_perimeter;
 80030ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80030f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80030f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f8:	edc7 7a03 	vstr	s15, [r7, #12]

	return movement;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	ee07 3a90 	vmov	s15, r3
}
 8003102:	eeb0 0a67 	vmov.f32	s0, s15
 8003106:	371c      	adds	r7, #28
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	3e18ce9c 	.word	0x3e18ce9c

08003114 <_ZN7Encoder12GetMovementsEPfS0_>:
// @param2[out]	:  [m]
// @param3[out]	:  [m]
// @return		: 
//---------------------------------------------------------------------------------------------------------------------
void Encoder::GetMovements(float *p_movement_x, float *p_movement_y)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
	int enc_cnt_x;
	int enc_cnt_y;
	// 
	GetPositionEncCounts(&enc_cnt_x, &enc_cnt_y);
 8003120:	f107 0210 	add.w	r2, r7, #16
 8003124:	f107 0314 	add.w	r3, r7, #20
 8003128:	4619      	mov	r1, r3
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f7ff ff96 	bl	800305c <_ZN7Encoder20GetPositionEncCountsEPiS0_>
	// [cnt][m]
	float movement_x = ConvertPositionEncDiff2Movement(enc_cnt_x);
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	4619      	mov	r1, r3
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff ffc3 	bl	80030c0 <_ZN7Encoder31ConvertPositionEncDiff2MovementEi>
 800313a:	ed87 0a07 	vstr	s0, [r7, #28]
	float movement_y = ConvertPositionEncDiff2Movement(enc_cnt_y);
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	4619      	mov	r1, r3
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f7ff ffbc 	bl	80030c0 <_ZN7Encoder31ConvertPositionEncDiff2MovementEi>
 8003148:	ed87 0a06 	vstr	s0, [r7, #24]
	// 
	//movement_x *= -1.0;
	//movement_y *= -1.0;

	*p_movement_x = movement_x;
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	69fa      	ldr	r2, [r7, #28]
 8003150:	601a      	str	r2, [r3, #0]
	*p_movement_y = movement_y;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	601a      	str	r2, [r3, #0]
}
 8003158:	bf00      	nop
 800315a:	3720      	adds	r7, #32
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <_ZN7Encoder6UpdateEv>:
//
// @param1[in]	: 
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Encoder::Update()
{
 8003160:	b5b0      	push	{r4, r5, r7, lr}
 8003162:	ed2d 8b02 	vpush	{d8}
 8003166:	b088      	sub	sp, #32
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

	// 

	// < BNO055 >
	// yaw [rad]
	float now_bno_rad = bno055.GetYawRadian();
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3370      	adds	r3, #112	; 0x70
 8003170:	4618      	mov	r0, r3
 8003172:	f7fd ff97 	bl	80010a4 <_ZN6BNO05512GetYawRadianEv>
 8003176:	ed87 0a06 	vstr	s0, [r7, #24]
	// 
	float diff_rad = now_bno_rad - m_pre_bno_rad;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003180:	ed97 7a06 	vldr	s14, [r7, #24]
 8003184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003188:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if(diff_rad <= -M_PI/2.0)
 800318c:	69f8      	ldr	r0, [r7, #28]
 800318e:	f7fd f9fb 	bl	8000588 <__aeabi_f2d>
 8003192:	a34b      	add	r3, pc, #300	; (adr r3, 80032c0 <_ZN7Encoder6UpdateEv+0x160>)
 8003194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003198:	f7fd fcca 	bl	8000b30 <__aeabi_dcmple>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d010      	beq.n	80031c4 <_ZN7Encoder6UpdateEv+0x64>
	{
		diff_rad += 2*M_PI;
 80031a2:	69f8      	ldr	r0, [r7, #28]
 80031a4:	f7fd f9f0 	bl	8000588 <__aeabi_f2d>
 80031a8:	a347      	add	r3, pc, #284	; (adr r3, 80032c8 <_ZN7Encoder6UpdateEv+0x168>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	f7fd f88d 	bl	80002cc <__adddf3>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	f7fd fd35 	bl	8000c28 <__aeabi_d2f>
 80031be:	4603      	mov	r3, r0
 80031c0:	61fb      	str	r3, [r7, #28]
 80031c2:	e01a      	b.n	80031fa <_ZN7Encoder6UpdateEv+0x9a>
	}
	else if(diff_rad >= M_PI/2.0)
 80031c4:	69f8      	ldr	r0, [r7, #28]
 80031c6:	f7fd f9df 	bl	8000588 <__aeabi_f2d>
 80031ca:	a341      	add	r3, pc, #260	; (adr r3, 80032d0 <_ZN7Encoder6UpdateEv+0x170>)
 80031cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d0:	f7fd fcb8 	bl	8000b44 <__aeabi_dcmpge>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00f      	beq.n	80031fa <_ZN7Encoder6UpdateEv+0x9a>
	{
		diff_rad -= 2*M_PI;
 80031da:	69f8      	ldr	r0, [r7, #28]
 80031dc:	f7fd f9d4 	bl	8000588 <__aeabi_f2d>
 80031e0:	a339      	add	r3, pc, #228	; (adr r3, 80032c8 <_ZN7Encoder6UpdateEv+0x168>)
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	f7fd f86f 	bl	80002c8 <__aeabi_dsub>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4610      	mov	r0, r2
 80031f0:	4619      	mov	r1, r3
 80031f2:	f7fd fd19 	bl	8000c28 <__aeabi_d2f>
 80031f6:	4603      	mov	r3, r0
 80031f8:	61fb      	str	r3, [r7, #28]

	// <  >
	float diff_local_x; // x[m]
	float diff_local_y; // y[m]
	// 
	GetMovements(&diff_local_x, &diff_local_y);
 80031fa:	f107 0210 	add.w	r2, r7, #16
 80031fe:	f107 0314 	add.w	r3, r7, #20
 8003202:	4619      	mov	r1, r3
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7ff ff85 	bl	8003114 <_ZN7Encoder12GetMovementsEPfS0_>
	// 
	float diff_global_x;
	float diff_global_y;
	Rotation(diff_local_x, diff_local_y, m_bno_rad + (diff_rad/2.0), &diff_global_x, &diff_global_y);
 800320a:	ed97 8a05 	vldr	s16, [r7, #20]
 800320e:	edd7 8a04 	vldr	s17, [r7, #16]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003216:	4618      	mov	r0, r3
 8003218:	f7fd f9b6 	bl	8000588 <__aeabi_f2d>
 800321c:	4604      	mov	r4, r0
 800321e:	460d      	mov	r5, r1
 8003220:	69f8      	ldr	r0, [r7, #28]
 8003222:	f7fd f9b1 	bl	8000588 <__aeabi_f2d>
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800322e:	f7fd fb2d 	bl	800088c <__aeabi_ddiv>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4620      	mov	r0, r4
 8003238:	4629      	mov	r1, r5
 800323a:	f7fd f847 	bl	80002cc <__adddf3>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4610      	mov	r0, r2
 8003244:	4619      	mov	r1, r3
 8003246:	f7fd fcef 	bl	8000c28 <__aeabi_d2f>
 800324a:	4604      	mov	r4, r0
 800324c:	f107 0208 	add.w	r2, r7, #8
 8003250:	f107 030c 	add.w	r3, r7, #12
 8003254:	4611      	mov	r1, r2
 8003256:	4618      	mov	r0, r3
 8003258:	ee01 4a10 	vmov	s2, r4
 800325c:	eef0 0a68 	vmov.f32	s1, s17
 8003260:	eeb0 0a48 	vmov.f32	s0, s16
 8003264:	f7fe fa40 	bl	80016e8 <_Z8RotationfffPfS_>
	//Rotation(diff_local_x, diff_local_y, m_bno_rad + diff_rad, &diff_global_x, &diff_global_y);


	// 
	m_bno_rad += diff_rad;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800326e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	// 
	m_pre_bno_rad = now_bno_rad;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	66da      	str	r2, [r3, #108]	; 0x6c

	// 
	m_pos.x += diff_global_x; // [m]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8003288:	edd7 7a03 	vldr	s15, [r7, #12]
 800328c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	m_pos.y += diff_global_y; // [m]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800329c:	edd7 7a02 	vldr	s15, [r7, #8]
 80032a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	m_pos.angle = m_bno_rad; // [rad]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	661a      	str	r2, [r3, #96]	; 0x60

	//HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg) + 1, 0xFFFF);

	//char msg[] = "Hello!\r\n";
	//HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg) + 1, 0xFFFF);
}
 80032b2:	bf00      	nop
 80032b4:	3720      	adds	r7, #32
 80032b6:	46bd      	mov	sp, r7
 80032b8:	ecbd 8b02 	vpop	{d8}
 80032bc:	bdb0      	pop	{r4, r5, r7, pc}
 80032be:	bf00      	nop
 80032c0:	54442d18 	.word	0x54442d18
 80032c4:	bff921fb 	.word	0xbff921fb
 80032c8:	54442d18 	.word	0x54442d18
 80032cc:	401921fb 	.word	0x401921fb
 80032d0:	54442d18 	.word	0x54442d18
 80032d4:	3ff921fb 	.word	0x3ff921fb

080032d8 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 f874 	bl	80033ce <_ZNSaIiEC1Ev>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 f87c 	bl	80033e6 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <_ZNSaIfED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f8b0 	bl	8003466 <_ZN9__gnu_cxx13new_allocatorIfED1Ev>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <_ZNSt6vectorIiSaIiEE9push_backEOi>:
      push_back(value_type&& __x)
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800331a:	6838      	ldr	r0, [r7, #0]
 800331c:	f000 f8ae 	bl	800347c <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>
 8003320:	4603      	mov	r3, r0
 8003322:	4619      	mov	r1, r3
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f8b4 	bl	8003492 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>:
      push_back(value_type&& __x)
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800333c:	6838      	ldr	r0, [r7, #0]
 800333e:	f000 f8d6 	bl	80034ee <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8003342:	4603      	mov	r3, r0
 8003344:	4619      	mov	r1, r3
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f8dc 	bl	8003504 <_ZNSt6vectorIfSaIfEE12emplace_backIJfEEEvDpOT_>
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <_ZNSt6vectorIfSaIfEEC1ERKS1_>:
      vector(const vector& __x)
 8003354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 800335e:	687c      	ldr	r4, [r7, #4]
 8003360:	6838      	ldr	r0, [r7, #0]
 8003362:	f7fe feed 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8003366:	4605      	mov	r5, r0
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff f801 	bl	8002372 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003370:	4602      	mov	r2, r0
 8003372:	f107 030c 	add.w	r3, r7, #12
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f000 f8f1 	bl	8003560 <_ZN9__gnu_cxx14__alloc_traitsISaIfEfE17_S_select_on_copyERKS1_>
 800337e:	f107 030c 	add.w	r3, r7, #12
 8003382:	461a      	mov	r2, r3
 8003384:	4629      	mov	r1, r5
 8003386:	4620      	mov	r0, r4
 8003388:	f000 f8f8 	bl	800357c <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>
 800338c:	f107 030c 	add.w	r3, r7, #12
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ffb1 	bl	80032f8 <_ZNSaIfED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8003396:	6838      	ldr	r0, [r7, #0]
 8003398:	f000 f904 	bl	80035a4 <_ZNKSt6vectorIfSaIfEE5beginEv>
 800339c:	4605      	mov	r5, r0
 800339e:	6838      	ldr	r0, [r7, #0]
 80033a0:	f000 f914 	bl	80035cc <_ZNKSt6vectorIfSaIfEE3endEv>
 80033a4:	4606      	mov	r6, r0
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fe fafc 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80033b2:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 80033b4:	4622      	mov	r2, r4
 80033b6:	4631      	mov	r1, r6
 80033b8:	4628      	mov	r0, r5
 80033ba:	f000 f91b 	bl	80035f4 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>
 80033be:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	605a      	str	r2, [r3, #4]
      }
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033ce <_ZNSaIiEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f91d 	bl	8003616 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	609a      	str	r2, [r3, #8]
	{ }
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4618      	mov	r0, r3
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr

0800340e <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
	if (__p)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68b9      	ldr	r1, [r7, #8]
 8003426:	4618      	mov	r0, r3
 8003428:	f000 f900 	bl	800362c <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4618      	mov	r0, r3
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800344a:	b580      	push	{r7, lr}
 800344c:	b084      	sub	sp, #16
 800344e:	af00      	add	r7, sp, #0
 8003450:	60f8      	str	r0, [r7, #12]
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f8f6 	bl	800364a <_ZSt8_DestroyIPiEvT_S1_>
    }
 800345e:	bf00      	nop
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <_ZN9__gnu_cxx13new_allocatorIfED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003466:	b480      	push	{r7}
 8003468:	b083      	sub	sp, #12
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4618      	mov	r0, r3
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>:
      vector<_Tp, _Alloc>::
 8003492:	b5b0      	push	{r4, r5, r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d011      	beq.n	80034cc <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x3a>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 80034a8:	687c      	ldr	r4, [r7, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685d      	ldr	r5, [r3, #4]
 80034ae:	6838      	ldr	r0, [r7, #0]
 80034b0:	f000 f8d8 	bl	8003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 80034b4:	4603      	mov	r3, r0
 80034b6:	461a      	mov	r2, r3
 80034b8:	4629      	mov	r1, r5
 80034ba:	4620      	mov	r0, r4
 80034bc:	f000 f8dd 	bl	800367a <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	1d1a      	adds	r2, r3, #4
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	605a      	str	r2, [r3, #4]
      }
 80034ca:	e00c      	b.n	80034e6 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x54>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f8e7 	bl	80036a0 <_ZNSt6vectorIiSaIiEE3endEv>
 80034d2:	4604      	mov	r4, r0
 80034d4:	6838      	ldr	r0, [r7, #0]
 80034d6:	f000 f8c5 	bl	8003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 80034da:	4603      	mov	r3, r0
 80034dc:	461a      	mov	r2, r3
 80034de:	4621      	mov	r1, r4
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f905 	bl	80036f0 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>
      }
 80034e6:	bf00      	nop
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bdb0      	pop	{r4, r5, r7, pc}

080034ee <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4618      	mov	r0, r3
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <_ZNSt6vectorIfSaIfEE12emplace_backIJfEEEvDpOT_>:
      vector<_Tp, _Alloc>::
 8003504:	b5b0      	push	{r4, r5, r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	429a      	cmp	r2, r3
 8003518:	d011      	beq.n	800353e <_ZNSt6vectorIfSaIfEE12emplace_backIJfEEEvDpOT_+0x3a>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800351a:	687c      	ldr	r4, [r7, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685d      	ldr	r5, [r3, #4]
 8003520:	6838      	ldr	r0, [r7, #0]
 8003522:	f000 f9a1 	bl	8003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>
 8003526:	4603      	mov	r3, r0
 8003528:	461a      	mov	r2, r3
 800352a:	4629      	mov	r1, r5
 800352c:	4620      	mov	r0, r4
 800352e:	f000 f9a6 	bl	800387e <_ZNSt16allocator_traitsISaIfEE9constructIfJfEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	1d1a      	adds	r2, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	605a      	str	r2, [r3, #4]
      }
 800353c:	e00c      	b.n	8003558 <_ZNSt6vectorIfSaIfEE12emplace_backIJfEEEvDpOT_+0x54>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fe fa4c 	bl	80019dc <_ZNSt6vectorIfSaIfEE3endEv>
 8003544:	4604      	mov	r4, r0
 8003546:	6838      	ldr	r0, [r7, #0]
 8003548:	f000 f98e 	bl	8003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>
 800354c:	4603      	mov	r3, r0
 800354e:	461a      	mov	r2, r3
 8003550:	4621      	mov	r1, r4
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f9a6 	bl	80038a4 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>
      }
 8003558:	bf00      	nop
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bdb0      	pop	{r4, r5, r7, pc}

08003560 <_ZN9__gnu_cxx14__alloc_traitsISaIfEfE17_S_select_on_copyERKS1_>:
      static typename std::enable_if<__is_custom_pointer<_Ptr>::value>::type
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static _Alloc _S_select_on_copy(const _Alloc& __a)
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6839      	ldr	r1, [r7, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fa54 	bl	8003a1c <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4618      	mov	r0, r3
 800358e:	f000 fa60 	bl	8003a52 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 fa6e 	bl	8003a76 <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4618      	mov	r0, r3
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <_ZNKSt6vectorIfSaIfEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	f107 020c 	add.w	r2, r7, #12
 80035b6:	f107 0308 	add.w	r3, r7, #8
 80035ba:	4611      	mov	r1, r2
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fa75 	bl	8003aac <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4618      	mov	r0, r3
 80035c6:	3710      	adds	r7, #16
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <_ZNKSt6vectorIfSaIfEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	f107 020c 	add.w	r2, r7, #12
 80035de:	f107 0308 	add.w	r3, r7, #8
 80035e2:	4611      	mov	r1, r2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 fa61 	bl	8003aac <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa60 	bl	8003acc <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 800360c:	4603      	mov	r3, r0
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4618      	mov	r0, r3
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 fa57 	bl	8003af0 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>
 8003642:	bf00      	nop
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <_ZSt8_DestroyIPiEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800364a:	b580      	push	{r7, lr}
 800364c:	b082      	sub	sp, #8
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8003654:	6839      	ldr	r1, [r7, #0]
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fa57 	bl	8003b0a <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 800365c:	bf00      	nop
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4618      	mov	r0, r3
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 800367a:	b580      	push	{r7, lr}
 800367c:	b084      	sub	sp, #16
 800367e:	af00      	add	r7, sp, #0
 8003680:	60f8      	str	r0, [r7, #12]
 8003682:	60b9      	str	r1, [r7, #8]
 8003684:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff ffec 	bl	8003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 800368c:	4603      	mov	r3, r0
 800368e:	461a      	mov	r2, r3
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fa44 	bl	8003b20 <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>
 8003698:	bf00      	nop
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <_ZNSt6vectorIiSaIiEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	1d1a      	adds	r2, r3, #4
 80036ac:	f107 030c 	add.w	r3, r7, #12
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 fa4a 	bl	8003b4c <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>:
      _S_use_relocate()
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 f805 	bl	80036d8 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80036ce:	4603      	mov	r3, r0
      }
 80036d0:	4618      	mov	r0, r3
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 80036e0:	2301      	movs	r3, #1
      }
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
	...

080036f0 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 80036f0:	b5b0      	push	{r4, r5, r7, lr}
 80036f2:	b08c      	sub	sp, #48	; 0x30
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
      const size_type __len =
 80036fc:	4a59      	ldr	r2, [pc, #356]	; (8003864 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x174>)
 80036fe:	2101      	movs	r1, #1
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 fa33 	bl	8003b6c <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>
 8003706:	62b8      	str	r0, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 fa70 	bl	8003bfa <_ZNSt6vectorIiSaIiEE5beginEv>
 800371a:	4603      	mov	r3, r0
 800371c:	617b      	str	r3, [r7, #20]
 800371e:	f107 0214 	add.w	r2, r7, #20
 8003722:	f107 0308 	add.w	r3, r7, #8
 8003726:	4611      	mov	r1, r2
 8003728:	4618      	mov	r0, r3
 800372a:	f000 fa76 	bl	8003c1a <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 800372e:	4603      	mov	r3, r0
 8003730:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fa84 	bl	8003c44 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 800373c:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _Alloc_traits::construct(this->_M_impl,
 8003742:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	18d5      	adds	r5, r2, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ff89 	bl	8003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8003752:	4603      	mov	r3, r0
 8003754:	461a      	mov	r2, r3
 8003756:	4629      	mov	r1, r5
 8003758:	4620      	mov	r0, r4
 800375a:	f7ff ff8e 	bl	800367a <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	  __new_finish = pointer();
 800375e:	2300      	movs	r3, #0
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8003762:	f7ff ffae 	bl	80036c2 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d027      	beq.n	80037bc <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0xcc>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800376c:	f107 0308 	add.w	r3, r7, #8
 8003770:	4618      	mov	r0, r3
 8003772:	f000 fa8f 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8003776:	4603      	mov	r3, r0
 8003778:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4618      	mov	r0, r3
 800377e:	f7ff fe59 	bl	8003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8003782:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4621      	mov	r1, r4
 8003788:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800378a:	f000 fa6f 	bl	8003c6c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 800378e:	62f8      	str	r0, [r7, #44]	; 0x2c
	      ++__new_finish;
 8003790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003792:	3304      	adds	r3, #4
 8003794:	62fb      	str	r3, [r7, #44]	; 0x2c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8003796:	f107 0308 	add.w	r3, r7, #8
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fa7a 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80037a0:	4603      	mov	r3, r0
 80037a2:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff fe44 	bl	8003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80037ac:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80037ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037b0:	6a39      	ldr	r1, [r7, #32]
 80037b2:	4620      	mov	r0, r4
 80037b4:	f000 fa5a 	bl	8003c6c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 80037b8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80037ba:	e026      	b.n	800380a <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x11a>
		(__old_start, __position.base(),
 80037bc:	f107 0308 	add.w	r3, r7, #8
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fa67 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80037c6:	4603      	mov	r3, r0
 80037c8:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff fe31 	bl	8003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80037d2:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4621      	mov	r1, r4
 80037d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037da:	f000 fa66 	bl	8003caa <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 80037de:	62f8      	str	r0, [r7, #44]	; 0x2c
	      ++__new_finish;
 80037e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e2:	3304      	adds	r3, #4
 80037e4:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), __old_finish,
 80037e6:	f107 0308 	add.w	r3, r7, #8
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fa52 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80037f0:	4603      	mov	r3, r0
 80037f2:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff fe1c 	bl	8003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80037fc:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 80037fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003800:	6a39      	ldr	r1, [r7, #32]
 8003802:	4620      	mov	r0, r4
 8003804:	f000 fa51 	bl	8003caa <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 8003808:	62f8      	str	r0, [r7, #44]	; 0x2c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800380a:	f7ff ff5a 	bl	80036c2 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 800380e:	4603      	mov	r3, r0
 8003810:	f083 0301 	eor.w	r3, r3, #1
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d009      	beq.n	800382e <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x13e>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff fe09 	bl	8003434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	6a39      	ldr	r1, [r7, #32]
 8003828:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800382a:	f7ff fe0e 	bl	800344a <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      _M_deallocate(__old_start,
 800382e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 800383a:	461a      	mov	r2, r3
 800383c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800383e:	f7ff fde6 	bl	800340e <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      this->_M_impl._M_start = __new_start;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800384c:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800384e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	441a      	add	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	609a      	str	r2, [r3, #8]
    }
 800385a:	bf00      	nop
 800385c:	3730      	adds	r7, #48	; 0x30
 800385e:	46bd      	mov	sp, r7
 8003860:	bdb0      	pop	{r4, r5, r7, pc}
 8003862:	bf00      	nop
 8003864:	08012838 	.word	0x08012838

08003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <_ZNSt16allocator_traitsISaIfEE9constructIfJfEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 800387e:	b580      	push	{r7, lr}
 8003880:	b084      	sub	sp, #16
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ffec 	bl	8003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>
 8003890:	4603      	mov	r3, r0
 8003892:	461a      	mov	r2, r3
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 fa20 	bl	8003cdc <_ZN9__gnu_cxx13new_allocatorIfE9constructIfJfEEEvPT_DpOT0_>
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 80038a4:	b5b0      	push	{r4, r5, r7, lr}
 80038a6:	b08c      	sub	sp, #48	; 0x30
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
      const size_type __len =
 80038b0:	4a59      	ldr	r2, [pc, #356]	; (8003a18 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x174>)
 80038b2:	2101      	movs	r1, #1
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f7fe fa3e 	bl	8001d36 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>
 80038ba:	62b8      	str	r0, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f7fe fa7b 	bl	8001dc4 <_ZNSt6vectorIfSaIfEE5beginEv>
 80038ce:	4603      	mov	r3, r0
 80038d0:	617b      	str	r3, [r7, #20]
 80038d2:	f107 0214 	add.w	r2, r7, #20
 80038d6:	f107 0308 	add.w	r3, r7, #8
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fe fa81 	bl	8001de4 <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 80038e2:	4603      	mov	r3, r0
 80038e4:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fa8f 	bl	8001e0e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 80038f0:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _Alloc_traits::construct(this->_M_impl,
 80038f6:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	18d5      	adds	r5, r2, r3
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7ff ffb1 	bl	8003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>
 8003906:	4603      	mov	r3, r0
 8003908:	461a      	mov	r2, r3
 800390a:	4629      	mov	r1, r5
 800390c:	4620      	mov	r0, r4
 800390e:	f7ff ffb6 	bl	800387e <_ZNSt16allocator_traitsISaIfEE9constructIfJfEEEvRS0_PT_DpOT0_>
	  __new_finish = pointer();
 8003912:	2300      	movs	r3, #0
 8003914:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8003916:	f7fe f872 	bl	80019fe <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d027      	beq.n	8003970 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0xcc>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8003920:	f107 0308 	add.w	r3, r7, #8
 8003924:	4618      	mov	r0, r3
 8003926:	f7fe fa9a 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 800392a:	4603      	mov	r3, r0
 800392c:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4618      	mov	r0, r3
 8003932:	f7fe f83a 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003936:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4621      	mov	r1, r4
 800393c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800393e:	f7fe fa7a 	bl	8001e36 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>
 8003942:	62f8      	str	r0, [r7, #44]	; 0x2c
	      ++__new_finish;
 8003944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003946:	3304      	adds	r3, #4
 8003948:	62fb      	str	r3, [r7, #44]	; 0x2c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	4618      	mov	r0, r3
 8003950:	f7fe fa85 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8003954:	4603      	mov	r3, r0
 8003956:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	4618      	mov	r0, r3
 800395c:	f7fe f825 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003960:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8003962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003964:	6a39      	ldr	r1, [r7, #32]
 8003966:	4620      	mov	r0, r4
 8003968:	f7fe fa65 	bl	8001e36 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>
 800396c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800396e:	e026      	b.n	80039be <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x11a>
		(__old_start, __position.base(),
 8003970:	f107 0308 	add.w	r3, r7, #8
 8003974:	4618      	mov	r0, r3
 8003976:	f7fe fa72 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 800397a:	4603      	mov	r3, r0
 800397c:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4618      	mov	r0, r3
 8003982:	f7fe f812 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003986:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4621      	mov	r1, r4
 800398c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800398e:	f7fe fa71 	bl	8001e74 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 8003992:	62f8      	str	r0, [r7, #44]	; 0x2c
	      ++__new_finish;
 8003994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003996:	3304      	adds	r3, #4
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), __old_finish,
 800399a:	f107 0308 	add.w	r3, r7, #8
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe fa5d 	bl	8001e5e <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 80039a4:	4603      	mov	r3, r0
 80039a6:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fd fffd 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80039b0:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 80039b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039b4:	6a39      	ldr	r1, [r7, #32]
 80039b6:	4620      	mov	r0, r4
 80039b8:	f7fe fa5c 	bl	8001e74 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 80039bc:	62f8      	str	r0, [r7, #44]	; 0x2c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 80039be:	f7fe f81e 	bl	80019fe <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>
 80039c2:	4603      	mov	r3, r0
 80039c4:	f083 0301 	eor.w	r3, r3, #1
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d009      	beq.n	80039e2 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x13e>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fd ffea 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80039d6:	4603      	mov	r3, r0
 80039d8:	461a      	mov	r2, r3
 80039da:	6a39      	ldr	r1, [r7, #32]
 80039dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039de:	f7fd ffef 	bl	80019c0 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
      _M_deallocate(__old_start,
 80039e2:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 80039ee:	461a      	mov	r2, r3
 80039f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039f2:	f7fd ffc7 	bl	8001984 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      this->_M_impl._M_start = __new_start;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a00:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8003a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	441a      	add	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	609a      	str	r2, [r3, #8]
    }
 8003a0e:	bf00      	nop
 8003a10:	3730      	adds	r7, #48	; 0x30
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bdb0      	pop	{r4, r5, r7, pc}
 8003a16:	bf00      	nop
 8003a18:	08012838 	.word	0x08012838

08003a1c <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8003a26:	6839      	ldr	r1, [r7, #0]
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 f804 	bl	8003a36 <_ZNSaIfEC1ERKS_>
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <_ZNSaIfEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b082      	sub	sp, #8
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
 8003a3e:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003a40:	6839      	ldr	r1, [r7, #0]
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f960 	bl	8003d08 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b082      	sub	sp, #8
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8003a5c:	6839      	ldr	r1, [r7, #0]
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff ffe9 	bl	8003a36 <_ZNSaIfEC1ERKS_>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fd ff78 	bl	800195c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b082      	sub	sp, #8
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
 8003a7e:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8003a80:	6839      	ldr	r1, [r7, #0]
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7fe f9c3 	bl	8001e0e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	441a      	add	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	609a      	str	r2, [r3, #8]
      }
 8003aa4:	bf00      	nop
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f91d 	bl	8003d20 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>
 8003ae6:	4603      	mov	r3, r0
    }
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>:
      deallocate(pointer __p, size_type)
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8003afc:	68b8      	ldr	r0, [r7, #8]
 8003afe:	f008 f839 	bl	800bb74 <_ZdlPv>
      }
 8003b02:	bf00      	nop
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
 8003b12:	6039      	str	r1, [r7, #0]
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8003b20:	b590      	push	{r4, r7, lr}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7ff fd99 	bl	8003664 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8003b32:	4603      	mov	r3, r0
 8003b34:	681c      	ldr	r4, [r3, #0]
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	2004      	movs	r0, #4
 8003b3c:	f7fd fc7e 	bl	800143c <_ZnwjPv>
 8003b40:	4603      	mov	r3, r0
 8003b42:	601c      	str	r4, [r3, #0]
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd90      	pop	{r4, r7, pc}

08003b4c <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4618      	mov	r0, r3
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 f8e1 	bl	8003d40 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 8003b7e:	4604      	mov	r4, r0
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f8ee 	bl	8003d62 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8003b86:	4603      	mov	r3, r0
 8003b88:	1ae2      	subs	r2, r4, r3
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	bf34      	ite	cc
 8003b90:	2301      	movcc	r3, #1
 8003b92:	2300      	movcs	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f008 f805 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 f8de 	bl	8003d62 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8003ba6:	4604      	mov	r4, r0
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f8da 	bl	8003d62 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	f107 0208 	add.w	r2, r7, #8
 8003bb6:	f107 0310 	add.w	r3, r7, #16
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe facf 	bl	8002160 <_ZSt3maxIjERKT_S2_S2_>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4423      	add	r3, r4
 8003bc8:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 f8c9 	bl	8003d62 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d306      	bcc.n	8003be6 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x7a>
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f8b1 	bl	8003d40 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 8003bde:	4602      	mov	r2, r0
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d904      	bls.n	8003bf0 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x84>
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f8aa 	bl	8003d40 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 8003bec:	4603      	mov	r3, r0
 8003bee:	e000      	b.n	8003bf2 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x86>
 8003bf0:	697b      	ldr	r3, [r7, #20]
      }
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	371c      	adds	r7, #28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd90      	pop	{r4, r7, pc}

08003bfa <_ZNSt6vectorIiSaIiEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b084      	sub	sp, #16
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	f107 030c 	add.w	r3, r7, #12
 8003c08:	4611      	mov	r1, r2
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff ff9e 	bl	8003b4c <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4618      	mov	r0, r3
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8003c1a:	b590      	push	{r4, r7, lr}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 f835 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	681c      	ldr	r4, [r3, #0]
 8003c2e:	6838      	ldr	r0, [r7, #0]
 8003c30:	f000 f830 	bl	8003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8003c34:	4603      	mov	r3, r0
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	1ae3      	subs	r3, r4, r3
 8003c3a:	109b      	asrs	r3, r3, #2
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd90      	pop	{r4, r7, pc}

08003c44 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d006      	beq.n	8003c62 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x1e>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6839      	ldr	r1, [r7, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f892 	bl	8003d82 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	e000      	b.n	8003c64 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 8003c62:	2300      	movs	r3, #0
      }
 8003c64:	4618      	mov	r0, r3
 8003c66:	3708      	adds	r7, #8
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8003c6c:	b590      	push	{r4, r7, lr}
 8003c6e:	b089      	sub	sp, #36	; 0x24
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8003c7a:	f88d 4000 	strb.w	r4, [sp]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f88b 	bl	8003da0 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>
 8003c8a:	4603      	mov	r3, r0
      }
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd90      	pop	{r4, r7, pc}

08003c94 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8003caa:	b590      	push	{r4, r7, lr}
 8003cac:	b085      	sub	sp, #20
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	607a      	str	r2, [r7, #4]
 8003cb6:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f883 	bl	8003dc4 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 8003cbe:	4604      	mov	r4, r0
 8003cc0:	68b8      	ldr	r0, [r7, #8]
 8003cc2:	f000 f87f 	bl	8003dc4 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 8003cc6:	4601      	mov	r1, r0
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	4620      	mov	r0, r4
 8003cce:	f000 f888 	bl	8003de2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>
 8003cd2:	4603      	mov	r3, r0
    }
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd90      	pop	{r4, r7, pc}

08003cdc <_ZN9__gnu_cxx13new_allocatorIfE9constructIfJfEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8003cdc:	b590      	push	{r4, r7, lr}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff fdbd 	bl	8003868 <_ZSt7forwardIfEOT_RNSt16remove_referenceIS0_E4typeE>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	681c      	ldr	r4, [r3, #0]
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	2004      	movs	r0, #4
 8003cf8:	f7fd fba0 	bl	800143c <_ZnwjPv>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	601c      	str	r4, [r3, #0]
 8003d00:	bf00      	nop
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd90      	pop	{r4, r7, pc}

08003d08 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f867 	bl	8003e04 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 8003d36:	4603      	mov	r3, r0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 f88c 	bl	8003e68 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8003d50:	4603      	mov	r3, r0
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 f86e 	bl	8003e34 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8003d62:	b480      	push	{r7}
 8003d64:	b083      	sub	sp, #12
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	109b      	asrs	r3, r3, #2
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	6839      	ldr	r1, [r7, #0]
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 f874 	bl	8003e7e <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>
 8003d96:	4603      	mov	r3, r0
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	68b9      	ldr	r1, [r7, #8]
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 f880 	bl	8003eba <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 8003dba:	4603      	mov	r3, r0
      }
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8003dcc:	f107 030c 	add.w	r3, r7, #12
 8003dd0:	6879      	ldr	r1, [r7, #4]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f88e 	bl	8003ef4 <_ZNSt13move_iteratorIPiEC1ES0_>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
 8003dee:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 f88c 	bl	8003f12 <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
    copy(_II __first, _II __last, _OI __result)
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 f890 	bl	8003f36 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 8003e16:	4604      	mov	r4, r0
 8003e18:	68b8      	ldr	r0, [r7, #8]
 8003e1a:	f000 f88c 	bl	8003f36 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	4619      	mov	r1, r3
 8003e24:	4620      	mov	r0, r4
 8003e26:	f000 f891 	bl	8003f4c <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>
 8003e2a:	4603      	mov	r3, r0
    }
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3714      	adds	r7, #20
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd90      	pop	{r4, r7, pc}

08003e34 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8003e3c:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8003e40:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f8a5 	bl	8003f92 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8003e4c:	f107 0208 	add.w	r2, r7, #8
 8003e50:	f107 030c 	add.w	r3, r7, #12
 8003e54:	4611      	mov	r1, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fb9a 	bl	8002590 <_ZSt3minIjERKT_S2_S2_>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	681b      	ldr	r3, [r3, #0]
      }
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b084      	sub	sp, #16
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	60f8      	str	r0, [r7, #12]
 8003e86:	60b9      	str	r1, [r7, #8]
 8003e88:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f88d 	bl	8003faa <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	4293      	cmp	r3, r2
 8003e96:	bf8c      	ite	hi
 8003e98:	2301      	movhi	r3, #1
 8003e9a:	2300      	movls	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8003ea2:	f007 fe7c 	bl	800bb9e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f007 fe64 	bl	800bb78 <_Znwj>
 8003eb0:	4603      	mov	r3, r0
      }
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8003eba:	b5b0      	push	{r4, r5, r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
      return __relocate_a_1(std::__niter_base(__first),
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f87a 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 8003ece:	4604      	mov	r4, r0
 8003ed0:	68b8      	ldr	r0, [r7, #8]
 8003ed2:	f000 f876 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 8003ed6:	4605      	mov	r5, r0
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 f872 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	f000 f877 	bl	8003fd8 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 8003eea:	4603      	mov	r3, r0
    }
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bdb0      	pop	{r4, r5, r7, pc}

08003ef4 <_ZNSt13move_iteratorIPiEC1ES0_>:
      move_iterator(iterator_type __i)
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4618      	mov	r0, r3
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b086      	sub	sp, #24
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	68b9      	ldr	r1, [r7, #8]
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 f874 	bl	8004014 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>
 8003f2c:	4603      	mov	r3, r0
    }
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>:
    __miter_base(_Iterator __it)
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
    { return __it; }
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4618      	mov	r0, r3
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8003f4c:	b5b0      	push	{r4, r5, r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 f86b 	bl	8004034 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8003f5e:	4604      	mov	r4, r0
 8003f60:	68b8      	ldr	r0, [r7, #8]
 8003f62:	f000 f867 	bl	8004034 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8003f66:	4605      	mov	r5, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe fb30 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 8003f70:	4603      	mov	r3, r0
 8003f72:	461a      	mov	r2, r3
 8003f74:	4629      	mov	r1, r5
 8003f76:	4620      	mov	r0, r4
 8003f78:	f000 f86a 	bl	8004050 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	1d3b      	adds	r3, r7, #4
 8003f80:	4611      	mov	r1, r2
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe fcec 	bl	8002960 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8003f88:	4603      	mov	r3, r0
    }
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bdb0      	pop	{r4, r5, r7, pc}

08003f92 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f805 	bl	8003faa <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8003fb2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
      }
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
    { return __it; }
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	109b      	asrs	r3, r3, #2
 8003fee:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	dd06      	ble.n	8004004 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	68f9      	ldr	r1, [r7, #12]
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f009 fbba 	bl	800d778 <memmove>
      return __result + __count;
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	4413      	add	r3, r2
    }
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f825 	bl	8004074 <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 800402a:	4603      	mov	r3, r0
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 800403c:	1d3b      	adds	r3, r7, #4
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f830 	bl	80040a4 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>
 8004044:	4603      	mov	r3, r0
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 800405c:	2301      	movs	r3, #1
 800405e:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 f828 	bl	80040ba <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 800406a:	4603      	mov	r3, r0
    }
 800406c:	4618      	mov	r0, r3
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8004074:	b590      	push	{r4, r7, lr}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 f837 	bl	80040f4 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8004086:	4604      	mov	r4, r0
 8004088:	68b8      	ldr	r0, [r7, #8]
 800408a:	f000 f833 	bl	80040f4 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800408e:	4603      	mov	r3, r0
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	4619      	mov	r1, r3
 8004094:	4620      	mov	r0, r4
 8004096:	f000 f83e 	bl	8004116 <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>
 800409a:	4603      	mov	r3, r0
    }
 800409c:	4618      	mov	r0, r3
 800409e:	3714      	adds	r7, #20
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd90      	pop	{r4, r7, pc}

080040a4 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4618      	mov	r0, r3
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b086      	sub	sp, #24
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	109b      	asrs	r3, r3, #2
 80040ce:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d006      	beq.n	80040e4 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	461a      	mov	r2, r3
 80040dc:	68f9      	ldr	r1, [r7, #12]
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f009 fb4a 	bl	800d778 <memmove>
	  return __result + _Num;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	4413      	add	r3, r2
	}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 80040fc:	1d3b      	adds	r3, r7, #4
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 f82c 	bl	800415c <_ZNKSt13move_iteratorIPiE4baseEv>
 8004104:	4603      	mov	r3, r0
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f834 	bl	8004174 <_ZSt12__miter_baseIPiET_S1_>
 800410c:	4603      	mov	r3, r0
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004116:	b5b0      	push	{r4, r5, r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	60f8      	str	r0, [r7, #12]
 800411e:	60b9      	str	r1, [r7, #8]
 8004120:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f7ff ff4d 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 8004128:	4604      	mov	r4, r0
 800412a:	68b8      	ldr	r0, [r7, #8]
 800412c:	f7ff ff49 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 8004130:	4605      	mov	r5, r0
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff ff44 	bl	8003fc2 <_ZSt12__niter_baseIPiET_S1_>
 800413a:	4603      	mov	r3, r0
 800413c:	461a      	mov	r2, r3
 800413e:	4629      	mov	r1, r5
 8004140:	4620      	mov	r0, r4
 8004142:	f000 f822 	bl	800418a <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>
 8004146:	4602      	mov	r2, r0
 8004148:	1d3b      	adds	r3, r7, #4
 800414a:	4611      	mov	r1, r2
 800414c:	4618      	mov	r0, r3
 800414e:	f000 f82e 	bl	80041ae <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8004152:	4603      	mov	r3, r0
    }
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bdb0      	pop	{r4, r5, r7, pc}

0800415c <_ZNKSt13move_iteratorIPiE4baseEv>:
      base() const
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <_ZSt12__miter_baseIPiET_S1_>:
    __miter_base(_Iterator __it)
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
    { return __it; }
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4618      	mov	r0, r3
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8004196:	2301      	movs	r3, #1
 8004198:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	68b9      	ldr	r1, [r7, #8]
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 f811 	bl	80041c6 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 80041a4:	4603      	mov	r3, r0
    }
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
    { return __res; }
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	4618      	mov	r0, r3
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b086      	sub	sp, #24
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	109b      	asrs	r3, r3, #2
 80041da:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	461a      	mov	r2, r3
 80041e8:	68f9      	ldr	r1, [r7, #12]
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f009 fac4 	bl	800d778 <memmove>
	  return __result + _Num;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	4413      	add	r3, r2
	}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <_ZN6SerialC1Ev>:
#include "Serial.h"
#include "usart.h"
#include "regex"

// DMASerial ClassDMA
Serial::Serial()
 8004200:	b580      	push	{r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	336c      	adds	r3, #108	; 0x6c
 800420c:	4618      	mov	r0, r3
 800420e:	f007 fd96 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	3384      	adds	r3, #132	; 0x84
 8004216:	4618      	mov	r0, r3
 8004218:	f007 fd91 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	339c      	adds	r3, #156	; 0x9c
 8004220:	4618      	mov	r0, r3
 8004222:	f7fd f96e 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
{
	// 3
	m_speed_control_values.push_back(0);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	339c      	adds	r3, #156	; 0x9c
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	60ba      	str	r2, [r7, #8]
 8004230:	f107 0208 	add.w	r2, r7, #8
 8004234:	4611      	mov	r1, r2
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff f87b 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
	m_speed_control_values.push_back(0);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	339c      	adds	r3, #156	; 0x9c
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	60fa      	str	r2, [r7, #12]
 8004246:	f107 020c 	add.w	r2, r7, #12
 800424a:	4611      	mov	r1, r2
 800424c:	4618      	mov	r0, r3
 800424e:	f7ff f870 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
	m_speed_control_values.push_back(0);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	339c      	adds	r3, #156	; 0x9c
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	613a      	str	r2, [r7, #16]
 800425c:	f107 0210 	add.w	r2, r7, #16
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff f865 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>

	m_received_str = "0,0,0";
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3384      	adds	r3, #132	; 0x84
 800426c:	4910      	ldr	r1, [pc, #64]	; (80042b0 <_ZN6SerialC1Ev+0xb0>)
 800426e:	4618      	mov	r0, r3
 8004270:	f007 fe49 	bl	800bf06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
	m_read_index_end = 0;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	605a      	str	r2, [r3, #4]
	for(int i=0; i<SERIAL_RECEIVE_BUFFER_SIZE; i++)
 800427a:	2300      	movs	r3, #0
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	2b63      	cmp	r3, #99	; 0x63
 8004282:	dc09      	bgt.n	8004298 <_ZN6SerialC1Ev+0x98>
		serialData[i] = 0;
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	4413      	add	r3, r2
 800428a:	3308      	adds	r3, #8
 800428c:	2200      	movs	r2, #0
 800428e:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<SERIAL_RECEIVE_BUFFER_SIZE; i++)
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	3301      	adds	r3, #1
 8004294:	617b      	str	r3, [r7, #20]
 8004296:	e7f2      	b.n	800427e <_ZN6SerialC1Ev+0x7e>
	// DMA
	HAL_UART_Receive_DMA(&huart2, serialData, SERIAL_RECEIVE_BUFFER_SIZE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3308      	adds	r3, #8
 800429c:	2264      	movs	r2, #100	; 0x64
 800429e:	4619      	mov	r1, r3
 80042a0:	4804      	ldr	r0, [pc, #16]	; (80042b4 <_ZN6SerialC1Ev+0xb4>)
 80042a2:	f006 fd1f 	bl	800ace4 <HAL_UART_Receive_DMA>
}
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	08012854 	.word	0x08012854
 80042b4:	200005e0 	.word	0x200005e0

080042b8 <_ZN6Serial14ReadBuffQtyDMAEv>:
// @brief	: 
// @date	: 2021/03/06
//
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
int Serial::ReadBuffQtyDMA(){
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
	// index
	int read_index_begin = huart2.hdmarx->Instance->NDTR; //index
 80042c0:	4b0d      	ldr	r3, [pc, #52]	; (80042f8 <_ZN6Serial14ReadBuffQtyDMAEv+0x40>)
 80042c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	60bb      	str	r3, [r7, #8]
	//
	read_index_begin = SERIAL_RECEIVE_BUFFER_SIZE - read_index_begin;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80042d0:	60bb      	str	r3, [r7, #8]
	//
	int read_buff_qty = read_index_begin - m_read_index_end;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	60fb      	str	r3, [r7, #12]
	if(read_buff_qty < 0)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	da02      	bge.n	80042e8 <_ZN6Serial14ReadBuffQtyDMAEv+0x30>
	{
		read_buff_qty += SERIAL_RECEIVE_BUFFER_SIZE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	3364      	adds	r3, #100	; 0x64
 80042e6:	60fb      	str	r3, [r7, #12]
	}
	return read_buff_qty;
 80042e8:	68fb      	ldr	r3, [r7, #12]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	200005e0 	.word	0x200005e0

080042fc <_ZN6Serial10GetBuffDMAEv>:
// @brief	: 1
// @date	: 2021/03/06
//
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
uint8_t Serial::GetBuffDMA(){//
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
	uint8_t read_char = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	74fb      	strb	r3, [r7, #19]

	// index
	int read_index_begin = huart2.hdmarx->Instance->NDTR;
 8004308:	4b18      	ldr	r3, [pc, #96]	; (800436c <_ZN6Serial10GetBuffDMAEv+0x70>)
 800430a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	60fb      	str	r3, [r7, #12]
	read_index_begin = SERIAL_RECEIVE_BUFFER_SIZE - read_index_begin;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8004318:	60fb      	str	r3, [r7, #12]

	// 
	int read_buff_qty = read_index_begin - m_read_index_end;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	617b      	str	r3, [r7, #20]
	if(read_buff_qty < 0)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	da02      	bge.n	8004330 <_ZN6Serial10GetBuffDMAEv+0x34>
	{
		read_buff_qty += SERIAL_RECEIVE_BUFFER_SIZE;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	3364      	adds	r3, #100	; 0x64
 800432e:	617b      	str	r3, [r7, #20]
	}

	// 
	if(read_buff_qty < 1)
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2b00      	cmp	r3, #0
 8004334:	dc01      	bgt.n	800433a <_ZN6Serial10GetBuffDMAEv+0x3e>
	{
		return read_char;
 8004336:	7cfb      	ldrb	r3, [r7, #19]
 8004338:	e012      	b.n	8004360 <_ZN6Serial10GetBuffDMAEv+0x64>
	}
	// 1
	read_char = serialData[m_read_index_end];
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	4413      	add	r3, r2
 8004342:	7a1b      	ldrb	r3, [r3, #8]
 8004344:	74fb      	strb	r3, [r7, #19]
	// 1
	m_read_index_end++;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	1c5a      	adds	r2, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	605a      	str	r2, [r3, #4]
	// 0
	if(m_read_index_end == SERIAL_RECEIVE_BUFFER_SIZE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b64      	cmp	r3, #100	; 0x64
 8004356:	d102      	bne.n	800435e <_ZN6Serial10GetBuffDMAEv+0x62>
	{
		m_read_index_end = 0;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	605a      	str	r2, [r3, #4]
	}

	return read_char;
 800435e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004360:	4618      	mov	r0, r3
 8004362:	371c      	adds	r7, #28
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	200005e0 	.word	0x200005e0

08004370 <_ZN6Serial14StockStringDMAEv>:
{
	m_receiving_str += p_received_str;
}

void Serial::StockStringDMA()
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08a      	sub	sp, #40	; 0x28
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
	int buff_qty =ReadBuffQtyDMA();
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7ff ff9d 	bl	80042b8 <_ZN6Serial14ReadBuffQtyDMAEv>
 800437e:	6238      	str	r0, [r7, #32]
	string serial_str;
 8004380:	f107 0308 	add.w	r3, r7, #8
 8004384:	4618      	mov	r0, r3
 8004386:	f007 fcda 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	for(int i=0; i < buff_qty; i++)
 800438a:	2300      	movs	r3, #0
 800438c:	627b      	str	r3, [r7, #36]	; 0x24
 800438e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	429a      	cmp	r2, r3
 8004394:	da0e      	bge.n	80043b4 <_ZN6Serial14StockStringDMAEv+0x44>
	{
		serial_str += GetBuffDMA();
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff ffb0 	bl	80042fc <_ZN6Serial10GetBuffDMAEv>
 800439c:	4603      	mov	r3, r0
 800439e:	461a      	mov	r2, r3
 80043a0:	f107 0308 	add.w	r3, r7, #8
 80043a4:	4611      	mov	r1, r2
 80043a6:	4618      	mov	r0, r3
 80043a8:	f007 fd1a 	bl	800bde0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
	for(int i=0; i < buff_qty; i++)
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	3301      	adds	r3, #1
 80043b0:	627b      	str	r3, [r7, #36]	; 0x24
 80043b2:	e7ec      	b.n	800438e <_ZN6Serial14StockStringDMAEv+0x1e>
	}
	m_receiving_str += serial_str;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	336c      	adds	r3, #108	; 0x6c
 80043b8:	f107 0208 	add.w	r2, r7, #8
 80043bc:	4611      	mov	r1, r2
 80043be:	4618      	mov	r0, r3
 80043c0:	f007 fdcd 	bl	800bf5e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
	string serial_str;
 80043c4:	f107 0308 	add.w	r3, r7, #8
 80043c8:	4618      	mov	r0, r3
 80043ca:	f007 fcd9 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 80043ce:	bf00      	nop
 80043d0:	3728      	adds	r7, #40	; 0x28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b082      	sub	sp, #8
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f9a6 	bl	8004730 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
	...

080043f0 <_ZN6Serial6UpdateEv>:
//
// @param1[in]	: []
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void Serial::Update()
{
 80043f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043f2:	b0f1      	sub	sp, #452	; 0x1c4
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	1d3b      	adds	r3, r7, #4
 80043f8:	6018      	str	r0, [r3, #0]
	char msg[256];
	// DMA
	StockStringDMA();
 80043fa:	1d3b      	adds	r3, r7, #4
 80043fc:	6818      	ldr	r0, [r3, #0]
 80043fe:	f7ff ffb7 	bl	8004370 <_ZN6Serial14StockStringDMAEv>

    //sprintf(msg, "ing size %d -> [%s]\n", m_receiving_str.size(), m_receiving_str.c_str());
    //HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg), 0xFFFF);

	if(m_receiving_str.size() < 6)
 8004402:	1d3b      	adds	r3, r7, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	336c      	adds	r3, #108	; 0x6c
 8004408:	4618      	mov	r0, r3
 800440a:	f007 fcc5 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800440e:	4603      	mov	r3, r0
 8004410:	2b05      	cmp	r3, #5
 8004412:	bf94      	ite	ls
 8004414:	2301      	movls	r3, #1
 8004416:	2300      	movhi	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	f040 8154 	bne.w	80046c8 <_ZN6Serial6UpdateEv+0x2d8>
	{
		return;
	}

    // 
    bool is_serial_line_end = false;
 8004420:	2300      	movs	r3, #0
 8004422:	f887 31b7 	strb.w	r3, [r7, #439]	; 0x1b7
    if(m_receiving_str[m_receiving_str.size()-1] == '\n' || m_receiving_str[m_receiving_str.size()-1] == '\r')
 8004426:	1d3b      	adds	r3, r7, #4
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 800442e:	1d3b      	adds	r3, r7, #4
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	336c      	adds	r3, #108	; 0x6c
 8004434:	4618      	mov	r0, r3
 8004436:	f007 fcaf 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800443a:	4603      	mov	r3, r0
 800443c:	3b01      	subs	r3, #1
 800443e:	4619      	mov	r1, r3
 8004440:	4620      	mov	r0, r4
 8004442:	f007 fcab 	bl	800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8004446:	4603      	mov	r3, r0
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	2b0a      	cmp	r3, #10
 800444c:	d013      	beq.n	8004476 <_ZN6Serial6UpdateEv+0x86>
 800444e:	1d3b      	adds	r3, r7, #4
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	336c      	adds	r3, #108	; 0x6c
 800445c:	4618      	mov	r0, r3
 800445e:	f007 fc9b 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8004462:	4603      	mov	r3, r0
 8004464:	3b01      	subs	r3, #1
 8004466:	4619      	mov	r1, r3
 8004468:	4620      	mov	r0, r4
 800446a:	f007 fc97 	bl	800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800446e:	4603      	mov	r3, r0
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b0d      	cmp	r3, #13
 8004474:	d101      	bne.n	800447a <_ZN6Serial6UpdateEv+0x8a>
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <_ZN6Serial6UpdateEv+0x8c>
 800447a:	2300      	movs	r3, #0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d002      	beq.n	8004486 <_ZN6Serial6UpdateEv+0x96>
    {
    	is_serial_line_end = true;
 8004480:	2301      	movs	r3, #1
 8004482:	f887 31b7 	strb.w	r3, [r7, #439]	; 0x1b7
    }
	// 
	vector<string> splited_strings =  SplitString2Token(m_receiving_str, '\r', '\n');
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 800448e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8004492:	4611      	mov	r1, r2
 8004494:	4618      	mov	r0, r3
 8004496:	f007 fd8d 	bl	800bfb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 800449a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800449e:	f507 719c 	add.w	r1, r7, #312	; 0x138
 80044a2:	230a      	movs	r3, #10
 80044a4:	220d      	movs	r2, #13
 80044a6:	f7fd f97f 	bl	80017a8 <_Z17SplitString2TokenNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc>
 80044aa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80044ae:	4618      	mov	r0, r3
 80044b0:	f007 fc66 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	//	HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg) + 1, 0xFFFF);
	//}


	// 
	if(splited_strings.size() < 1)
 80044b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fd fedd 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf0c      	ite	eq
 80044c4:	2301      	moveq	r3, #1
 80044c6:	2300      	movne	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <_ZN6Serial6UpdateEv+0xe2>
 80044ce:	2400      	movs	r4, #0
	{
		return;
 80044d0:	e0f3      	b.n	80046ba <_ZN6Serial6UpdateEv+0x2ca>
	}

	// 1
	string target_strings;
 80044d2:	f107 0314 	add.w	r3, r7, #20
 80044d6:	4618      	mov	r0, r3
 80044d8:	f007 fc31 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	if(is_serial_line_end == true)
 80044dc:	f897 31b7 	ldrb.w	r3, [r7, #439]	; 0x1b7
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d11b      	bne.n	800451c <_ZN6Serial6UpdateEv+0x12c>
	{
		m_receiving_str = "";
 80044e4:	1d3b      	adds	r3, r7, #4
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	336c      	adds	r3, #108	; 0x6c
 80044ea:	497a      	ldr	r1, [pc, #488]	; (80046d4 <_ZN6Serial6UpdateEv+0x2e4>)
 80044ec:	4618      	mov	r0, r3
 80044ee:	f007 fd0a 	bl	800bf06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
		target_strings = splited_strings[splited_strings.size() - 1];
 80044f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fd febe 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 80044fc:	4603      	mov	r3, r0
 80044fe:	1e5a      	subs	r2, r3, #1
 8004500:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004504:	4611      	mov	r1, r2
 8004506:	4618      	mov	r0, r3
 8004508:	f000 f93c 	bl	8004784 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>
 800450c:	4602      	mov	r2, r0
 800450e:	f107 0314 	add.w	r3, r7, #20
 8004512:	4611      	mov	r1, r2
 8004514:	4618      	mov	r0, r3
 8004516:	f007 fc39 	bl	800bd8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
 800451a:	e038      	b.n	800458e <_ZN6Serial6UpdateEv+0x19e>
	}
	// 1
	else
	{
		// 
		m_receiving_str = splited_strings[splited_strings.size()-1];
 800451c:	1d3b      	adds	r3, r7, #4
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 8004524:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004528:	4618      	mov	r0, r3
 800452a:	f7fd fea5 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 800452e:	4603      	mov	r3, r0
 8004530:	1e5a      	subs	r2, r3, #1
 8004532:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004536:	4611      	mov	r1, r2
 8004538:	4618      	mov	r0, r3
 800453a:	f000 f923 	bl	8004784 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>
 800453e:	4603      	mov	r3, r0
 8004540:	4619      	mov	r1, r3
 8004542:	4620      	mov	r0, r4
 8004544:	f007 fc22 	bl	800bd8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>

		// 
		if(splited_strings.size() == 1)
 8004548:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800454c:	4618      	mov	r0, r3
 800454e:	f7fd fe93 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8004552:	4603      	mov	r3, r0
 8004554:	2b01      	cmp	r3, #1
 8004556:	bf0c      	ite	eq
 8004558:	2301      	moveq	r3, #1
 800455a:	2300      	movne	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <_ZN6Serial6UpdateEv+0x176>
 8004562:	2400      	movs	r4, #0
		{
			return;
 8004564:	e09f      	b.n	80046a6 <_ZN6Serial6UpdateEv+0x2b6>
		}
		else
		{
			// 1
			target_strings = splited_strings[splited_strings.size() - 2];
 8004566:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800456a:	4618      	mov	r0, r3
 800456c:	f7fd fe84 	bl	8002278 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8004570:	4603      	mov	r3, r0
 8004572:	1e9a      	subs	r2, r3, #2
 8004574:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004578:	4611      	mov	r1, r2
 800457a:	4618      	mov	r0, r3
 800457c:	f000 f902 	bl	8004784 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>
 8004580:	4602      	mov	r2, r0
 8004582:	f107 0314 	add.w	r3, r7, #20
 8004586:	4611      	mov	r1, r2
 8004588:	4618      	mov	r0, r3
 800458a:	f007 fbff 	bl	800bd8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
		}
	}

	// 
	vector<string> axis_value_strings = {"", "", ""};
 800458e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8004592:	4618      	mov	r0, r3
 8004594:	f007 fb01 	bl	800bb9a <_ZNSaIcEC1Ev>
 8004598:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 800459c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80045a0:	494c      	ldr	r1, [pc, #304]	; (80046d4 <_ZN6Serial6UpdateEv+0x2e4>)
 80045a2:	4618      	mov	r0, r3
 80045a4:	f007 fd3a 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80045a8:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80045ac:	4618      	mov	r0, r3
 80045ae:	f007 faf4 	bl	800bb9a <_ZNSaIcEC1Ev>
 80045b2:	f507 72d2 	add.w	r2, r7, #420	; 0x1a4
 80045b6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80045ba:	3318      	adds	r3, #24
 80045bc:	4945      	ldr	r1, [pc, #276]	; (80046d4 <_ZN6Serial6UpdateEv+0x2e4>)
 80045be:	4618      	mov	r0, r3
 80045c0:	f007 fd2c 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80045c4:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 80045c8:	4618      	mov	r0, r3
 80045ca:	f007 fae6 	bl	800bb9a <_ZNSaIcEC1Ev>
 80045ce:	f507 72d4 	add.w	r2, r7, #424	; 0x1a8
 80045d2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80045d6:	3330      	adds	r3, #48	; 0x30
 80045d8:	493e      	ldr	r1, [pc, #248]	; (80046d4 <_ZN6Serial6UpdateEv+0x2e4>)
 80045da:	4618      	mov	r0, r3
 80045dc:	f007 fd1e 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80045e0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80045e4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80045e8:	2303      	movs	r3, #3
 80045ea:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80045ee:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fd fa19 	bl	8001a2a <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 80045f8:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80045fc:	f107 0008 	add.w	r0, r7, #8
 8004600:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8004604:	ca06      	ldmia	r2, {r1, r2}
 8004606:	f000 f8d0 	bl	80047aa <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ESt16initializer_listIS5_ERKS6_>
 800460a:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f88e 	bl	8004730 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 8004614:	f507 74ac 	add.w	r4, r7, #344	; 0x158
 8004618:	3448      	adds	r4, #72	; 0x48
 800461a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800461e:	429c      	cmp	r4, r3
 8004620:	d004      	beq.n	800462c <_ZN6Serial6UpdateEv+0x23c>
 8004622:	3c18      	subs	r4, #24
 8004624:	4620      	mov	r0, r4
 8004626:	f007 fbab 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800462a:	e7f6      	b.n	800461a <_ZN6Serial6UpdateEv+0x22a>
 800462c:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8004630:	4618      	mov	r0, r3
 8004632:	f007 fab3 	bl	800bb9c <_ZNSaIcED1Ev>
 8004636:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800463a:	4618      	mov	r0, r3
 800463c:	f007 faae 	bl	800bb9c <_ZNSaIcED1Ev>
 8004640:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8004644:	4618      	mov	r0, r3
 8004646:	f007 faa9 	bl	800bb9c <_ZNSaIcED1Ev>
	// 
	int axis_idx = 0;
 800464a:	2300      	movs	r3, #0
 800464c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0



	// 
	// 
	sscanf(target_strings.c_str(), "%f,%f,%f", &m_speed_control_values[0], &m_speed_control_values[1], &m_speed_control_values[2]);
 8004650:	f107 0314 	add.w	r3, r7, #20
 8004654:	4618      	mov	r0, r3
 8004656:	f007 fc86 	bl	800bf66 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800465a:	4604      	mov	r4, r0
 800465c:	1d3b      	adds	r3, r7, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	339c      	adds	r3, #156	; 0x9c
 8004662:	2100      	movs	r1, #0
 8004664:	4618      	mov	r0, r3
 8004666:	f000 f8c1 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800466a:	4605      	mov	r5, r0
 800466c:	1d3b      	adds	r3, r7, #4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	339c      	adds	r3, #156	; 0x9c
 8004672:	2101      	movs	r1, #1
 8004674:	4618      	mov	r0, r3
 8004676:	f000 f8b9 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800467a:	4606      	mov	r6, r0
 800467c:	1d3b      	adds	r3, r7, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	339c      	adds	r3, #156	; 0x9c
 8004682:	2102      	movs	r1, #2
 8004684:	4618      	mov	r0, r3
 8004686:	f000 f8b1 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800468a:	4603      	mov	r3, r0
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	4633      	mov	r3, r6
 8004690:	462a      	mov	r2, r5
 8004692:	4911      	ldr	r1, [pc, #68]	; (80046d8 <_ZN6Serial6UpdateEv+0x2e8>)
 8004694:	4620      	mov	r0, r4
 8004696:	f00a f82f 	bl	800e6f8 <siscanf>
	vector<string> axis_value_strings = {"", "", ""};
 800469a:	f107 0308 	add.w	r3, r7, #8
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 f82b 	bl	80046fa <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
	string target_strings;
 80046a4:	2401      	movs	r4, #1
 80046a6:	f107 0314 	add.w	r3, r7, #20
 80046aa:	4618      	mov	r0, r3
 80046ac:	f007 fb68 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80046b0:	2c01      	cmp	r4, #1
 80046b2:	d001      	beq.n	80046b8 <_ZN6Serial6UpdateEv+0x2c8>
 80046b4:	2400      	movs	r4, #0
 80046b6:	e000      	b.n	80046ba <_ZN6Serial6UpdateEv+0x2ca>
	vector<string> splited_strings =  SplitString2Token(m_receiving_str, '\r', '\n');
 80046b8:	2401      	movs	r4, #1
 80046ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 f81b 	bl	80046fa <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 80046c4:	2c01      	cmp	r4, #1
 80046c6:	e000      	b.n	80046ca <_ZN6Serial6UpdateEv+0x2da>
		return;
 80046c8:	bf00      	nop
	//sprintf(msg, "target str [%s]\n", target_strings.c_str());
	//HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg), 0xFFFF);
    // 
    //sprintf(msg, "[  %5.5f %5.5f %5.5f  ] \r\n", m_speed_control_values[0], m_speed_control_values[1], m_speed_control_values[2]);
    //HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg), 0xFFFF);
}
 80046ca:	f507 77de 	add.w	r7, r7, #444	; 0x1bc
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046d2:	bf00      	nop
 80046d4:	0801285c 	.word	0x0801285c
 80046d8:	08012860 	.word	0x08012860

080046dc <_ZN6Serial21GetSpeedControlValuesEv>:
//
// @param1[in]	: []
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
vector<float> Serial::GetSpeedControlValues()
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
	// 1
	//ConvertReceivedString2SpeedControlValues();
	return m_speed_control_values;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	339c      	adds	r3, #156	; 0x9c
 80046ea:	4619      	mov	r1, r3
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fe fe31 	bl	8003354 <_ZNSt6vectorIfSaIfEEC1ERKS1_>
}
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80046fa:	b5b0      	push	{r4, r5, r7, lr}
 80046fc:	b082      	sub	sp, #8
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681c      	ldr	r4, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4618      	mov	r0, r3
 800470e:	f7fd f9bf 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8004712:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004714:	461a      	mov	r2, r3
 8004716:	4629      	mov	r1, r5
 8004718:	4620      	mov	r0, r4
 800471a:	f7fd f9c4 	bl	8001aa6 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
      }
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4618      	mov	r0, r3
 8004722:	f000 f811 	bl	8004748 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bdb0      	pop	{r4, r5, r7, pc}

08004730 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 f875 	bl	8004828 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4618      	mov	r0, r3
 8004742:	3708      	adds	r7, #8
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	10db      	asrs	r3, r3, #3
 8004760:	4a07      	ldr	r2, [pc, #28]	; (8004780 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x38>)
 8004762:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8004766:	461a      	mov	r2, r3
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f7fd f97e 	bl	8001a6a <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>
      }
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff fe30 	bl	80043d6 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4618      	mov	r0, r3
 800477a:	3708      	adds	r7, #8
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	aaaaaaab 	.word	0xaaaaaaab

08004784 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6819      	ldr	r1, [r3, #0]
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	4613      	mov	r3, r2
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	4413      	add	r3, r2
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	440b      	add	r3, r1
      }
 800479e:	4618      	mov	r0, r3
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ESt16initializer_listIS5_ERKS6_>:
      vector(initializer_list<value_type> __l,
 80047aa:	b5b0      	push	{r4, r5, r7, lr}
 80047ac:	b086      	sub	sp, #24
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	1d38      	adds	r0, r7, #4
 80047b4:	e880 0006 	stmia.w	r0, {r1, r2}
 80047b8:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6839      	ldr	r1, [r7, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 f83d 	bl	800483e <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS6_>
	_M_range_initialize(__l.begin(), __l.end(),
 80047c4:	1d3b      	adds	r3, r7, #4
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 f848 	bl	800485c <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5beginEv>
 80047cc:	4604      	mov	r4, r0
 80047ce:	1d3b      	adds	r3, r7, #4
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 f84f 	bl	8004874 <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE3endEv>
 80047d6:	4602      	mov	r2, r0
 80047d8:	462b      	mov	r3, r5
 80047da:	4621      	mov	r1, r4
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 f85e 	bl	800489e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>
      }
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bdb0      	pop	{r4, r5, r7, pc}

080047ec <_ZNSt6vectorIfSaIfEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	4413      	add	r3, r2
      }
 8004800:	4618      	mov	r0, r3
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8004816:	6839      	ldr	r1, [r7, #0]
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f87c 	bl	8004916 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS7_>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4618      	mov	r0, r3
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4618      	mov	r0, r3
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS6_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800483e:	b580      	push	{r7, lr}
 8004840:	b082      	sub	sp, #8
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6839      	ldr	r1, [r7, #0]
 800484c:	4618      	mov	r0, r3
 800484e:	f000 f86e 	bl	800492e <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4618      	mov	r0, r3
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8004874:	b590      	push	{r4, r7, lr}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff ffed 	bl	800485c <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5beginEv>
 8004882:	4604      	mov	r4, r0
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f864 	bl	8004952 <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4sizeEv>
 800488a:	4602      	mov	r2, r0
 800488c:	4613      	mov	r3, r2
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	4413      	add	r3, r2
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4423      	add	r3, r4
 8004896:	4618      	mov	r0, r3
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	bd90      	pop	{r4, r7, pc}

0800489e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 800489e:	b590      	push	{r4, r7, lr}
 80048a0:	b087      	sub	sp, #28
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	607a      	str	r2, [r7, #4]
 80048aa:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	68b8      	ldr	r0, [r7, #8]
 80048b0:	f000 f85b 	bl	800496a <_ZSt8distanceIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES9_S9_>
 80048b4:	4603      	mov	r3, r0
 80048b6:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 80048b8:	68fc      	ldr	r4, [r7, #12]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fd f8e7 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80048c2:	4603      	mov	r3, r0
 80048c4:	4619      	mov	r1, r3
 80048c6:	6978      	ldr	r0, [r7, #20]
 80048c8:	f000 f864 	bl	8004994 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEjRKS6_>
 80048cc:	4603      	mov	r3, r0
 80048ce:	4619      	mov	r1, r3
 80048d0:	4620      	mov	r0, r4
 80048d2:	f7fd fbb3 	bl	800203c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj>
 80048d6:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6819      	ldr	r1, [r3, #0]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4613      	mov	r3, r2
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	4413      	add	r3, r2
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	18ca      	adds	r2, r1, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7fd f8ca 	bl	8001a90 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80048fc:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 80048fe:	4622      	mov	r2, r4
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	68b8      	ldr	r0, [r7, #8]
 8004904:	f000 f86e 	bl	80049e4 <_ZSt22__uninitialized_copy_aIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS5_S5_ET0_T_SA_S9_RSaIT1_E>
 8004908:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	605a      	str	r2, [r3, #4]
	}
 800490e:	bf00      	nop
 8004910:	371c      	adds	r7, #28
 8004912:	46bd      	mov	sp, r7
 8004914:	bd90      	pop	{r4, r7, pc}

08004916 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS7_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	6039      	str	r1, [r7, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8004938:	6839      	ldr	r1, [r7, #0]
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff ff66 	bl	800480c <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4618      	mov	r0, r3
 8004944:	f7fd f87d 	bl	8001a42 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>
	{ }
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4618      	mov	r0, r3
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <_ZNKSt16initializer_listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4sizeEv>:
      size() const noexcept { return _M_len; }
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	4618      	mov	r0, r3
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr

0800496a <_ZSt8distanceIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES9_S9_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 800496a:	b5b0      	push	{r4, r5, r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8004974:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8004976:	1d3b      	adds	r3, r7, #4
 8004978:	4618      	mov	r0, r3
 800497a:	f000 f844 	bl	8004a06 <_ZSt19__iterator_categoryIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E17iterator_categoryERKS9_>
      return std::__distance(__first, __last,
 800497e:	462a      	mov	r2, r5
 8004980:	6839      	ldr	r1, [r7, #0]
 8004982:	4620      	mov	r0, r4
 8004984:	f000 f84a 	bl	8004a1c <_ZSt10__distanceIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES9_S9_St26random_access_iterator_tag>
 8004988:	4603      	mov	r3, r0
    }
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004994 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEjRKS6_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8004994:	b590      	push	{r4, r7, lr}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 800499e:	f107 030c 	add.w	r3, r7, #12
 80049a2:	6839      	ldr	r1, [r7, #0]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff ff31 	bl	800480c <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>
 80049aa:	f107 030c 	add.w	r3, r7, #12
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7fd fd5c 	bl	800246c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
 80049b4:	4602      	mov	r2, r0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4293      	cmp	r3, r2
 80049ba:	bf8c      	ite	hi
 80049bc:	2301      	movhi	r3, #1
 80049be:	2300      	movls	r3, #0
 80049c0:	b2dc      	uxtb	r4, r3
 80049c2:	f107 030c 	add.w	r3, r7, #12
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7ff feb2 	bl	8004730 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 80049cc:	2c00      	cmp	r4, #0
 80049ce:	d002      	beq.n	80049d6 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEjRKS6_+0x42>
	  __throw_length_error(
 80049d0:	4803      	ldr	r0, [pc, #12]	; (80049e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEjRKS6_+0x4c>)
 80049d2:	f007 f8ea 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
	return __n;
 80049d6:	687b      	ldr	r3, [r7, #4]
      }
 80049d8:	4618      	mov	r0, r3
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd90      	pop	{r4, r7, pc}
 80049e0:	08012888 	.word	0x08012888

080049e4 <_ZSt22__uninitialized_copy_aIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS5_S5_ET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
 80049f0:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68b9      	ldr	r1, [r7, #8]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f826 	bl	8004a48 <_ZSt18uninitialized_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS5_ET0_T_SA_S9_>
 80049fc:	4603      	mov	r3, r0
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <_ZSt19__iterator_categoryIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E17iterator_categoryERKS9_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8004a06:	b480      	push	{r7}
 8004a08:	b083      	sub	sp, #12
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8004a0e:	4618      	mov	r0, r3
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <_ZSt10__distanceIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES9_S9_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	10db      	asrs	r3, r3, #3
 8004a30:	4a04      	ldr	r2, [pc, #16]	; (8004a44 <_ZSt10__distanceIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES9_S9_St26random_access_iterator_tag+0x28>)
 8004a32:	fb02 f303 	mul.w	r3, r2, r3
    }
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	aaaaaaab 	.word	0xaaaaaaab

08004a48 <_ZSt18uninitialized_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS5_ET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8004a54:	2301      	movs	r3, #1
 8004a56:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	68b9      	ldr	r1, [r7, #8]
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f000 f805 	bl	8004a6c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS7_EET0_T_SC_SB_>
 8004a62:	4603      	mov	r3, r0
    }
 8004a64:	4618      	mov	r0, r3
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS7_EET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d00e      	beq.n	8004aa2 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS7_EET0_T_SC_SB_+0x36>
		std::_Construct(std::__addressof(*__cur), *__first);
 8004a84:	6978      	ldr	r0, [r7, #20]
 8004a86:	f7fd fcdb 	bl	8002440 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	68f9      	ldr	r1, [r7, #12]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 f80c 	bl	8004aac <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	3318      	adds	r3, #24
 8004a98:	60fb      	str	r3, [r7, #12]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	3318      	adds	r3, #24
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e7ec      	b.n	8004a7c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS7_EET0_T_SC_SB_+0x10>
	      return __cur;
 8004aa2:	697b      	ldr	r3, [r7, #20]
	}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>:
    _Construct(_T1* __p, _Args&&... __args)
 8004aac:	b590      	push	{r4, r7, lr}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
    { ::new(static_cast<void*>(__p)) _T1(std::forward<_Args>(__args)...); }
 8004ab6:	6838      	ldr	r0, [r7, #0]
 8004ab8:	f7fd fa1c 	bl	8001ef4 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8004abc:	4604      	mov	r4, r0
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	2018      	movs	r0, #24
 8004ac4:	f7fc fcba 	bl	800143c <_ZnwjPv>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	4621      	mov	r1, r4
 8004acc:	4618      	mov	r0, r3
 8004ace:	f007 fa71 	bl	800bfb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd90      	pop	{r4, r7, pc}
	...

08004adc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8004ae0:	4b17      	ldr	r3, [pc, #92]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004ae2:	4a18      	ldr	r2, [pc, #96]	; (8004b44 <MX_CAN1_Init+0x68>)
 8004ae4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8004ae6:	4b16      	ldr	r3, [pc, #88]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004ae8:	2203      	movs	r2, #3
 8004aea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004aec:	4b14      	ldr	r3, [pc, #80]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004af2:	4b13      	ldr	r3, [pc, #76]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8004af8:	4b11      	ldr	r3, [pc, #68]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004afa:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8004afe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8004b00:	4b0f      	ldr	r3, [pc, #60]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004b06:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004b08:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8004b0e:	4b0c      	ldr	r3, [pc, #48]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8004b14:	4b0a      	ldr	r3, [pc, #40]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8004b1a:	4b09      	ldr	r3, [pc, #36]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8004b26:	4b06      	ldr	r3, [pc, #24]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004b2c:	4804      	ldr	r0, [pc, #16]	; (8004b40 <MX_CAN1_Init+0x64>)
 8004b2e:	f002 f889 	bl	8006c44 <HAL_CAN_Init>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8004b38:	f000 fe00 	bl	800573c <Error_Handler>
  }

}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000264 	.word	0x20000264
 8004b44:	40006400 	.word	0x40006400

08004b48 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b50:	f107 0314 	add.w	r3, r7, #20
 8004b54:	2200      	movs	r2, #0
 8004b56:	601a      	str	r2, [r3, #0]
 8004b58:	605a      	str	r2, [r3, #4]
 8004b5a:	609a      	str	r2, [r3, #8]
 8004b5c:	60da      	str	r2, [r3, #12]
 8004b5e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a25      	ldr	r2, [pc, #148]	; (8004bfc <HAL_CAN_MspInit+0xb4>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d144      	bne.n	8004bf4 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	4b24      	ldr	r3, [pc, #144]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	4a23      	ldr	r2, [pc, #140]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b78:	6413      	str	r3, [r2, #64]	; 0x40
 8004b7a:	4b21      	ldr	r3, [pc, #132]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b82:	613b      	str	r3, [r7, #16]
 8004b84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b86:	2300      	movs	r3, #0
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	4b1d      	ldr	r3, [pc, #116]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	4a1c      	ldr	r2, [pc, #112]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	6313      	str	r3, [r2, #48]	; 0x30
 8004b96:	4b1a      	ldr	r3, [pc, #104]	; (8004c00 <HAL_CAN_MspInit+0xb8>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004ba2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004bb4:	2309      	movs	r3, #9
 8004bb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb8:	f107 0314 	add.w	r3, r7, #20
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4811      	ldr	r0, [pc, #68]	; (8004c04 <HAL_CAN_MspInit+0xbc>)
 8004bc0:	f003 fa6c 	bl	800809c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	2013      	movs	r0, #19
 8004bca:	f002 fe9e 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004bce:	2013      	movs	r0, #19
 8004bd0:	f002 feb7 	bl	8007942 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	2014      	movs	r0, #20
 8004bda:	f002 fe96 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004bde:	2014      	movs	r0, #20
 8004be0:	f002 feaf 	bl	8007942 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004be4:	2200      	movs	r2, #0
 8004be6:	2100      	movs	r1, #0
 8004be8:	2015      	movs	r0, #21
 8004bea:	f002 fe8e 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004bee:	2015      	movs	r0, #21
 8004bf0:	f002 fea7 	bl	8007942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8004bf4:	bf00      	nop
 8004bf6:	3728      	adds	r7, #40	; 0x28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40006400 	.word	0x40006400
 8004c00:	40023800 	.word	0x40023800
 8004c04:	40020000 	.word	0x40020000

08004c08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	607b      	str	r3, [r7, #4]
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <MX_DMA_Init+0x4c>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c16:	4a0f      	ldr	r2, [pc, #60]	; (8004c54 <MX_DMA_Init+0x4c>)
 8004c18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c1e:	4b0d      	ldr	r3, [pc, #52]	; (8004c54 <MX_DMA_Init+0x4c>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c26:	607b      	str	r3, [r7, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	2010      	movs	r0, #16
 8004c30:	f002 fe6b 	bl	800790a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004c34:	2010      	movs	r0, #16
 8004c36:	f002 fe84 	bl	8007942 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	2011      	movs	r0, #17
 8004c40:	f002 fe63 	bl	800790a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004c44:	2011      	movs	r0, #17
 8004c46:	f002 fe7c 	bl	8007942 <HAL_NVIC_EnableIRQ>

}
 8004c4a:	bf00      	nop
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	40023800 	.word	0x40023800

08004c58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b08a      	sub	sp, #40	; 0x28
 8004c5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c5e:	f107 0314 	add.w	r3, r7, #20
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	605a      	str	r2, [r3, #4]
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	60da      	str	r2, [r3, #12]
 8004c6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c6e:	2300      	movs	r3, #0
 8004c70:	613b      	str	r3, [r7, #16]
 8004c72:	4b40      	ldr	r3, [pc, #256]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c76:	4a3f      	ldr	r2, [pc, #252]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c78:	f043 0304 	orr.w	r3, r3, #4
 8004c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c7e:	4b3d      	ldr	r3, [pc, #244]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c82:	f003 0304 	and.w	r3, r3, #4
 8004c86:	613b      	str	r3, [r7, #16]
 8004c88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	4b39      	ldr	r3, [pc, #228]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	4a38      	ldr	r2, [pc, #224]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c98:	6313      	str	r3, [r2, #48]	; 0x30
 8004c9a:	4b36      	ldr	r3, [pc, #216]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60bb      	str	r3, [r7, #8]
 8004caa:	4b32      	ldr	r3, [pc, #200]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	4a31      	ldr	r2, [pc, #196]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004cb0:	f043 0301 	orr.w	r3, r3, #1
 8004cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004cb6:	4b2f      	ldr	r3, [pc, #188]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	60bb      	str	r3, [r7, #8]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	607b      	str	r3, [r7, #4]
 8004cc6:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cca:	4a2a      	ldr	r2, [pc, #168]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004ccc:	f043 0302 	orr.w	r3, r3, #2
 8004cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8004cd2:	4b28      	ldr	r3, [pc, #160]	; (8004d74 <MX_GPIO_Init+0x11c>)
 8004cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	607b      	str	r3, [r7, #4]
 8004cdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004cde:	2200      	movs	r2, #0
 8004ce0:	2120      	movs	r1, #32
 8004ce2:	4825      	ldr	r0, [pc, #148]	; (8004d78 <MX_GPIO_Init+0x120>)
 8004ce4:	f003 fb6e 	bl	80083c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2130      	movs	r1, #48	; 0x30
 8004cec:	4823      	ldr	r0, [pc, #140]	; (8004d7c <MX_GPIO_Init+0x124>)
 8004cee:	f003 fb69 	bl	80083c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	2102      	movs	r1, #2
 8004cf6:	4822      	ldr	r0, [pc, #136]	; (8004d80 <MX_GPIO_Init+0x128>)
 8004cf8:	f003 fb64 	bl	80083c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004d02:	4b20      	ldr	r3, [pc, #128]	; (8004d84 <MX_GPIO_Init+0x12c>)
 8004d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004d0a:	f107 0314 	add.w	r3, r7, #20
 8004d0e:	4619      	mov	r1, r3
 8004d10:	481a      	ldr	r0, [pc, #104]	; (8004d7c <MX_GPIO_Init+0x124>)
 8004d12:	f003 f9c3 	bl	800809c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8004d16:	2320      	movs	r3, #32
 8004d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d22:	2300      	movs	r3, #0
 8004d24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8004d26:	f107 0314 	add.w	r3, r7, #20
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4812      	ldr	r0, [pc, #72]	; (8004d78 <MX_GPIO_Init+0x120>)
 8004d2e:	f003 f9b5 	bl	800809c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004d32:	2330      	movs	r3, #48	; 0x30
 8004d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d36:	2301      	movs	r3, #1
 8004d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d42:	f107 0314 	add.w	r3, r7, #20
 8004d46:	4619      	mov	r1, r3
 8004d48:	480c      	ldr	r0, [pc, #48]	; (8004d7c <MX_GPIO_Init+0x124>)
 8004d4a:	f003 f9a7 	bl	800809c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d52:	2301      	movs	r3, #1
 8004d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d56:	2300      	movs	r3, #0
 8004d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d5e:	f107 0314 	add.w	r3, r7, #20
 8004d62:	4619      	mov	r1, r3
 8004d64:	4806      	ldr	r0, [pc, #24]	; (8004d80 <MX_GPIO_Init+0x128>)
 8004d66:	f003 f999 	bl	800809c <HAL_GPIO_Init>

}
 8004d6a:	bf00      	nop
 8004d6c:	3728      	adds	r7, #40	; 0x28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40023800 	.word	0x40023800
 8004d78:	40020000 	.word	0x40020000
 8004d7c:	40020800 	.word	0x40020800
 8004d80:	40020400 	.word	0x40020400
 8004d84:	10210000 	.word	0x10210000

08004d88 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004d8c:	4b12      	ldr	r3, [pc, #72]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004d8e:	4a13      	ldr	r2, [pc, #76]	; (8004ddc <MX_I2C1_Init+0x54>)
 8004d90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004d92:	4b11      	ldr	r3, [pc, #68]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004d94:	4a12      	ldr	r2, [pc, #72]	; (8004de0 <MX_I2C1_Init+0x58>)
 8004d96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004d98:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004d9e:	4b0e      	ldr	r3, [pc, #56]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004da4:	4b0c      	ldr	r3, [pc, #48]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004da6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004daa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004dac:	4b0a      	ldr	r3, [pc, #40]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004db2:	4b09      	ldr	r3, [pc, #36]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004db8:	4b07      	ldr	r3, [pc, #28]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004dbe:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004dc4:	4804      	ldr	r0, [pc, #16]	; (8004dd8 <MX_I2C1_Init+0x50>)
 8004dc6:	f003 fb17 	bl	80083f8 <HAL_I2C_Init>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004dd0:	f000 fcb4 	bl	800573c <Error_Handler>
  }

}
 8004dd4:	bf00      	nop
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	2000028c 	.word	0x2000028c
 8004ddc:	40005400 	.word	0x40005400
 8004de0:	000186a0 	.word	0x000186a0

08004de4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08a      	sub	sp, #40	; 0x28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dec:	f107 0314 	add.w	r3, r7, #20
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	605a      	str	r2, [r3, #4]
 8004df6:	609a      	str	r2, [r3, #8]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a19      	ldr	r2, [pc, #100]	; (8004e68 <HAL_I2C_MspInit+0x84>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d12c      	bne.n	8004e60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	4b18      	ldr	r3, [pc, #96]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	4a17      	ldr	r2, [pc, #92]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e10:	f043 0302 	orr.w	r3, r3, #2
 8004e14:	6313      	str	r3, [r2, #48]	; 0x30
 8004e16:	4b15      	ldr	r3, [pc, #84]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	613b      	str	r3, [r7, #16]
 8004e20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004e22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e28:	2312      	movs	r3, #18
 8004e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e30:	2303      	movs	r3, #3
 8004e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e34:	2304      	movs	r3, #4
 8004e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e38:	f107 0314 	add.w	r3, r7, #20
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	480c      	ldr	r0, [pc, #48]	; (8004e70 <HAL_I2C_MspInit+0x8c>)
 8004e40:	f003 f92c 	bl	800809c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e44:	2300      	movs	r3, #0
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	4b08      	ldr	r3, [pc, #32]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4c:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e52:	6413      	str	r3, [r2, #64]	; 0x40
 8004e54:	4b05      	ldr	r3, [pc, #20]	; (8004e6c <HAL_I2C_MspInit+0x88>)
 8004e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e5c:	60fb      	str	r3, [r7, #12]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004e60:	bf00      	nop
 8004e62:	3728      	adds	r7, #40	; 0x28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40005400 	.word	0x40005400
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40020400 	.word	0x40020400

08004e74 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004e7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e82:	eef0 7ae7 	vabs.f32	s15, s15
 8004e86:	eeb0 0a67 	vmov.f32	s0, s15
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7fe fa2b 	bl	80032f8 <_ZNSaIfED1Ev>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <_ZNSt12_Vector_baseIfSaIfEEC1EOS1_>:
      _Vector_base(_Vector_base&&) = default;
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	4611      	mov	r1, r2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f000 fc8f 	bl	80057e0 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1EOS2_>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <_ZNSt6vectorIfSaIfEEC1EOS1_>:
      vector(vector&&) noexcept = default;
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	4611      	mov	r1, r2
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff ffe5 	bl	8004eac <_ZNSt12_Vector_baseIfSaIfEEC1EOS1_>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004eec:	b5b0      	push	{r4, r5, r7, lr}
 8004eee:	ed2d 8b04 	vpush	{d8-d9}
 8004ef2:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004ef8:	f001 fe0e 	bl	8006b18 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004efc:	f000 fa1e 	bl	800533c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004f00:	f7ff feaa 	bl	8004c58 <MX_GPIO_Init>
  MX_DMA_Init();
 8004f04:	f7ff fe80 	bl	8004c08 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8004f08:	f001 fcbc 	bl	8006884 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004f0c:	f001 f816 	bl	8005f3c <MX_TIM1_Init>
  MX_TIM12_Init();
 8004f10:	f001 f9f6 	bl	8006300 <MX_TIM12_Init>
  MX_TIM6_Init();
 8004f14:	f001 f966 	bl	80061e4 <MX_TIM6_Init>
  MX_TIM2_Init();
 8004f18:	f001 f868 	bl	8005fec <MX_TIM2_Init>
  MX_TIM3_Init();
 8004f1c:	f001 f8ba 	bl	8006094 <MX_TIM3_Init>
  MX_I2C1_Init();
 8004f20:	f7ff ff32 	bl	8004d88 <MX_I2C1_Init>
  MX_TIM4_Init();
 8004f24:	f001 f90a 	bl	800613c <MX_TIM4_Init>
  MX_TIM8_Init();
 8004f28:	f001 f992 	bl	8006250 <MX_TIM8_Init>
  MX_UART4_Init();
 8004f2c:	f001 fc80 	bl	8006830 <MX_UART4_Init>
  MX_TIM14_Init();
 8004f30:	f001 fa36 	bl	80063a0 <MX_TIM14_Init>
  MX_CAN1_Init();
 8004f34:	f7ff fdd2 	bl	8004adc <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */


  string  msg;
 8004f38:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f006 fefe 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  //msg = "Initialization End\r\n";
  //HAL_UART_Transmit( &huart2, (uint8_t *)msg.c_str(), msg.size(), 0xFFFF);

  // Encoder
  Encoder encoder;
 8004f42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fd ff6e 	bl	8002e28 <_ZN7EncoderC1Ev>
  encoder.SetDriveEncoderPPR(14);
 8004f4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f50:	210e      	movs	r1, #14
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fe f836 	bl	8002fc4 <_ZN7Encoder18SetDriveEncoderPPREi>
  encoder.SetDriveWheelDiameter(0.08);
 8004f58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f5c:	ed9f 0ae9 	vldr	s0, [pc, #932]	; 8005304 <main+0x418>
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7fe f84c 	bl	8002ffe <_ZN7Encoder21SetDriveWheelDiameterEf>
  encoder.SetGearRatio(1.0/24.9);
 8004f66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f6a:	ed9f 0ae7 	vldr	s0, [pc, #924]	; 8005308 <main+0x41c>
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe f836 	bl	8002fe0 <_ZN7Encoder12SetGearRatioEf>

  //msg = "PID Setting End\r\n";
  //HAL_UART_Transmit( &huart2, (uint8_t *)msg.c_str(), msg.size(), 0xFFFF);

  // PWM
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8004f74:	2100      	movs	r1, #0
 8004f76:	48e5      	ldr	r0, [pc, #916]	; (800530c <main+0x420>)
 8004f78:	f004 ff74 	bl	8009e64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8004f7c:	2104      	movs	r1, #4
 8004f7e:	48e4      	ldr	r0, [pc, #912]	; (8005310 <main+0x424>)
 8004f80:	f004 ff70 	bl	8009e64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8004f84:	2100      	movs	r1, #0
 8004f86:	48e2      	ldr	r0, [pc, #904]	; (8005310 <main+0x424>)
 8004f88:	f004 ff6c 	bl	8009e64 <HAL_TIM_PWM_Start>
  HAL_Delay(10);
 8004f8c:	200a      	movs	r0, #10
 8004f8e:	f001 fe35 	bl	8006bfc <HAL_Delay>
  //__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 0); // MD1
  //__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0); // MD2
  //__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0); // MD3

  // PWM0
  SetPWMFront(0);
 8004f92:	ed9f 0ae0 	vldr	s0, [pc, #896]	; 8005314 <main+0x428>
 8004f96:	f000 fb01 	bl	800559c <_Z11SetPWMFrontf>
  SetPWMBackLeft(0);
 8004f9a:	ed9f 0ade 	vldr	s0, [pc, #888]	; 8005314 <main+0x428>
 8004f9e:	f000 fb1b 	bl	80055d8 <_Z14SetPWMBackLeftf>
  SetPWMBackRight(0);
 8004fa2:	ed9f 0adc 	vldr	s0, [pc, #880]	; 8005314 <main+0x428>
 8004fa6:	f000 fb35 	bl	8005614 <_Z15SetPWMBackRightf>

  //__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, (int)(60000*0.05));
  //__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, (int)(60000*0.075));
  HAL_Delay(100);
 8004faa:	2064      	movs	r0, #100	; 0x64
 8004fac:	f001 fe26 	bl	8006bfc <HAL_Delay>
  //HAL_UART_Transmit( &huart2, (uint8_t *)msg.c_str(), msg.size(), 0xFFFF);

  // 
  // DWA
  //HAL_UART_Receive_DMA(&huart2,serialData,DATANUM);
  Serial serial;
 8004fb0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7ff f923 	bl	8004200 <_ZN6SerialC1Ev>
  // rplidar
  int serial_count = 0;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c

  // CAN
  // CAN
  CAN_FilterInit();
 8004fc0:	f000 fa5e 	bl	8005480 <_Z14CAN_FilterInitv>
  HAL_CAN_Start(&hcan1);
 8004fc4:	48d4      	ldr	r0, [pc, #848]	; (8005318 <main+0x42c>)
 8004fc6:	f002 f819 	bl	8006ffc <HAL_CAN_Start>
  // 
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8004fca:	2102      	movs	r1, #2
 8004fcc:	48d2      	ldr	r0, [pc, #840]	; (8005318 <main+0x42c>)
 8004fce:	f002 f96b 	bl	80072a8 <HAL_CAN_ActivateNotification>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	bf14      	ite	ne
 8004fd8:	2301      	movne	r3, #1
 8004fda:	2300      	moveq	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d01a      	beq.n	8005018 <main+0x12c>
  {
	  msg = "CAN Setting Error ....... \r\n";
 8004fe2:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8004fe6:	49cd      	ldr	r1, [pc, #820]	; (800531c <main+0x430>)
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f006 ff8c 	bl	800bf06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
	  HAL_UART_Transmit( &huart2, (uint8_t *)msg.c_str(), msg.size(), 0xFFFF);
 8004fee:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f006 ffb7 	bl	800bf66 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8004ff8:	4604      	mov	r4, r0
 8004ffa:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8004ffe:	4618      	mov	r0, r3
 8005000:	f006 feca 	bl	800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8005004:	4603      	mov	r3, r0
 8005006:	b29a      	uxth	r2, r3
 8005008:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800500c:	4621      	mov	r1, r4
 800500e:	48c4      	ldr	r0, [pc, #784]	; (8005320 <main+0x434>)
 8005010:	f005 fd79 	bl	800ab06 <HAL_UART_Transmit>
      Error_Handler();
 8005014:	f000 fb92 	bl	800573c <Error_Handler>
  //msg = "CAN Setting End\r\n";
  //HAL_UART_Transmit( &huart2, (uint8_t *)msg.c_str(), msg.size(), 0xFFFF);


  // Timer Interrupt
  HAL_TIM_Base_Start_IT(&htim6);
 8005018:	48c2      	ldr	r0, [pc, #776]	; (8005324 <main+0x438>)
 800501a:	f004 fed4 	bl	8009dc6 <HAL_TIM_Base_Start_IT>

  HAL_UART_Transmit( &huart2, (uint8_t *)"start!\n", 7, 0xFFFF);
 800501e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005022:	2207      	movs	r2, #7
 8005024:	49c0      	ldr	r1, [pc, #768]	; (8005328 <main+0x43c>)
 8005026:	48be      	ldr	r0, [pc, #760]	; (8005320 <main+0x434>)
 8005028:	f005 fd6d 	bl	800ab06 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // 
  InitEncoder();
 800502c:	f7fd fdb0 	bl	8002b90 <_Z11InitEncoderv>

  vector<float> accelerated_command_values;
 8005030:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005034:	4618      	mov	r0, r3
 8005036:	f7fc fa64 	bl	8001502 <_ZNSt6vectorIfSaIfEEC1Ev>
  accelerated_command_values.push_back(0);
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8005042:	f507 72f6 	add.w	r2, r7, #492	; 0x1ec
 8005046:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800504a:	4611      	mov	r1, r2
 800504c:	4618      	mov	r0, r3
 800504e:	f7fe f970 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
  accelerated_command_values.push_back(0);
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 800505a:	f507 72f8 	add.w	r2, r7, #496	; 0x1f0
 800505e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005062:	4611      	mov	r1, r2
 8005064:	4618      	mov	r0, r3
 8005066:	f7fe f964 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
  accelerated_command_values.push_back(0);
 800506a:	f04f 0300 	mov.w	r3, #0
 800506e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8005072:	f507 72fa 	add.w	r2, r7, #500	; 0x1f4
 8005076:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800507a:	4611      	mov	r1, r2
 800507c:	4618      	mov	r0, r3
 800507e:	f7fe f958 	bl	8003332 <_ZNSt6vectorIfSaIfEE9push_backEOf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 // 10ms circle process
	if(g_is_up_control_cycle == true)
 8005082:	4baa      	ldr	r3, [pc, #680]	; (800532c <main+0x440>)
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d1fb      	bne.n	8005082 <main+0x196>
	{
      g_is_up_control_cycle = false;
 800508a:	4ba8      	ldr	r3, [pc, #672]	; (800532c <main+0x440>)
 800508c:	2200      	movs	r2, #0
 800508e:	701a      	strb	r2, [r3, #0]

      // < Encoder >
       encoder.Update();
 8005090:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005094:	4618      	mov	r0, r3
 8005096:	f7fe f863 	bl	8003160 <_ZN7Encoder6UpdateEv>

      // 
      struct_posture_t pos = encoder.GetPositions();
 800509a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800509e:	4618      	mov	r0, r3
 80050a0:	f7fd ffbc 	bl	800301c <_ZN7Encoder12GetPositionsEv>
 80050a4:	eef0 6a40 	vmov.f32	s13, s0
 80050a8:	eeb0 7a60 	vmov.f32	s14, s1
 80050ac:	eef0 7a41 	vmov.f32	s15, s2
 80050b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050b4:	edc3 6a00 	vstr	s13, [r3]
 80050b8:	ed83 7a01 	vstr	s14, [r3, #4]
 80050bc:	edc3 7a02 	vstr	s15, [r3, #8]

      // 
      serial.Update();
 80050c0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7ff f993 	bl	80043f0 <_ZN6Serial6UpdateEv>

      string serial_str;
 80050ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050ce:	4618      	mov	r0, r3
 80050d0:	f006 fe35 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>

      // 
      vector<float> target_speed_control_local_values = serial.GetSpeedControlValues(); // 
 80050d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050d8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80050dc:	4611      	mov	r1, r2
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff fafc 	bl	80046dc <_ZN6Serial21GetSpeedControlValuesEv>

      // 
      accelerated_command_values = CalcAcceleratedCmdValues(accelerated_command_values, target_speed_control_local_values, ACCELELATED_ADD_VEL);
 80050e4:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80050e8:	f507 7301 	add.w	r3, r7, #516	; 0x204
 80050ec:	4611      	mov	r1, r2
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fe f930 	bl	8003354 <_ZNSt6vectorIfSaIfEEC1ERKS1_>
 80050f4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80050f8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80050fc:	4611      	mov	r1, r2
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe f928 	bl	8003354 <_ZNSt6vectorIfSaIfEEC1ERKS1_>
 8005104:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8005108:	f507 7204 	add.w	r2, r7, #528	; 0x210
 800510c:	f507 7101 	add.w	r1, r7, #516	; 0x204
 8005110:	ed9f 0a87 	vldr	s0, [pc, #540]	; 8005330 <main+0x444>
 8005114:	4618      	mov	r0, r3
 8005116:	f000 fa9b 	bl	8005650 <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f>
 800511a:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 800511e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005122:	4611      	mov	r1, r2
 8005124:	4618      	mov	r0, r3
 8005126:	f000 fb76 	bl	8005816 <_ZNSt6vectorIfSaIfEEaSEOS1_>
 800512a:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800512e:	4618      	mov	r0, r3
 8005130:	f000 fb22 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
 8005134:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fb1d 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
 800513e:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8005142:	4618      	mov	r0, r3
 8005144:	f000 fb18 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      vector<float> speed_control_local_values = accelerated_command_values;
 8005148:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800514c:	f107 0318 	add.w	r3, r7, #24
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f7fe f8fe 	bl	8003354 <_ZNSt6vectorIfSaIfEEC1ERKS1_>
      //sprintf(msgc, "%f %f %f \r\n", target_speed_control_local_values[0], accelerated_command_values[0], speed_control_local_values[0]);
      //HAL_UART_Transmit( &huart2, (uint8_t *)msgc, strlen(msgc) + 1, 0xFFFF);
      //HAL_UART_Transmit( &huart2, (uint8_t *)"hello", 10, 0xFFFF);

      // <  >
      vector<float> speed_control_global_values(3, 0); // 
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8005160:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005164:	4618      	mov	r0, r3
 8005166:	f7fc fbed 	bl	8001944 <_ZNSaIfEC1Ev>
 800516a:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800516e:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8005172:	f107 000c 	add.w	r0, r7, #12
 8005176:	2103      	movs	r1, #3
 8005178:	f000 fb62 	bl	8005840 <_ZNSt6vectorIfSaIfEEC1EjRKfRKS0_>
 800517c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005180:	4618      	mov	r0, r3
 8005182:	f7fe f8b9 	bl	80032f8 <_ZNSaIfED1Ev>
      // 
      //Rotation(speed_control_local_values[0], speed_control_local_values[1], pos.angle, &speed_control_global_values[0], &speed_control_global_values[1]);
      //speed_control_global_values[2] = speed_control_local_values[2];

      // 
      speed_control_global_values[0] = speed_control_local_values[0];
 8005186:	f107 0318 	add.w	r3, r7, #24
 800518a:	2100      	movs	r1, #0
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff fb2d 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005192:	4604      	mov	r4, r0
 8005194:	f107 030c 	add.w	r3, r7, #12
 8005198:	2100      	movs	r1, #0
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff fb26 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80051a0:	4602      	mov	r2, r0
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	6013      	str	r3, [r2, #0]
      speed_control_global_values[1] = speed_control_local_values[1];
 80051a6:	f107 0318 	add.w	r3, r7, #24
 80051aa:	2101      	movs	r1, #1
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7ff fb1d 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80051b2:	4604      	mov	r4, r0
 80051b4:	f107 030c 	add.w	r3, r7, #12
 80051b8:	2101      	movs	r1, #1
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7ff fb16 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80051c0:	4602      	mov	r2, r0
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	6013      	str	r3, [r2, #0]
      speed_control_global_values[2] = speed_control_local_values[2];
 80051c6:	f107 0318 	add.w	r3, r7, #24
 80051ca:	2102      	movs	r1, #2
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff fb0d 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80051d2:	4604      	mov	r4, r0
 80051d4:	f107 030c 	add.w	r3, r7, #12
 80051d8:	2102      	movs	r1, #2
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff fb06 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80051e0:	4602      	mov	r2, r0
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	6013      	str	r3, [r2, #0]

      // 
      vector<float> wheel_target_velocities(MOTOR_QTY, 0);
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80051ee:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fc fba6 	bl	8001944 <_ZNSaIfEC1Ev>
 80051f8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80051fc:	f507 7209 	add.w	r2, r7, #548	; 0x224
 8005200:	4638      	mov	r0, r7
 8005202:	2103      	movs	r1, #3
 8005204:	f000 fb1c 	bl	8005840 <_ZNSt6vectorIfSaIfEEC1EjRKfRKS0_>
 8005208:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800520c:	4618      	mov	r0, r3
 800520e:	f7fe f873 	bl	80032f8 <_ZNSaIfED1Ev>
      ConvertBodyVel2WheelVelManuaRate(speed_control_global_values[0], speed_control_global_values[1], speed_control_global_values[2], &wheel_target_velocities[0], &wheel_target_velocities[1], &wheel_target_velocities[2], 0.8, 0.2);
 8005212:	f107 030c 	add.w	r3, r7, #12
 8005216:	2100      	movs	r1, #0
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff fae7 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800521e:	4603      	mov	r3, r0
 8005220:	ed93 8a00 	vldr	s16, [r3]
 8005224:	f107 030c 	add.w	r3, r7, #12
 8005228:	2101      	movs	r1, #1
 800522a:	4618      	mov	r0, r3
 800522c:	f7ff fade 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005230:	4603      	mov	r3, r0
 8005232:	edd3 8a00 	vldr	s17, [r3]
 8005236:	f107 030c 	add.w	r3, r7, #12
 800523a:	2102      	movs	r1, #2
 800523c:	4618      	mov	r0, r3
 800523e:	f7ff fad5 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005242:	4603      	mov	r3, r0
 8005244:	ed93 9a00 	vldr	s18, [r3]
 8005248:	463b      	mov	r3, r7
 800524a:	2100      	movs	r1, #0
 800524c:	4618      	mov	r0, r3
 800524e:	f7ff facd 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005252:	4604      	mov	r4, r0
 8005254:	463b      	mov	r3, r7
 8005256:	2101      	movs	r1, #1
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff fac7 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800525e:	4605      	mov	r5, r0
 8005260:	463b      	mov	r3, r7
 8005262:	2102      	movs	r1, #2
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff fac1 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 800526a:	4603      	mov	r3, r0
 800526c:	ed9f 2a31 	vldr	s4, [pc, #196]	; 8005334 <main+0x448>
 8005270:	eddf 1a31 	vldr	s3, [pc, #196]	; 8005338 <main+0x44c>
 8005274:	461a      	mov	r2, r3
 8005276:	4629      	mov	r1, r5
 8005278:	4620      	mov	r0, r4
 800527a:	eeb0 1a49 	vmov.f32	s2, s18
 800527e:	eef0 0a68 	vmov.f32	s1, s17
 8005282:	eeb0 0a48 	vmov.f32	s0, s16
 8005286:	f7fc f94b 	bl	8001520 <_Z32ConvertBodyVel2WheelVelManuaRatefffPfS_S_ff>
      //ConvertBodyVel2WheelVel(speed_control_global_values[0], speed_control_global_values[1], speed_control_global_values[2], &wheel_target_velocities[0], &wheel_target_velocities[1], &wheel_target_velocities[2] );

      // < MD(PWM) >
      SetPWMFront(wheel_target_velocities[0]);
 800528a:	463b      	mov	r3, r7
 800528c:	2100      	movs	r1, #0
 800528e:	4618      	mov	r0, r3
 8005290:	f7ff faac 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005294:	4603      	mov	r3, r0
 8005296:	edd3 7a00 	vldr	s15, [r3]
 800529a:	eeb0 0a67 	vmov.f32	s0, s15
 800529e:	f000 f97d 	bl	800559c <_Z11SetPWMFrontf>
      SetPWMBackLeft(wheel_target_velocities[1]);
 80052a2:	463b      	mov	r3, r7
 80052a4:	2101      	movs	r1, #1
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff faa0 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80052ac:	4603      	mov	r3, r0
 80052ae:	edd3 7a00 	vldr	s15, [r3]
 80052b2:	eeb0 0a67 	vmov.f32	s0, s15
 80052b6:	f000 f98f 	bl	80055d8 <_Z14SetPWMBackLeftf>
      SetPWMBackRight(wheel_target_velocities[2]);
 80052ba:	463b      	mov	r3, r7
 80052bc:	2102      	movs	r1, #2
 80052be:	4618      	mov	r0, r3
 80052c0:	f7ff fa94 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80052c4:	4603      	mov	r3, r0
 80052c6:	edd3 7a00 	vldr	s15, [r3]
 80052ca:	eeb0 0a67 	vmov.f32	s0, s15
 80052ce:	f000 f9a1 	bl	8005614 <_Z15SetPWMBackRightf>
      vector<float> wheel_target_velocities(MOTOR_QTY, 0);
 80052d2:	463b      	mov	r3, r7
 80052d4:	4618      	mov	r0, r3
 80052d6:	f000 fa4f 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      vector<float> speed_control_global_values(3, 0); // 
 80052da:	f107 030c 	add.w	r3, r7, #12
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fa4a 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      vector<float> speed_control_local_values = accelerated_command_values;
 80052e4:	f107 0318 	add.w	r3, r7, #24
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fa45 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      vector<float> target_speed_control_local_values = serial.GetSpeedControlValues(); // 
 80052ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 fa40 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      string serial_str;
 80052f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052fc:	4618      	mov	r0, r3
 80052fe:	f006 fd3f 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
//			__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 6000);
//			__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 6000);
//		}

	}
  }
 8005302:	e6be      	b.n	8005082 <main+0x196>
 8005304:	3da3d70a 	.word	0x3da3d70a
 8005308:	3d247f7c 	.word	0x3d247f7c
 800530c:	20000460 	.word	0x20000460
 8005310:	200004a0 	.word	0x200004a0
 8005314:	00000000 	.word	0x00000000
 8005318:	20000264 	.word	0x20000264
 800531c:	080128bc 	.word	0x080128bc
 8005320:	200005e0 	.word	0x200005e0
 8005324:	200003a0 	.word	0x200003a0
 8005328:	080128dc 	.word	0x080128dc
 800532c:	20000238 	.word	0x20000238
 8005330:	3cf5c28f 	.word	0x3cf5c28f
 8005334:	3e4ccccd 	.word	0x3e4ccccd
 8005338:	3f4ccccd 	.word	0x3f4ccccd

0800533c <_Z18SystemClock_Configv>:
 * .
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b094      	sub	sp, #80	; 0x50
 8005340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005342:	f107 031c 	add.w	r3, r7, #28
 8005346:	2234      	movs	r2, #52	; 0x34
 8005348:	2100      	movs	r1, #0
 800534a:	4618      	mov	r0, r3
 800534c:	f008 fa2e 	bl	800d7ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005350:	f107 0308 	add.w	r3, r7, #8
 8005354:	2200      	movs	r2, #0
 8005356:	601a      	str	r2, [r3, #0]
 8005358:	605a      	str	r2, [r3, #4]
 800535a:	609a      	str	r2, [r3, #8]
 800535c:	60da      	str	r2, [r3, #12]
 800535e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005360:	2300      	movs	r3, #0
 8005362:	607b      	str	r3, [r7, #4]
 8005364:	4b2f      	ldr	r3, [pc, #188]	; (8005424 <_Z18SystemClock_Configv+0xe8>)
 8005366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005368:	4a2e      	ldr	r2, [pc, #184]	; (8005424 <_Z18SystemClock_Configv+0xe8>)
 800536a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536e:	6413      	str	r3, [r2, #64]	; 0x40
 8005370:	4b2c      	ldr	r3, [pc, #176]	; (8005424 <_Z18SystemClock_Configv+0xe8>)
 8005372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005378:	607b      	str	r3, [r7, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800537c:	2300      	movs	r3, #0
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4b29      	ldr	r3, [pc, #164]	; (8005428 <_Z18SystemClock_Configv+0xec>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005388:	4a27      	ldr	r2, [pc, #156]	; (8005428 <_Z18SystemClock_Configv+0xec>)
 800538a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800538e:	6013      	str	r3, [r2, #0]
 8005390:	4b25      	ldr	r3, [pc, #148]	; (8005428 <_Z18SystemClock_Configv+0xec>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005398:	603b      	str	r3, [r7, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800539c:	2302      	movs	r3, #2
 800539e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053a0:	2301      	movs	r3, #1
 80053a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80053a4:	2310      	movs	r3, #16
 80053a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053a8:	2302      	movs	r3, #2
 80053aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80053ac:	2300      	movs	r3, #0
 80053ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80053b0:	2308      	movs	r3, #8
 80053b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 120;
 80053b4:	2378      	movs	r3, #120	; 0x78
 80053b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80053b8:	2302      	movs	r3, #2
 80053ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80053bc:	2302      	movs	r3, #2
 80053be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80053c0:	2302      	movs	r3, #2
 80053c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053c4:	f107 031c 	add.w	r3, r7, #28
 80053c8:	4618      	mov	r0, r3
 80053ca:	f004 fa77 	bl	80098bc <HAL_RCC_OscConfig>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bf14      	ite	ne
 80053d4:	2301      	movne	r3, #1
 80053d6:	2300      	moveq	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 80053de:	f000 f9ad 	bl	800573c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053e2:	230f      	movs	r3, #15
 80053e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053e6:	2302      	movs	r3, #2
 80053e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053ea:	2300      	movs	r3, #0
 80053ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80053ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80053f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80053f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053f8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80053fa:	f107 0308 	add.w	r3, r7, #8
 80053fe:	2103      	movs	r1, #3
 8005400:	4618      	mov	r0, r3
 8005402:	f003 ff8f 	bl	8009324 <HAL_RCC_ClockConfig>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	bf14      	ite	ne
 800540c:	2301      	movne	r3, #1
 800540e:	2300      	moveq	r3, #0
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d001      	beq.n	800541a <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 8005416:	f000 f991 	bl	800573c <Error_Handler>
  }
}
 800541a:	bf00      	nop
 800541c:	3750      	adds	r7, #80	; 0x50
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40023800 	.word	0x40023800
 8005428:	40007000 	.word	0x40007000

0800542c <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	g_is_up_control_cycle = true;
 8005434:	4b04      	ldr	r3, [pc, #16]	; (8005448 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8005436:	2201      	movs	r2, #1
 8005438:	701a      	strb	r2, [r3, #0]
	//if (htim == &htim6)
	//{
		//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, a%2);
	//}
}
 800543a:	bf00      	nop
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	20000238 	.word	0x20000238

0800544c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
	if(huart->Instance != USART2)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a06      	ldr	r2, [pc, #24]	; (8005474 <HAL_UART_RxCpltCallback+0x28>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d105      	bne.n	800546a <HAL_UART_RxCpltCallback+0x1e>
	{
		return;
	}
	HAL_UART_Receive_IT(&huart2, (uint8_t*) &g_received_char, 1);
 800545e:	2201      	movs	r2, #1
 8005460:	4905      	ldr	r1, [pc, #20]	; (8005478 <HAL_UART_RxCpltCallback+0x2c>)
 8005462:	4806      	ldr	r0, [pc, #24]	; (800547c <HAL_UART_RxCpltCallback+0x30>)
 8005464:	f005 fbe8 	bl	800ac38 <HAL_UART_Receive_IT>
 8005468:	e000      	b.n	800546c <HAL_UART_RxCpltCallback+0x20>
		return;
 800546a:	bf00      	nop
}
 800546c:	3708      	adds	r7, #8
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	40004400 	.word	0x40004400
 8005478:	20000239 	.word	0x20000239
 800547c:	200005e0 	.word	0x200005e0

08005480 <_Z14CAN_FilterInitv>:




void CAN_FilterInit(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08a      	sub	sp, #40	; 0x28
 8005484:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterIdHigh         = 0;                        // ID(16)
 8005486:	2300      	movs	r3, #0
 8005488:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow          = 0;                        // ID(16)
 800548a:	2300      	movs	r3, #0
 800548c:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh     = 0;                        // (16)
 800548e:	2300      	movs	r3, #0
 8005490:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow      = 0;                        // (16)
 8005492:	2300      	movs	r3, #0
 8005494:	60fb      	str	r3, [r7, #12]
	filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // 
 8005496:	2301      	movs	r3, #1
 8005498:	61fb      	str	r3, [r7, #28]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // FIFO
 800549a:	2300      	movs	r3, #0
 800549c:	613b      	str	r3, [r7, #16]
	filter.FilterBank           = 0;                        // No
 800549e:	2300      	movs	r3, #0
 80054a0:	617b      	str	r3, [r7, #20]
	filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // 
 80054a2:	2300      	movs	r3, #0
 80054a4:	61bb      	str	r3, [r7, #24]
	filter.SlaveStartFilterBank = 14;                       // CANNo
 80054a6:	230e      	movs	r3, #14
 80054a8:	627b      	str	r3, [r7, #36]	; 0x24
	filter.FilterActivation     = ENABLE;                   // 
 80054aa:	2301      	movs	r3, #1
 80054ac:	623b      	str	r3, [r7, #32]
	if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK)
 80054ae:	463b      	mov	r3, r7
 80054b0:	4619      	mov	r1, r3
 80054b2:	4808      	ldr	r0, [pc, #32]	; (80054d4 <_Z14CAN_FilterInitv+0x54>)
 80054b4:	f001 fcc2 	bl	8006e3c <HAL_CAN_ConfigFilter>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bf14      	ite	ne
 80054be:	2301      	movne	r3, #1
 80054c0:	2300      	moveq	r3, #0
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <_Z14CAN_FilterInitv+0x4c>
	{
		Error_Handler();
 80054c8:	f000 f938 	bl	800573c <Error_Handler>
	}
}
 80054cc:	bf00      	nop
 80054ce:	3728      	adds	r7, #40	; 0x28
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20000264 	.word	0x20000264

080054d8 <_Z40ConvertSpeedControlValue2PwmCompareCountf>:
//
// @param1[in]	: (-1.0 ~ 1.0)
// @return			: PWM
//---------------------------------------------------------------------------------------------------------------------
int ConvertSpeedControlValue2PwmCompareCount(float p_speed_control_value)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af00      	add	r7, sp, #0
 80054de:	ed87 0a01 	vstr	s0, [r7, #4]
	// GM6020PWM
	//int ccw_min_compare_value  = PWM_TIMER_COUNTER_PERIOD * 0.054; // 1080us
	int ccw_max_compare_value = PWM_TIMER_COUNTER_PERIOD * 0.074; // 1480us
 80054e2:	f241 1357 	movw	r3, #4439	; 0x1157
 80054e6:	61bb      	str	r3, [r7, #24]
	int stop_compare_value        = PWM_TIMER_COUNTER_PERIOD * 0.075; // 1500us
 80054e8:	f241 1393 	movw	r3, #4499	; 0x1193
 80054ec:	617b      	str	r3, [r7, #20]
	int cw_min_compare_value   = PWM_TIMER_COUNTER_PERIOD * 0.076; // 1520us
 80054ee:	f241 13cf 	movw	r3, #4559	; 0x11cf
 80054f2:	613b      	str	r3, [r7, #16]
	//int cw_max_compare_value  = PWM_TIMER_COUNTER_PERIOD * 0.096; // 1920us

	// (float)
	// 0.01
	float zero_threshold = 0.0001;
 80054f4:	4b27      	ldr	r3, [pc, #156]	; (8005594 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0xbc>)
 80054f6:	60fb      	str	r3, [r7, #12]
	float range_min2max_compare_value = PWM_TIMER_COUNTER_PERIOD * 0.020;
 80054f8:	4b27      	ldr	r3, [pc, #156]	; (8005598 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0xc0>)
 80054fa:	60bb      	str	r3, [r7, #8]

	int pwm_compare_count = 0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	61fb      	str	r3, [r7, #28]

	// 
	if(abs(p_speed_control_value) < zero_threshold)
 8005500:	ed97 0a01 	vldr	s0, [r7, #4]
 8005504:	f7ff fcb6 	bl	8004e74 <_ZSt3absf>
 8005508:	eeb0 7a40 	vmov.f32	s14, s0
 800550c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005510:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005518:	bfcc      	ite	gt
 800551a:	2301      	movgt	r3, #1
 800551c:	2300      	movle	r3, #0
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <_Z40ConvertSpeedControlValue2PwmCompareCountf+0x52>
	{
		pwm_compare_count = stop_compare_value;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	61fb      	str	r3, [r7, #28]
 8005528:	e02e      	b.n	8005588 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0xb0>
	}
	// 
	else if(p_speed_control_value >= zero_threshold)
 800552a:	ed97 7a01 	vldr	s14, [r7, #4]
 800552e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800553a:	db0d      	blt.n	8005558 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0x80>
	{
		pwm_compare_count = cw_min_compare_value + int(range_min2max_compare_value * p_speed_control_value);
 800553c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005540:	edd7 7a01 	vldr	s15, [r7, #4]
 8005544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005548:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800554c:	ee17 2a90 	vmov	r2, s15
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	4413      	add	r3, r2
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	e017      	b.n	8005588 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0xb0>
	}
	// 
	else if(p_speed_control_value <= -zero_threshold)
 8005558:	edd7 7a03 	vldr	s15, [r7, #12]
 800555c:	eef1 7a67 	vneg.f32	s15, s15
 8005560:	ed97 7a01 	vldr	s14, [r7, #4]
 8005564:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800556c:	d80c      	bhi.n	8005588 <_Z40ConvertSpeedControlValue2PwmCompareCountf+0xb0>
	{
		pwm_compare_count = ccw_max_compare_value + int(range_min2max_compare_value * p_speed_control_value);
 800556e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005572:	edd7 7a01 	vldr	s15, [r7, #4]
 8005576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800557e:	ee17 2a90 	vmov	r2, s15
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	4413      	add	r3, r2
 8005586:	61fb      	str	r3, [r7, #28]

	//char msgc[20] = "";
	//sprintf(msgc, " in %d   \r\n", pwm_compare_count);
	//HAL_UART_Transmit( &huart2, (uint8_t *)msgc, strlen(msgc) + 1, 0xFFFF);

	return pwm_compare_count;
 8005588:	69fb      	ldr	r3, [r7, #28]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	38d1b717 	.word	0x38d1b717
 8005598:	4495ff5c 	.word	0x4495ff5c

0800559c <_Z11SetPWMFrontf>:
//
// @param1[in]	: (-1.0 ~ 1.0)
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void SetPWMFront(float p_speed_command_value )
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	ed87 0a01 	vstr	s0, [r7, #4]
	// 
	//p_speed_command_value *= -1.0;
	// -1.0 ~ 1.0
	p_speed_command_value = Clipping(p_speed_command_value, -1.0, 1.0);
 80055a6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80055aa:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80055ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80055b2:	f7fb ff6f 	bl	8001494 <_Z8Clippingfff>
 80055b6:	ed87 0a01 	vstr	s0, [r7, #4]
	// PWM
	int p_pwm_compare_match_value = ConvertSpeedControlValue2PwmCompareCount(p_speed_command_value);
 80055ba:	ed97 0a01 	vldr	s0, [r7, #4]
 80055be:	f7ff ff8b 	bl	80054d8 <_Z40ConvertSpeedControlValue2PwmCompareCountf>
 80055c2:	60f8      	str	r0, [r7, #12]
	// PWM
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, p_pwm_compare_match_value);
 80055c4:	4b03      	ldr	r3, [pc, #12]	; (80055d4 <_Z11SetPWMFrontf+0x38>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	639a      	str	r2, [r3, #56]	; 0x38
}
 80055cc:	bf00      	nop
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	200004a0 	.word	0x200004a0

080055d8 <_Z14SetPWMBackLeftf>:
//
// @param1[in]	: (-1.0 ~ 1.0)
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void SetPWMBackLeft(float p_speed_command_value)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	ed87 0a01 	vstr	s0, [r7, #4]
	// 
	//p_speed_command_value *= -1.0;
	// -1.0 ~ 1.0
	p_speed_command_value = Clipping(p_speed_command_value, -1.0, 1.0);
 80055e2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80055e6:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80055ea:	ed97 0a01 	vldr	s0, [r7, #4]
 80055ee:	f7fb ff51 	bl	8001494 <_Z8Clippingfff>
 80055f2:	ed87 0a01 	vstr	s0, [r7, #4]
	// PWM
	int p_pwm_compare_match_value = ConvertSpeedControlValue2PwmCompareCount(p_speed_command_value);
 80055f6:	ed97 0a01 	vldr	s0, [r7, #4]
 80055fa:	f7ff ff6d 	bl	80054d8 <_Z40ConvertSpeedControlValue2PwmCompareCountf>
 80055fe:	60f8      	str	r0, [r7, #12]
	// PWM
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, p_pwm_compare_match_value);
 8005600:	4b03      	ldr	r3, [pc, #12]	; (8005610 <_Z14SetPWMBackLeftf+0x38>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005608:	bf00      	nop
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	200004a0 	.word	0x200004a0

08005614 <_Z15SetPWMBackRightf>:
//
// @param1[in]	: (-1.0 ~ 1.0)
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
void SetPWMBackRight(float p_speed_command_value)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	ed87 0a01 	vstr	s0, [r7, #4]
	// 
	//p_speed_command_value *= -1.0;
	// -1.0 ~ 1.0
	p_speed_command_value = Clipping(p_speed_command_value, -1.0, 1.0);
 800561e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8005622:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8005626:	ed97 0a01 	vldr	s0, [r7, #4]
 800562a:	f7fb ff33 	bl	8001494 <_Z8Clippingfff>
 800562e:	ed87 0a01 	vstr	s0, [r7, #4]
	// PWM
	int p_pwm_compare_match_value = ConvertSpeedControlValue2PwmCompareCount(p_speed_command_value);
 8005632:	ed97 0a01 	vldr	s0, [r7, #4]
 8005636:	f7ff ff4f 	bl	80054d8 <_Z40ConvertSpeedControlValue2PwmCompareCountf>
 800563a:	60f8      	str	r0, [r7, #12]
	// PWM
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, p_pwm_compare_match_value);
 800563c:	4b03      	ldr	r3, [pc, #12]	; (800564c <_Z15SetPWMBackRightf+0x38>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005644:	bf00      	nop
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	20000460 	.word	0x20000460

08005650 <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f>:
// @param2[in]	: 
// @param3[in]	: 1
// @return			: 
//---------------------------------------------------------------------------------------------------------------------
vector<float> CalcAcceleratedCmdValues(vector<float>p_accelerated_vel, vector<float> p_target_vel, float p_add_vel)
{
 8005650:	b590      	push	{r4, r7, lr}
 8005652:	ed2d 8b02 	vpush	{d8}
 8005656:	b089      	sub	sp, #36	; 0x24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	ed87 0a00 	vstr	s0, [r7]




    if(p_accelerated_vel.size() != p_target_vel.size())
 8005664:	68b8      	ldr	r0, [r7, #8]
 8005666:	f7fc fd6b 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800566a:	4604      	mov	r4, r0
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7fc fd67 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8005672:	4603      	mov	r3, r0
 8005674:	429c      	cmp	r4, r3
 8005676:	bf14      	ite	ne
 8005678:	2301      	movne	r3, #1
 800567a:	2300      	moveq	r3, #0
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0x4a>
    {
    	HAL_UART_Transmit( &huart2, (uint8_t *)"p_accelerated_vel.size() != p_target_vel.size()", 100 , 0xFFFF);
 8005682:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005686:	2264      	movs	r2, #100	; 0x64
 8005688:	492a      	ldr	r1, [pc, #168]	; (8005734 <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0xe4>)
 800568a:	482b      	ldr	r0, [pc, #172]	; (8005738 <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0xe8>)
 800568c:	f005 fa3b 	bl	800ab06 <HAL_UART_Transmit>
        return p_accelerated_vel;
 8005690:	68b9      	ldr	r1, [r7, #8]
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f7ff fc1a 	bl	8004ecc <_ZNSt6vectorIfSaIfEEC1EOS1_>
 8005698:	e045      	b.n	8005726 <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0xd6>
    }

    for(int i=0; i<p_target_vel.size(); i++)
 800569a:	2300      	movs	r3, #0
 800569c:	61fb      	str	r3, [r7, #28]
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7fc fd4e 	bl	8002140 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 80056a4:	4602      	mov	r2, r0
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	bf8c      	ite	hi
 80056ac:	2301      	movhi	r3, #1
 80056ae:	2300      	movls	r3, #0
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d033      	beq.n	800571e <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0xce>
    {
        float diff = p_target_vel[i] - p_accelerated_vel[i];
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7ff f896 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80056c0:	4603      	mov	r3, r0
 80056c2:	ed93 8a00 	vldr	s16, [r3]
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	4619      	mov	r1, r3
 80056ca:	68b8      	ldr	r0, [r7, #8]
 80056cc:	f7ff f88e 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 80056d0:	4603      	mov	r3, r0
 80056d2:	edd3 7a00 	vldr	s15, [r3]
 80056d6:	ee78 7a67 	vsub.f32	s15, s16, s15
 80056da:	edc7 7a06 	vstr	s15, [r7, #24]
        float limited_add_vel = Clipping(diff, -p_add_vel, p_add_vel);
 80056de:	edd7 7a00 	vldr	s15, [r7]
 80056e2:	eef1 7a67 	vneg.f32	s15, s15
 80056e6:	ed97 1a00 	vldr	s2, [r7]
 80056ea:	eef0 0a67 	vmov.f32	s1, s15
 80056ee:	ed97 0a06 	vldr	s0, [r7, #24]
 80056f2:	f7fb fecf 	bl	8001494 <_Z8Clippingfff>
 80056f6:	ed87 0a05 	vstr	s0, [r7, #20]

        p_accelerated_vel[i] += limited_add_vel;
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	4619      	mov	r1, r3
 80056fe:	68b8      	ldr	r0, [r7, #8]
 8005700:	f7ff f874 	bl	80047ec <_ZNSt6vectorIfSaIfEEixEj>
 8005704:	4603      	mov	r3, r0
 8005706:	ed93 7a00 	vldr	s14, [r3]
 800570a:	edd7 7a05 	vldr	s15, [r7, #20]
 800570e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005712:	edc3 7a00 	vstr	s15, [r3]
    for(int i=0; i<p_target_vel.size(); i++)
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	3301      	adds	r3, #1
 800571a:	61fb      	str	r3, [r7, #28]
 800571c:	e7bf      	b.n	800569e <_Z24CalcAcceleratedCmdValuesSt6vectorIfSaIfEES1_f+0x4e>
    }


    return p_accelerated_vel;
 800571e:	68b9      	ldr	r1, [r7, #8]
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f7ff fbd3 	bl	8004ecc <_ZNSt6vectorIfSaIfEEC1EOS1_>
}
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	3724      	adds	r7, #36	; 0x24
 800572a:	46bd      	mov	sp, r7
 800572c:	ecbd 8b02 	vpop	{d8}
 8005730:	bd90      	pop	{r4, r7, pc}
 8005732:	bf00      	nop
 8005734:	08012900 	.word	0x08012900
 8005738:	200005e0 	.word	0x200005e0

0800573c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b08a      	sub	sp, #40	; 0x28
 8005740:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005742:	b672      	cpsid	i
}
 8005744:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      char msg[40];
	  sprintf(msg, "Error Handler IN\r\n");
 8005746:	463b      	mov	r3, r7
 8005748:	4909      	ldr	r1, [pc, #36]	; (8005770 <Error_Handler+0x34>)
 800574a:	4618      	mov	r0, r3
 800574c:	f008 ffb4 	bl	800e6b8 <siprintf>
      HAL_UART_Transmit( &huart2, (uint8_t *)msg, strlen(msg) + 1, 0xFFFF);
 8005750:	463b      	mov	r3, r7
 8005752:	4618      	mov	r0, r3
 8005754:	f7fa fdac 	bl	80002b0 <strlen>
 8005758:	4603      	mov	r3, r0
 800575a:	b29b      	uxth	r3, r3
 800575c:	3301      	adds	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	4639      	mov	r1, r7
 8005762:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005766:	4803      	ldr	r0, [pc, #12]	; (8005774 <Error_Handler+0x38>)
 8005768:	f005 f9cd 	bl	800ab06 <HAL_UART_Transmit>
  }
 800576c:	e7eb      	b.n	8005746 <Error_Handler+0xa>
 800576e:	bf00      	nop
 8005770:	08012930 	.word	0x08012930
 8005774:	200005e0 	.word	0x200005e0

08005778 <_ZNSt6vectorIfSaIfEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8005778:	b5b0      	push	{r4, r5, r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681c      	ldr	r4, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4618      	mov	r0, r3
 800578c:	f7fc f90d 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8005790:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005792:	461a      	mov	r2, r3
 8005794:	4629      	mov	r1, r5
 8005796:	4620      	mov	r0, r4
 8005798:	f7fc f912 	bl	80019c0 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
      }
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f805 	bl	80057ae <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bdb0      	pop	{r4, r5, r7, pc}

080057ae <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b082      	sub	sp, #8
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689a      	ldr	r2, [r3, #8]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80057c6:	461a      	mov	r2, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7fc f8db 	bl	8001984 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      }
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7ff fb5f 	bl	8004e94 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1EOS2_>:
	_Vector_impl(_Vector_impl&& __x) noexcept
 80057e0:	b590      	push	{r4, r7, lr}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(std::move(__x)), _Vector_impl_data(std::move(__x))
 80057ea:	6838      	ldr	r0, [r7, #0]
 80057ec:	f000 f844 	bl	8005878 <_ZSt4moveIRNSt12_Vector_baseIfSaIfEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>
 80057f0:	4603      	mov	r3, r0
 80057f2:	4619      	mov	r1, r3
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f7fe f91e 	bl	8003a36 <_ZNSaIfEC1ERKS_>
 80057fa:	687c      	ldr	r4, [r7, #4]
 80057fc:	6838      	ldr	r0, [r7, #0]
 80057fe:	f000 f83b 	bl	8005878 <_ZSt4moveIRNSt12_Vector_baseIfSaIfEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>
 8005802:	4603      	mov	r3, r0
 8005804:	4619      	mov	r1, r3
 8005806:	4620      	mov	r0, r4
 8005808:	f000 f841 	bl	800588e <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1EOS2_>
	{ }
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4618      	mov	r0, r3
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	bd90      	pop	{r4, r7, pc}

08005816 <_ZNSt6vectorIfSaIfEEaSEOS1_>:
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 8005816:	b590      	push	{r4, r7, lr}
 8005818:	b085      	sub	sp, #20
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	6039      	str	r1, [r7, #0]
	constexpr bool __move_storage =
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 8005824:	6838      	ldr	r0, [r7, #0]
 8005826:	f000 f855 	bl	80058d4 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>
 800582a:	4603      	mov	r3, r0
 800582c:	4622      	mov	r2, r4
 800582e:	4619      	mov	r1, r3
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 f85a 	bl	80058ea <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 8005836:	687b      	ldr	r3, [r7, #4]
      }
 8005838:	4618      	mov	r0, r3
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	bd90      	pop	{r4, r7, pc}

08005840 <_ZNSt6vectorIfSaIfEEC1EjRKfRKS0_>:
      vector(size_type __n, const value_type& __value,
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
 800584c:	603b      	str	r3, [r7, #0]
      : _Base(_S_check_init_len(__n, __a), __a)
 800584e:	68fc      	ldr	r4, [r7, #12]
 8005850:	6839      	ldr	r1, [r7, #0]
 8005852:	68b8      	ldr	r0, [r7, #8]
 8005854:	f000 f888 	bl	8005968 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>
 8005858:	4603      	mov	r3, r0
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	4619      	mov	r1, r3
 800585e:	4620      	mov	r0, r4
 8005860:	f7fd fe8c 	bl	800357c <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>
      { _M_fill_initialize(__n, __value); }
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	f000 f8a5 	bl	80059b8 <_ZNSt6vectorIfSaIfEE18_M_fill_initializeEjRKf>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	4618      	mov	r0, r3
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	bd90      	pop	{r4, r7, pc}

08005878 <_ZSt4moveIRNSt12_Vector_baseIfSaIfEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4618      	mov	r0, r3
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1EOS2_>:
	_Vector_impl_data(_Vector_impl_data&& __x) noexcept
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	6039      	str	r1, [r7, #0]
	: _M_start(__x._M_start), _M_finish(__x._M_finish),
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
	  _M_end_of_storage(__x._M_end_of_storage)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	601a      	str	r2, [r3, #0]
	: _M_start(__x._M_start), _M_finish(__x._M_finish),
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
	  _M_end_of_storage(__x._M_end_of_storage)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	605a      	str	r2, [r3, #4]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	609a      	str	r2, [r3, #8]
	{ __x._M_start = __x._M_finish = __x._M_end_of_storage = pointer(); }
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2200      	movs	r2, #0
 80058b4:	609a      	str	r2, [r3, #8]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	605a      	str	r2, [r3, #4]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	601a      	str	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4618      	mov	r0, r3
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 80058ea:	b590      	push	{r4, r7, lr}
 80058ec:	b089      	sub	sp, #36	; 0x24
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	f107 031c 	add.w	r3, r7, #28
 80058fc:	4611      	mov	r1, r2
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 f873 	bl	80059ea <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>
 8005904:	f107 021c 	add.w	r2, r7, #28
 8005908:	f107 0310 	add.w	r3, r7, #16
 800590c:	4611      	mov	r1, r2
 800590e:	4618      	mov	r0, r3
 8005910:	f000 f87c 	bl	8005a0c <_ZNSt6vectorIfSaIfEEC1ERKS0_>
 8005914:	f107 031c 	add.w	r3, r7, #28
 8005918:	4618      	mov	r0, r3
 800591a:	f7fd fced 	bl	80032f8 <_ZNSaIfED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	4611      	mov	r1, r2
 8005924:	4618      	mov	r0, r3
 8005926:	f000 f880 	bl	8005a2a <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	f107 0310 	add.w	r3, r7, #16
 8005930:	4611      	mov	r1, r2
 8005932:	4618      	mov	r0, r3
 8005934:	f000 f879 	bl	8005a2a <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4618      	mov	r0, r3
 800593c:	f7fc f835 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8005940:	4604      	mov	r4, r0
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	4618      	mov	r0, r3
 8005946:	f7fc f830 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800594a:	4603      	mov	r3, r0
 800594c:	4619      	mov	r1, r3
 800594e:	4620      	mov	r0, r4
 8005950:	f000 f889 	bl	8005a66 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>
	vector __tmp(get_allocator());
 8005954:	f107 0310 	add.w	r3, r7, #16
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff ff0d 	bl	8005778 <_ZNSt6vectorIfSaIfEED1Ev>
      }
 800595e:	bf00      	nop
 8005960:	3724      	adds	r7, #36	; 0x24
 8005962:	46bd      	mov	sp, r7
 8005964:	bd90      	pop	{r4, r7, pc}
	...

08005968 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8005968:	b590      	push	{r4, r7, lr}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8005972:	f107 030c 	add.w	r3, r7, #12
 8005976:	6839      	ldr	r1, [r7, #0]
 8005978:	4618      	mov	r0, r3
 800597a:	f7fe f85c 	bl	8003a36 <_ZNSaIfEC1ERKS_>
 800597e:	f107 030c 	add.w	r3, r7, #12
 8005982:	4618      	mov	r0, r3
 8005984:	f7fc fcdb 	bl	800233e <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 8005988:	4602      	mov	r2, r0
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4293      	cmp	r3, r2
 800598e:	bf8c      	ite	hi
 8005990:	2301      	movhi	r3, #1
 8005992:	2300      	movls	r3, #0
 8005994:	b2dc      	uxtb	r4, r3
 8005996:	f107 030c 	add.w	r3, r7, #12
 800599a:	4618      	mov	r0, r3
 800599c:	f7fd fcac 	bl	80032f8 <_ZNSaIfED1Ev>
 80059a0:	2c00      	cmp	r4, #0
 80059a2:	d002      	beq.n	80059aa <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 80059a4:	4803      	ldr	r0, [pc, #12]	; (80059b4 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x4c>)
 80059a6:	f006 f900 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
	return __n;
 80059aa:	687b      	ldr	r3, [r7, #4]
      }
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd90      	pop	{r4, r7, pc}
 80059b4:	08012944 	.word	0x08012944

080059b8 <_ZNSt6vectorIfSaIfEE18_M_fill_initializeEjRKf>:
      _M_fill_initialize(size_type __n, const value_type& __value)
 80059b8:	b590      	push	{r4, r7, lr}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
	  std::__uninitialized_fill_n_a(this->_M_impl._M_start, __n, __value,
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fb ffed 	bl	80019aa <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80059d0:	4603      	mov	r3, r0
	  std::__uninitialized_fill_n_a(this->_M_impl._M_start, __n, __value,
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 f853 	bl	8005a82 <_ZSt24__uninitialized_fill_n_aIPfjffET_S1_T0_RKT1_RSaIT2_E>
 80059dc:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	605a      	str	r2, [r3, #4]
      }
 80059e2:	bf00      	nop
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd90      	pop	{r4, r7, pc}

080059ea <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b082      	sub	sp, #8
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
 80059f2:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 80059f4:	6838      	ldr	r0, [r7, #0]
 80059f6:	f7fc fcbc 	bl	8002372 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80059fa:	4603      	mov	r3, r0
 80059fc:	4619      	mov	r1, r3
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fe f819 	bl	8003a36 <_ZNSaIfEC1ERKS_>
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <_ZNSt6vectorIfSaIfEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6839      	ldr	r1, [r7, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f842 	bl	8005aa4 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4618      	mov	r0, r3
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b086      	sub	sp, #24
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
 8005a32:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 8005a34:	f107 030c 	add.w	r3, r7, #12
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fb ff8f 	bl	800195c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 8005a3e:	f107 030c 	add.w	r3, r7, #12
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 f83c 	bl	8005ac2 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 8005a4a:	6839      	ldr	r1, [r7, #0]
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f838 	bl	8005ac2 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 8005a52:	f107 030c 	add.w	r3, r7, #12
 8005a56:	4619      	mov	r1, r3
 8005a58:	6838      	ldr	r0, [r7, #0]
 8005a5a:	f000 f832 	bl	8005ac2 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 8005a5e:	bf00      	nop
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b084      	sub	sp, #16
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 8005a70:	461a      	mov	r2, r3
 8005a72:	6839      	ldr	r1, [r7, #0]
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f83b 	bl	8005af0 <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>
    }
 8005a7a:	bf00      	nop
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <_ZSt24__uninitialized_fill_n_aIPfjffET_S1_T0_RKT1_RSaIT2_E>:
    __uninitialized_fill_n_a(_ForwardIterator __first, _Size __n,
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b084      	sub	sp, #16
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	60f8      	str	r0, [r7, #12]
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	607a      	str	r2, [r7, #4]
 8005a8e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_fill_n(__first, __n, __x); }
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	68b9      	ldr	r1, [r7, #8]
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 f838 	bl	8005b0a <_ZSt20uninitialized_fill_nIPfjfET_S1_T0_RKT1_>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6839      	ldr	r1, [r7, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fd ffcd 	bl	8003a52 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	609a      	str	r2, [r3, #8]
	}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 8005afc:	68b8      	ldr	r0, [r7, #8]
 8005afe:	f000 f816 	bl	8005b2e <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <_ZSt20uninitialized_fill_nIPfjfET_S1_T0_RKT1_>:
    uninitialized_fill_n(_ForwardIterator __first, _Size __n, const _Tp& __x)
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b086      	sub	sp, #24
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 8005b16:	2301      	movs	r3, #1
 8005b18:	75fb      	strb	r3, [r7, #23]
	__uninit_fill_n(__first, __n, __x);
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	68b9      	ldr	r1, [r7, #8]
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f810 	bl	8005b44 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPfjfEET_S3_T0_RKT1_>
 8005b24:	4603      	mov	r3, r0
    }
 8005b26:	4618      	mov	r0, r3
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPfjfEET_S3_T0_RKT1_>:
        __uninit_fill_n(_ForwardIterator __first, _Size __n,
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	607a      	str	r2, [r7, #4]
        { return std::fill_n(__first, __n, __x); }
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	68b9      	ldr	r1, [r7, #8]
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 f805 	bl	8005b64 <_ZSt6fill_nIPfjfET_S1_T0_RKT1_>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <_ZSt6fill_nIPfjfET_S1_T0_RKT1_>:
   *  _GLIBCXX_RESOLVE_LIB_DEFECTS
   *  DR 865. More algorithms that throw away information
  */
  template<typename _OI, typename _Size, typename _Tp>
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, _Tp>)
      __glibcxx_requires_can_increment(__first, __n);

      return std::__niter_wrap(__first,
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fc fd2c 	bl	80025d0 <_ZSt12__niter_baseIPfET_S1_>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 f80c 	bl	8005b9c <_ZSt10__fill_n_aIPfjfEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_>
 8005b84:	4602      	mov	r2, r0
 8005b86:	f107 030c 	add.w	r3, r7, #12
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fc fee7 	bl	8002960 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8005b92:	4603      	mov	r3, r0
		std::__fill_n_a(std::__niter_base(__first), __n, __value));
    }
 8005b94:	4618      	mov	r0, r3
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <_ZSt10__fill_n_aIPfjfEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value)
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
      const _Tp __tmp = __value;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	613b      	str	r3, [r7, #16]
      for (__decltype(__n + 0) __niter = __n;
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	617b      	str	r3, [r7, #20]
	   __niter > 0; --__niter, (void) ++__first)
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d009      	beq.n	8005bcc <_ZSt10__fill_n_aIPfjfEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_+0x30>
	*__first = __tmp;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	601a      	str	r2, [r3, #0]
      for (__decltype(__n + 0) __niter = __n;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	e7f2      	b.n	8005bb2 <_ZSt10__fill_n_aIPfjfEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_+0x16>
      return __first;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
    }
 8005bce:	4618      	mov	r0, r3
 8005bd0:	371c      	adds	r7, #28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
	...

08005bdc <_Z41__static_initialization_and_destruction_0ii>:
  /* USER CODE END Error_Handler_Debug */
}
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d107      	bne.n	8005bfc <_Z41__static_initialization_and_destruction_0ii+0x20>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d102      	bne.n	8005bfc <_Z41__static_initialization_and_destruction_0ii+0x20>
string uart_str;
 8005bf6:	4809      	ldr	r0, [pc, #36]	; (8005c1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8005bf8:	f006 f8a1 	bl	800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d107      	bne.n	8005c12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d102      	bne.n	8005c12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8005c0c:	4803      	ldr	r0, [pc, #12]	; (8005c1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8005c0e:	f006 f8b7 	bl	800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8005c12:	bf00      	nop
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	2000023c 	.word	0x2000023c

08005c20 <_GLOBAL__sub_I_g_is_up_control_cycle>:
 8005c20:	b580      	push	{r7, lr}
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005c28:	2001      	movs	r0, #1
 8005c2a:	f7ff ffd7 	bl	8005bdc <_Z41__static_initialization_and_destruction_0ii>
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <_GLOBAL__sub_D_g_is_up_control_cycle>:
 8005c30:	b580      	push	{r7, lr}
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005c38:	2000      	movs	r0, #0
 8005c3a:	f7ff ffcf 	bl	8005bdc <_Z41__static_initialization_and_destruction_0ii>
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c46:	2300      	movs	r3, #0
 8005c48:	607b      	str	r3, [r7, #4]
 8005c4a:	4b10      	ldr	r3, [pc, #64]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4e:	4a0f      	ldr	r2, [pc, #60]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c54:	6453      	str	r3, [r2, #68]	; 0x44
 8005c56:	4b0d      	ldr	r3, [pc, #52]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c5e:	607b      	str	r3, [r7, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c62:	2300      	movs	r3, #0
 8005c64:	603b      	str	r3, [r7, #0]
 8005c66:	4b09      	ldr	r3, [pc, #36]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6a:	4a08      	ldr	r2, [pc, #32]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c70:	6413      	str	r3, [r2, #64]	; 0x40
 8005c72:	4b06      	ldr	r3, [pc, #24]	; (8005c8c <HAL_MspInit+0x4c>)
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005c7e:	2007      	movs	r0, #7
 8005c80:	f001 fe38 	bl	80078f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c84:	bf00      	nop
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	40023800 	.word	0x40023800

08005c90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005c94:	e7fe      	b.n	8005c94 <NMI_Handler+0x4>

08005c96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c96:	b480      	push	{r7}
 8005c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c9a:	e7fe      	b.n	8005c9a <HardFault_Handler+0x4>

08005c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ca0:	e7fe      	b.n	8005ca0 <MemManage_Handler+0x4>

08005ca2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ca6:	e7fe      	b.n	8005ca6 <BusFault_Handler+0x4>

08005ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005cac:	e7fe      	b.n	8005cac <UsageFault_Handler+0x4>

08005cae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005cb2:	bf00      	nop
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005cc0:	bf00      	nop
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005cce:	bf00      	nop
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cdc:	f000 ff6e 	bl	8006bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ce0:	bf00      	nop
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005ce8:	4802      	ldr	r0, [pc, #8]	; (8005cf4 <DMA1_Stream5_IRQHandler+0x10>)
 8005cea:	f001 ff6d 	bl	8007bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005cee:	bf00      	nop
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	200004e0 	.word	0x200004e0

08005cf8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005cfc:	4802      	ldr	r0, [pc, #8]	; (8005d08 <DMA1_Stream6_IRQHandler+0x10>)
 8005cfe:	f001 ff63 	bl	8007bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005d02:	bf00      	nop
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20000540 	.word	0x20000540

08005d0c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005d10:	4802      	ldr	r0, [pc, #8]	; (8005d1c <CAN1_TX_IRQHandler+0x10>)
 8005d12:	f001 faef 	bl	80072f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8005d16:	bf00      	nop
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20000264 	.word	0x20000264

08005d20 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005d24:	4802      	ldr	r0, [pc, #8]	; (8005d30 <CAN1_RX0_IRQHandler+0x10>)
 8005d26:	f001 fae5 	bl	80072f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8005d2a:	bf00      	nop
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	20000264 	.word	0x20000264

08005d34 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005d38:	4802      	ldr	r0, [pc, #8]	; (8005d44 <CAN1_RX1_IRQHandler+0x10>)
 8005d3a:	f001 fadb 	bl	80072f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8005d3e:	bf00      	nop
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000264 	.word	0x20000264

08005d48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d4c:	4802      	ldr	r0, [pc, #8]	; (8005d58 <USART2_IRQHandler+0x10>)
 8005d4e:	f005 f849 	bl	800ade4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005d52:	bf00      	nop
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	200005e0 	.word	0x200005e0

08005d5c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005d60:	4802      	ldr	r0, [pc, #8]	; (8005d6c <UART4_IRQHandler+0x10>)
 8005d62:	f005 f83f 	bl	800ade4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005d66:	bf00      	nop
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	200005a0 	.word	0x200005a0

08005d70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d74:	4802      	ldr	r0, [pc, #8]	; (8005d80 <TIM6_DAC_IRQHandler+0x10>)
 8005d76:	f004 f97d 	bl	800a074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005d7a:	bf00      	nop
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	200003a0 	.word	0x200003a0

08005d84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
	return 1;
 8005d88:	2301      	movs	r3, #1
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <_kill>:

int _kill(int pid, int sig)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005d9e:	f007 fca3 	bl	800d6e8 <__errno>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2216      	movs	r2, #22
 8005da6:	601a      	str	r2, [r3, #0]
	return -1;
 8005da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3708      	adds	r7, #8
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <_exit>:

void _exit (int status)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f7ff ffe7 	bl	8005d94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005dc6:	e7fe      	b.n	8005dc6 <_exit+0x12>

08005dc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e00a      	b.n	8005df0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005dda:	f3af 8000 	nop.w
 8005dde:	4601      	mov	r1, r0
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	60ba      	str	r2, [r7, #8]
 8005de6:	b2ca      	uxtb	r2, r1
 8005de8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	3301      	adds	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	dbf0      	blt.n	8005dda <_read+0x12>
	}

return len;
 8005df8:	687b      	ldr	r3, [r7, #4]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	60f8      	str	r0, [r7, #12]
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e0e:	2300      	movs	r3, #0
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	e009      	b.n	8005e28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	60ba      	str	r2, [r7, #8]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	3301      	adds	r3, #1
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	dbf1      	blt.n	8005e14 <_write+0x12>
	}
	return len;
 8005e30:	687b      	ldr	r3, [r7, #4]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3718      	adds	r7, #24
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <_close>:

int _close(int file)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b083      	sub	sp, #12
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
	return -1;
 8005e42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b083      	sub	sp, #12
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e62:	605a      	str	r2, [r3, #4]
	return 0;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <_isatty>:

int _isatty(int file)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
	return 1;
 8005e7a:	2301      	movs	r3, #1
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
	return 0;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
	...

08005ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005eac:	4a14      	ldr	r2, [pc, #80]	; (8005f00 <_sbrk+0x5c>)
 8005eae:	4b15      	ldr	r3, [pc, #84]	; (8005f04 <_sbrk+0x60>)
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005eb8:	4b13      	ldr	r3, [pc, #76]	; (8005f08 <_sbrk+0x64>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d102      	bne.n	8005ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ec0:	4b11      	ldr	r3, [pc, #68]	; (8005f08 <_sbrk+0x64>)
 8005ec2:	4a12      	ldr	r2, [pc, #72]	; (8005f0c <_sbrk+0x68>)
 8005ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ec6:	4b10      	ldr	r3, [pc, #64]	; (8005f08 <_sbrk+0x64>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4413      	add	r3, r2
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d207      	bcs.n	8005ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ed4:	f007 fc08 	bl	800d6e8 <__errno>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	220c      	movs	r2, #12
 8005edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ede:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee2:	e009      	b.n	8005ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ee4:	4b08      	ldr	r3, [pc, #32]	; (8005f08 <_sbrk+0x64>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005eea:	4b07      	ldr	r3, [pc, #28]	; (8005f08 <_sbrk+0x64>)
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	4a05      	ldr	r2, [pc, #20]	; (8005f08 <_sbrk+0x64>)
 8005ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	20020000 	.word	0x20020000
 8005f04:	00000400 	.word	0x00000400
 8005f08:	20000254 	.word	0x20000254
 8005f0c:	20000638 	.word	0x20000638

08005f10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f10:	b480      	push	{r7}
 8005f12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f14:	4b08      	ldr	r3, [pc, #32]	; (8005f38 <SystemInit+0x28>)
 8005f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f1a:	4a07      	ldr	r2, [pc, #28]	; (8005f38 <SystemInit+0x28>)
 8005f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005f24:	4b04      	ldr	r3, [pc, #16]	; (8005f38 <SystemInit+0x28>)
 8005f26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f2a:	609a      	str	r2, [r3, #8]
#endif
}
 8005f2c:	bf00      	nop
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	e000ed00 	.word	0xe000ed00

08005f3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b08c      	sub	sp, #48	; 0x30
 8005f40:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005f42:	f107 030c 	add.w	r3, r7, #12
 8005f46:	2224      	movs	r2, #36	; 0x24
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f007 fc2e 	bl	800d7ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f50:	1d3b      	adds	r3, r7, #4
 8005f52:	2200      	movs	r2, #0
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8005f58:	4b22      	ldr	r3, [pc, #136]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f5a:	4a23      	ldr	r2, [pc, #140]	; (8005fe8 <MX_TIM1_Init+0xac>)
 8005f5c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005f5e:	4b21      	ldr	r3, [pc, #132]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f64:	4b1f      	ldr	r3, [pc, #124]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005f6a:	4b1e      	ldr	r3, [pc, #120]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f70:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f72:	4b1c      	ldr	r3, [pc, #112]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005f78:	4b1a      	ldr	r3, [pc, #104]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f7e:	4b19      	ldr	r3, [pc, #100]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005f84:	2303      	movs	r3, #3
 8005f86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005f90:	2300      	movs	r3, #0
 8005f92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005fa8:	f107 030c 	add.w	r3, r7, #12
 8005fac:	4619      	mov	r1, r3
 8005fae:	480d      	ldr	r0, [pc, #52]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005fb0:	f003 ff96 	bl	8009ee0 <HAL_TIM_Encoder_Init>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8005fba:	f7ff fbbf 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005fc6:	1d3b      	adds	r3, r7, #4
 8005fc8:	4619      	mov	r1, r3
 8005fca:	4806      	ldr	r0, [pc, #24]	; (8005fe4 <MX_TIM1_Init+0xa8>)
 8005fcc:	f004 fcbe 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8005fd6:	f7ff fbb1 	bl	800573c <Error_Handler>
  }

}
 8005fda:	bf00      	nop
 8005fdc:	3730      	adds	r7, #48	; 0x30
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	200003e0 	.word	0x200003e0
 8005fe8:	40010000 	.word	0x40010000

08005fec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b08c      	sub	sp, #48	; 0x30
 8005ff0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005ff2:	f107 030c 	add.w	r3, r7, #12
 8005ff6:	2224      	movs	r2, #36	; 0x24
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f007 fbd6 	bl	800d7ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006000:	1d3b      	adds	r3, r7, #4
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
 8006006:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8006008:	4b21      	ldr	r3, [pc, #132]	; (8006090 <MX_TIM2_Init+0xa4>)
 800600a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800600e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8006010:	4b1f      	ldr	r3, [pc, #124]	; (8006090 <MX_TIM2_Init+0xa4>)
 8006012:	2200      	movs	r2, #0
 8006014:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006016:	4b1e      	ldr	r3, [pc, #120]	; (8006090 <MX_TIM2_Init+0xa4>)
 8006018:	2200      	movs	r2, #0
 800601a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800601c:	4b1c      	ldr	r3, [pc, #112]	; (8006090 <MX_TIM2_Init+0xa4>)
 800601e:	f04f 32ff 	mov.w	r2, #4294967295
 8006022:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006024:	4b1a      	ldr	r3, [pc, #104]	; (8006090 <MX_TIM2_Init+0xa4>)
 8006026:	2200      	movs	r2, #0
 8006028:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800602a:	4b19      	ldr	r3, [pc, #100]	; (8006090 <MX_TIM2_Init+0xa4>)
 800602c:	2200      	movs	r2, #0
 800602e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006030:	2301      	movs	r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006034:	2300      	movs	r3, #0
 8006036:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006038:	2301      	movs	r3, #1
 800603a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800603c:	2300      	movs	r3, #0
 800603e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006044:	2300      	movs	r3, #0
 8006046:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006048:	2301      	movs	r3, #1
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800604c:	2300      	movs	r3, #0
 800604e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8006054:	f107 030c 	add.w	r3, r7, #12
 8006058:	4619      	mov	r1, r3
 800605a:	480d      	ldr	r0, [pc, #52]	; (8006090 <MX_TIM2_Init+0xa4>)
 800605c:	f003 ff40 	bl	8009ee0 <HAL_TIM_Encoder_Init>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8006066:	f7ff fb69 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800606a:	2300      	movs	r3, #0
 800606c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800606e:	2300      	movs	r3, #0
 8006070:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006072:	1d3b      	adds	r3, r7, #4
 8006074:	4619      	mov	r1, r3
 8006076:	4806      	ldr	r0, [pc, #24]	; (8006090 <MX_TIM2_Init+0xa4>)
 8006078:	f004 fc68 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d001      	beq.n	8006086 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8006082:	f7ff fb5b 	bl	800573c <Error_Handler>
  }

}
 8006086:	bf00      	nop
 8006088:	3730      	adds	r7, #48	; 0x30
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	20000420 	.word	0x20000420

08006094 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08c      	sub	sp, #48	; 0x30
 8006098:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800609a:	f107 030c 	add.w	r3, r7, #12
 800609e:	2224      	movs	r2, #36	; 0x24
 80060a0:	2100      	movs	r1, #0
 80060a2:	4618      	mov	r0, r3
 80060a4:	f007 fb82 	bl	800d7ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060a8:	1d3b      	adds	r3, r7, #4
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80060b0:	4b20      	ldr	r3, [pc, #128]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060b2:	4a21      	ldr	r2, [pc, #132]	; (8006138 <MX_TIM3_Init+0xa4>)
 80060b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80060b6:	4b1f      	ldr	r3, [pc, #124]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060bc:	4b1d      	ldr	r3, [pc, #116]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060be:	2200      	movs	r2, #0
 80060c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80060c2:	4b1c      	ldr	r3, [pc, #112]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80060c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060ca:	4b1a      	ldr	r3, [pc, #104]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060d0:	4b18      	ldr	r3, [pc, #96]	; (8006134 <MX_TIM3_Init+0xa0>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80060d6:	2303      	movs	r3, #3
 80060d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80060da:	2300      	movs	r3, #0
 80060dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80060de:	2301      	movs	r3, #1
 80060e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80060e6:	2300      	movs	r3, #0
 80060e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80060ea:	2300      	movs	r3, #0
 80060ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80060ee:	2301      	movs	r3, #1
 80060f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80060f2:	2300      	movs	r3, #0
 80060f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80060f6:	2300      	movs	r3, #0
 80060f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80060fa:	f107 030c 	add.w	r3, r7, #12
 80060fe:	4619      	mov	r1, r3
 8006100:	480c      	ldr	r0, [pc, #48]	; (8006134 <MX_TIM3_Init+0xa0>)
 8006102:	f003 feed 	bl	8009ee0 <HAL_TIM_Encoder_Init>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800610c:	f7ff fb16 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006110:	2300      	movs	r3, #0
 8006112:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006114:	2300      	movs	r3, #0
 8006116:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006118:	1d3b      	adds	r3, r7, #4
 800611a:	4619      	mov	r1, r3
 800611c:	4805      	ldr	r0, [pc, #20]	; (8006134 <MX_TIM3_Init+0xa0>)
 800611e:	f004 fc15 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006128:	f7ff fb08 	bl	800573c <Error_Handler>
  }

}
 800612c:	bf00      	nop
 800612e:	3730      	adds	r7, #48	; 0x30
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	20000360 	.word	0x20000360
 8006138:	40000400 	.word	0x40000400

0800613c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08c      	sub	sp, #48	; 0x30
 8006140:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8006142:	f107 030c 	add.w	r3, r7, #12
 8006146:	2224      	movs	r2, #36	; 0x24
 8006148:	2100      	movs	r1, #0
 800614a:	4618      	mov	r0, r3
 800614c:	f007 fb2e 	bl	800d7ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006150:	1d3b      	adds	r3, r7, #4
 8006152:	2200      	movs	r2, #0
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8006158:	4b20      	ldr	r3, [pc, #128]	; (80061dc <MX_TIM4_Init+0xa0>)
 800615a:	4a21      	ldr	r2, [pc, #132]	; (80061e0 <MX_TIM4_Init+0xa4>)
 800615c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800615e:	4b1f      	ldr	r3, [pc, #124]	; (80061dc <MX_TIM4_Init+0xa0>)
 8006160:	2200      	movs	r2, #0
 8006162:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006164:	4b1d      	ldr	r3, [pc, #116]	; (80061dc <MX_TIM4_Init+0xa0>)
 8006166:	2200      	movs	r2, #0
 8006168:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800616a:	4b1c      	ldr	r3, [pc, #112]	; (80061dc <MX_TIM4_Init+0xa0>)
 800616c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006170:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006172:	4b1a      	ldr	r3, [pc, #104]	; (80061dc <MX_TIM4_Init+0xa0>)
 8006174:	2200      	movs	r2, #0
 8006176:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006178:	4b18      	ldr	r3, [pc, #96]	; (80061dc <MX_TIM4_Init+0xa0>)
 800617a:	2200      	movs	r2, #0
 800617c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800617e:	2303      	movs	r3, #3
 8006180:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006182:	2300      	movs	r3, #0
 8006184:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006186:	2301      	movs	r3, #1
 8006188:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800618a:	2300      	movs	r3, #0
 800618c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800618e:	2300      	movs	r3, #0
 8006190:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006192:	2300      	movs	r3, #0
 8006194:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006196:	2301      	movs	r3, #1
 8006198:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800619a:	2300      	movs	r3, #0
 800619c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800619e:	2300      	movs	r3, #0
 80061a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80061a2:	f107 030c 	add.w	r3, r7, #12
 80061a6:	4619      	mov	r1, r3
 80061a8:	480c      	ldr	r0, [pc, #48]	; (80061dc <MX_TIM4_Init+0xa0>)
 80061aa:	f003 fe99 	bl	8009ee0 <HAL_TIM_Encoder_Init>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80061b4:	f7ff fac2 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80061b8:	2300      	movs	r3, #0
 80061ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80061bc:	2300      	movs	r3, #0
 80061be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80061c0:	1d3b      	adds	r3, r7, #4
 80061c2:	4619      	mov	r1, r3
 80061c4:	4805      	ldr	r0, [pc, #20]	; (80061dc <MX_TIM4_Init+0xa0>)
 80061c6:	f004 fbc1 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80061d0:	f7ff fab4 	bl	800573c <Error_Handler>
  }

}
 80061d4:	bf00      	nop
 80061d6:	3730      	adds	r7, #48	; 0x30
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	20000320 	.word	0x20000320
 80061e0:	40000800 	.word	0x40000800

080061e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061ea:	463b      	mov	r3, r7
 80061ec:	2200      	movs	r2, #0
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80061f2:	4b15      	ldr	r3, [pc, #84]	; (8006248 <MX_TIM6_Init+0x64>)
 80061f4:	4a15      	ldr	r2, [pc, #84]	; (800624c <MX_TIM6_Init+0x68>)
 80061f6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1199;
 80061f8:	4b13      	ldr	r3, [pc, #76]	; (8006248 <MX_TIM6_Init+0x64>)
 80061fa:	f240 42af 	movw	r2, #1199	; 0x4af
 80061fe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006200:	4b11      	ldr	r3, [pc, #68]	; (8006248 <MX_TIM6_Init+0x64>)
 8006202:	2200      	movs	r2, #0
 8006204:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006206:	4b10      	ldr	r3, [pc, #64]	; (8006248 <MX_TIM6_Init+0x64>)
 8006208:	f240 32e7 	movw	r2, #999	; 0x3e7
 800620c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800620e:	4b0e      	ldr	r3, [pc, #56]	; (8006248 <MX_TIM6_Init+0x64>)
 8006210:	2200      	movs	r2, #0
 8006212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006214:	480c      	ldr	r0, [pc, #48]	; (8006248 <MX_TIM6_Init+0x64>)
 8006216:	f003 fdab 	bl	8009d70 <HAL_TIM_Base_Init>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8006220:	f7ff fa8c 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006224:	2300      	movs	r3, #0
 8006226:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006228:	2300      	movs	r3, #0
 800622a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800622c:	463b      	mov	r3, r7
 800622e:	4619      	mov	r1, r3
 8006230:	4805      	ldr	r0, [pc, #20]	; (8006248 <MX_TIM6_Init+0x64>)
 8006232:	f004 fb8b 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d001      	beq.n	8006240 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800623c:	f7ff fa7e 	bl	800573c <Error_Handler>
  }

}
 8006240:	bf00      	nop
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	200003a0 	.word	0x200003a0
 800624c:	40001000 	.word	0x40001000

08006250 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08c      	sub	sp, #48	; 0x30
 8006254:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8006256:	f107 030c 	add.w	r3, r7, #12
 800625a:	2224      	movs	r2, #36	; 0x24
 800625c:	2100      	movs	r1, #0
 800625e:	4618      	mov	r0, r3
 8006260:	f007 faa4 	bl	800d7ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006264:	1d3b      	adds	r3, r7, #4
 8006266:	2200      	movs	r2, #0
 8006268:	601a      	str	r2, [r3, #0]
 800626a:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 800626c:	4b22      	ldr	r3, [pc, #136]	; (80062f8 <MX_TIM8_Init+0xa8>)
 800626e:	4a23      	ldr	r2, [pc, #140]	; (80062fc <MX_TIM8_Init+0xac>)
 8006270:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006272:	4b21      	ldr	r3, [pc, #132]	; (80062f8 <MX_TIM8_Init+0xa8>)
 8006274:	2200      	movs	r2, #0
 8006276:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006278:	4b1f      	ldr	r3, [pc, #124]	; (80062f8 <MX_TIM8_Init+0xa8>)
 800627a:	2200      	movs	r2, #0
 800627c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800627e:	4b1e      	ldr	r3, [pc, #120]	; (80062f8 <MX_TIM8_Init+0xa8>)
 8006280:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006284:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006286:	4b1c      	ldr	r3, [pc, #112]	; (80062f8 <MX_TIM8_Init+0xa8>)
 8006288:	2200      	movs	r2, #0
 800628a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800628c:	4b1a      	ldr	r3, [pc, #104]	; (80062f8 <MX_TIM8_Init+0xa8>)
 800628e:	2200      	movs	r2, #0
 8006290:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006292:	4b19      	ldr	r3, [pc, #100]	; (80062f8 <MX_TIM8_Init+0xa8>)
 8006294:	2200      	movs	r2, #0
 8006296:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006298:	2303      	movs	r3, #3
 800629a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800629c:	2300      	movs	r3, #0
 800629e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80062a0:	2301      	movs	r3, #1
 80062a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80062a4:	2300      	movs	r3, #0
 80062a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80062a8:	2300      	movs	r3, #0
 80062aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80062ac:	2300      	movs	r3, #0
 80062ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80062b0:	2301      	movs	r3, #1
 80062b2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80062b4:	2300      	movs	r3, #0
 80062b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80062b8:	2300      	movs	r3, #0
 80062ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80062bc:	f107 030c 	add.w	r3, r7, #12
 80062c0:	4619      	mov	r1, r3
 80062c2:	480d      	ldr	r0, [pc, #52]	; (80062f8 <MX_TIM8_Init+0xa8>)
 80062c4:	f003 fe0c 	bl	8009ee0 <HAL_TIM_Encoder_Init>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80062ce:	f7ff fa35 	bl	800573c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062d2:	2300      	movs	r3, #0
 80062d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062d6:	2300      	movs	r3, #0
 80062d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80062da:	1d3b      	adds	r3, r7, #4
 80062dc:	4619      	mov	r1, r3
 80062de:	4806      	ldr	r0, [pc, #24]	; (80062f8 <MX_TIM8_Init+0xa8>)
 80062e0:	f004 fb34 	bl	800a94c <HAL_TIMEx_MasterConfigSynchronization>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80062ea:	f7ff fa27 	bl	800573c <Error_Handler>
  }

}
 80062ee:	bf00      	nop
 80062f0:	3730      	adds	r7, #48	; 0x30
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	200002e0 	.word	0x200002e0
 80062fc:	40010400 	.word	0x40010400

08006300 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b088      	sub	sp, #32
 8006304:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006306:	1d3b      	adds	r3, r7, #4
 8006308:	2200      	movs	r2, #0
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	605a      	str	r2, [r3, #4]
 800630e:	609a      	str	r2, [r3, #8]
 8006310:	60da      	str	r2, [r3, #12]
 8006312:	611a      	str	r2, [r3, #16]
 8006314:	615a      	str	r2, [r3, #20]
 8006316:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8006318:	4b1f      	ldr	r3, [pc, #124]	; (8006398 <MX_TIM12_Init+0x98>)
 800631a:	4a20      	ldr	r2, [pc, #128]	; (800639c <MX_TIM12_Init+0x9c>)
 800631c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 800631e:	4b1e      	ldr	r3, [pc, #120]	; (8006398 <MX_TIM12_Init+0x98>)
 8006320:	2213      	movs	r2, #19
 8006322:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006324:	4b1c      	ldr	r3, [pc, #112]	; (8006398 <MX_TIM12_Init+0x98>)
 8006326:	2200      	movs	r2, #0
 8006328:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 59999;
 800632a:	4b1b      	ldr	r3, [pc, #108]	; (8006398 <MX_TIM12_Init+0x98>)
 800632c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8006330:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006332:	4b19      	ldr	r3, [pc, #100]	; (8006398 <MX_TIM12_Init+0x98>)
 8006334:	2200      	movs	r2, #0
 8006336:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006338:	4b17      	ldr	r3, [pc, #92]	; (8006398 <MX_TIM12_Init+0x98>)
 800633a:	2200      	movs	r2, #0
 800633c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800633e:	4816      	ldr	r0, [pc, #88]	; (8006398 <MX_TIM12_Init+0x98>)
 8006340:	f003 fd65 	bl	8009e0e <HAL_TIM_PWM_Init>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d001      	beq.n	800634e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800634a:	f7ff f9f7 	bl	800573c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800634e:	2360      	movs	r3, #96	; 0x60
 8006350:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006352:	2300      	movs	r3, #0
 8006354:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006356:	2300      	movs	r3, #0
 8006358:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800635a:	2300      	movs	r3, #0
 800635c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800635e:	1d3b      	adds	r3, r7, #4
 8006360:	2200      	movs	r2, #0
 8006362:	4619      	mov	r1, r3
 8006364:	480c      	ldr	r0, [pc, #48]	; (8006398 <MX_TIM12_Init+0x98>)
 8006366:	f003 ff8d 	bl	800a284 <HAL_TIM_PWM_ConfigChannel>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8006370:	f7ff f9e4 	bl	800573c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006374:	1d3b      	adds	r3, r7, #4
 8006376:	2204      	movs	r2, #4
 8006378:	4619      	mov	r1, r3
 800637a:	4807      	ldr	r0, [pc, #28]	; (8006398 <MX_TIM12_Init+0x98>)
 800637c:	f003 ff82 	bl	800a284 <HAL_TIM_PWM_ConfigChannel>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8006386:	f7ff f9d9 	bl	800573c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 800638a:	4803      	ldr	r0, [pc, #12]	; (8006398 <MX_TIM12_Init+0x98>)
 800638c:	f000 f9ee 	bl	800676c <HAL_TIM_MspPostInit>

}
 8006390:	bf00      	nop
 8006392:	3720      	adds	r7, #32
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	200004a0 	.word	0x200004a0
 800639c:	40001800 	.word	0x40001800

080063a0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80063a6:	1d3b      	adds	r3, r7, #4
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	605a      	str	r2, [r3, #4]
 80063ae:	609a      	str	r2, [r3, #8]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	611a      	str	r2, [r3, #16]
 80063b4:	615a      	str	r2, [r3, #20]
 80063b6:	619a      	str	r2, [r3, #24]

  htim14.Instance = TIM14;
 80063b8:	4b1e      	ldr	r3, [pc, #120]	; (8006434 <MX_TIM14_Init+0x94>)
 80063ba:	4a1f      	ldr	r2, [pc, #124]	; (8006438 <MX_TIM14_Init+0x98>)
 80063bc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 19;
 80063be:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <MX_TIM14_Init+0x94>)
 80063c0:	2213      	movs	r2, #19
 80063c2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063c4:	4b1b      	ldr	r3, [pc, #108]	; (8006434 <MX_TIM14_Init+0x94>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 59999;
 80063ca:	4b1a      	ldr	r3, [pc, #104]	; (8006434 <MX_TIM14_Init+0x94>)
 80063cc:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80063d0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063d2:	4b18      	ldr	r3, [pc, #96]	; (8006434 <MX_TIM14_Init+0x94>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063d8:	4b16      	ldr	r3, [pc, #88]	; (8006434 <MX_TIM14_Init+0x94>)
 80063da:	2200      	movs	r2, #0
 80063dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80063de:	4815      	ldr	r0, [pc, #84]	; (8006434 <MX_TIM14_Init+0x94>)
 80063e0:	f003 fcc6 	bl	8009d70 <HAL_TIM_Base_Init>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 80063ea:	f7ff f9a7 	bl	800573c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80063ee:	4811      	ldr	r0, [pc, #68]	; (8006434 <MX_TIM14_Init+0x94>)
 80063f0:	f003 fd0d 	bl	8009e0e <HAL_TIM_PWM_Init>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80063fa:	f7ff f99f 	bl	800573c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063fe:	2360      	movs	r3, #96	; 0x60
 8006400:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006406:	2300      	movs	r3, #0
 8006408:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800640a:	2300      	movs	r3, #0
 800640c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800640e:	1d3b      	adds	r3, r7, #4
 8006410:	2200      	movs	r2, #0
 8006412:	4619      	mov	r1, r3
 8006414:	4807      	ldr	r0, [pc, #28]	; (8006434 <MX_TIM14_Init+0x94>)
 8006416:	f003 ff35 	bl	800a284 <HAL_TIM_PWM_ConfigChannel>
 800641a:	4603      	mov	r3, r0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d001      	beq.n	8006424 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8006420:	f7ff f98c 	bl	800573c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8006424:	4803      	ldr	r0, [pc, #12]	; (8006434 <MX_TIM14_Init+0x94>)
 8006426:	f000 f9a1 	bl	800676c <HAL_TIM_MspPostInit>

}
 800642a:	bf00      	nop
 800642c:	3720      	adds	r7, #32
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000460 	.word	0x20000460
 8006438:	40002000 	.word	0x40002000

0800643c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b092      	sub	sp, #72	; 0x48
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006444:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006448:	2200      	movs	r2, #0
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	605a      	str	r2, [r3, #4]
 800644e:	609a      	str	r2, [r3, #8]
 8006450:	60da      	str	r2, [r3, #12]
 8006452:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a8c      	ldr	r2, [pc, #560]	; (800668c <HAL_TIM_Encoder_MspInit+0x250>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d12d      	bne.n	80064ba <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800645e:	2300      	movs	r3, #0
 8006460:	633b      	str	r3, [r7, #48]	; 0x30
 8006462:	4b8b      	ldr	r3, [pc, #556]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006466:	4a8a      	ldr	r2, [pc, #552]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006468:	f043 0301 	orr.w	r3, r3, #1
 800646c:	6453      	str	r3, [r2, #68]	; 0x44
 800646e:	4b88      	ldr	r3, [pc, #544]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	633b      	str	r3, [r7, #48]	; 0x30
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800647a:	2300      	movs	r3, #0
 800647c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800647e:	4b84      	ldr	r3, [pc, #528]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006482:	4a83      	ldr	r2, [pc, #524]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006484:	f043 0301 	orr.w	r3, r3, #1
 8006488:	6313      	str	r3, [r2, #48]	; 0x30
 800648a:	4b81      	ldr	r3, [pc, #516]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800648c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006496:	f44f 7340 	mov.w	r3, #768	; 0x300
 800649a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800649c:	2302      	movs	r3, #2
 800649e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064a0:	2300      	movs	r3, #0
 80064a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064a4:	2300      	movs	r3, #0
 80064a6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80064a8:	2301      	movs	r3, #1
 80064aa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80064b0:	4619      	mov	r1, r3
 80064b2:	4878      	ldr	r0, [pc, #480]	; (8006694 <HAL_TIM_Encoder_MspInit+0x258>)
 80064b4:	f001 fdf2 	bl	800809c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80064b8:	e0e4      	b.n	8006684 <HAL_TIM_Encoder_MspInit+0x248>
  else if(tim_encoderHandle->Instance==TIM2)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c2:	d12c      	bne.n	800651e <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80064c4:	2300      	movs	r3, #0
 80064c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80064c8:	4b71      	ldr	r3, [pc, #452]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064cc:	4a70      	ldr	r2, [pc, #448]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064ce:	f043 0301 	orr.w	r3, r3, #1
 80064d2:	6413      	str	r3, [r2, #64]	; 0x40
 80064d4:	4b6e      	ldr	r3, [pc, #440]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064e0:	2300      	movs	r3, #0
 80064e2:	627b      	str	r3, [r7, #36]	; 0x24
 80064e4:	4b6a      	ldr	r3, [pc, #424]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e8:	4a69      	ldr	r2, [pc, #420]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064ea:	f043 0301 	orr.w	r3, r3, #1
 80064ee:	6313      	str	r3, [r2, #48]	; 0x30
 80064f0:	4b67      	ldr	r3, [pc, #412]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80064f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	627b      	str	r3, [r7, #36]	; 0x24
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80064fc:	2303      	movs	r3, #3
 80064fe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006500:	2302      	movs	r3, #2
 8006502:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006504:	2300      	movs	r3, #0
 8006506:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006508:	2300      	movs	r3, #0
 800650a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800650c:	2301      	movs	r3, #1
 800650e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006510:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006514:	4619      	mov	r1, r3
 8006516:	485f      	ldr	r0, [pc, #380]	; (8006694 <HAL_TIM_Encoder_MspInit+0x258>)
 8006518:	f001 fdc0 	bl	800809c <HAL_GPIO_Init>
}
 800651c:	e0b2      	b.n	8006684 <HAL_TIM_Encoder_MspInit+0x248>
  else if(tim_encoderHandle->Instance==TIM3)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a5d      	ldr	r2, [pc, #372]	; (8006698 <HAL_TIM_Encoder_MspInit+0x25c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d14a      	bne.n	80065be <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006528:	2300      	movs	r3, #0
 800652a:	623b      	str	r3, [r7, #32]
 800652c:	4b58      	ldr	r3, [pc, #352]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	4a57      	ldr	r2, [pc, #348]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006532:	f043 0302 	orr.w	r3, r3, #2
 8006536:	6413      	str	r3, [r2, #64]	; 0x40
 8006538:	4b55      	ldr	r3, [pc, #340]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800653a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	623b      	str	r3, [r7, #32]
 8006542:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006544:	2300      	movs	r3, #0
 8006546:	61fb      	str	r3, [r7, #28]
 8006548:	4b51      	ldr	r3, [pc, #324]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	4a50      	ldr	r2, [pc, #320]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800654e:	f043 0301 	orr.w	r3, r3, #1
 8006552:	6313      	str	r3, [r2, #48]	; 0x30
 8006554:	4b4e      	ldr	r3, [pc, #312]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	61fb      	str	r3, [r7, #28]
 800655e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006560:	2300      	movs	r3, #0
 8006562:	61bb      	str	r3, [r7, #24]
 8006564:	4b4a      	ldr	r3, [pc, #296]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006568:	4a49      	ldr	r2, [pc, #292]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800656a:	f043 0302 	orr.w	r3, r3, #2
 800656e:	6313      	str	r3, [r2, #48]	; 0x30
 8006570:	4b47      	ldr	r3, [pc, #284]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	61bb      	str	r3, [r7, #24]
 800657a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800657c:	2340      	movs	r3, #64	; 0x40
 800657e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006580:	2302      	movs	r3, #2
 8006582:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006584:	2300      	movs	r3, #0
 8006586:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006588:	2300      	movs	r3, #0
 800658a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800658c:	2302      	movs	r3, #2
 800658e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006590:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006594:	4619      	mov	r1, r3
 8006596:	483f      	ldr	r0, [pc, #252]	; (8006694 <HAL_TIM_Encoder_MspInit+0x258>)
 8006598:	f001 fd80 	bl	800809c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800659c:	2320      	movs	r3, #32
 800659e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065a0:	2302      	movs	r3, #2
 80065a2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065a4:	2300      	movs	r3, #0
 80065a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065a8:	2300      	movs	r3, #0
 80065aa:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80065ac:	2302      	movs	r3, #2
 80065ae:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80065b4:	4619      	mov	r1, r3
 80065b6:	4839      	ldr	r0, [pc, #228]	; (800669c <HAL_TIM_Encoder_MspInit+0x260>)
 80065b8:	f001 fd70 	bl	800809c <HAL_GPIO_Init>
}
 80065bc:	e062      	b.n	8006684 <HAL_TIM_Encoder_MspInit+0x248>
  else if(tim_encoderHandle->Instance==TIM4)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a37      	ldr	r2, [pc, #220]	; (80066a0 <HAL_TIM_Encoder_MspInit+0x264>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d12c      	bne.n	8006622 <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80065c8:	2300      	movs	r3, #0
 80065ca:	617b      	str	r3, [r7, #20]
 80065cc:	4b30      	ldr	r3, [pc, #192]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d0:	4a2f      	ldr	r2, [pc, #188]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065d2:	f043 0304 	orr.w	r3, r3, #4
 80065d6:	6413      	str	r3, [r2, #64]	; 0x40
 80065d8:	4b2d      	ldr	r3, [pc, #180]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065dc:	f003 0304 	and.w	r3, r3, #4
 80065e0:	617b      	str	r3, [r7, #20]
 80065e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065e4:	2300      	movs	r3, #0
 80065e6:	613b      	str	r3, [r7, #16]
 80065e8:	4b29      	ldr	r3, [pc, #164]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ec:	4a28      	ldr	r2, [pc, #160]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065ee:	f043 0302 	orr.w	r3, r3, #2
 80065f2:	6313      	str	r3, [r2, #48]	; 0x30
 80065f4:	4b26      	ldr	r3, [pc, #152]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 80065f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	613b      	str	r3, [r7, #16]
 80065fe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006600:	23c0      	movs	r3, #192	; 0xc0
 8006602:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006604:	2302      	movs	r3, #2
 8006606:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006608:	2300      	movs	r3, #0
 800660a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800660c:	2300      	movs	r3, #0
 800660e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006610:	2302      	movs	r3, #2
 8006612:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006614:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006618:	4619      	mov	r1, r3
 800661a:	4820      	ldr	r0, [pc, #128]	; (800669c <HAL_TIM_Encoder_MspInit+0x260>)
 800661c:	f001 fd3e 	bl	800809c <HAL_GPIO_Init>
}
 8006620:	e030      	b.n	8006684 <HAL_TIM_Encoder_MspInit+0x248>
  else if(tim_encoderHandle->Instance==TIM8)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a1f      	ldr	r2, [pc, #124]	; (80066a4 <HAL_TIM_Encoder_MspInit+0x268>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d12b      	bne.n	8006684 <HAL_TIM_Encoder_MspInit+0x248>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800662c:	2300      	movs	r3, #0
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	4b17      	ldr	r3, [pc, #92]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006634:	4a16      	ldr	r2, [pc, #88]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006636:	f043 0302 	orr.w	r3, r3, #2
 800663a:	6453      	str	r3, [r2, #68]	; 0x44
 800663c:	4b14      	ldr	r3, [pc, #80]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800663e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	60fb      	str	r3, [r7, #12]
 8006646:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006648:	2300      	movs	r3, #0
 800664a:	60bb      	str	r3, [r7, #8]
 800664c:	4b10      	ldr	r3, [pc, #64]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800664e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006650:	4a0f      	ldr	r2, [pc, #60]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 8006652:	f043 0304 	orr.w	r3, r3, #4
 8006656:	6313      	str	r3, [r2, #48]	; 0x30
 8006658:	4b0d      	ldr	r3, [pc, #52]	; (8006690 <HAL_TIM_Encoder_MspInit+0x254>)
 800665a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665c:	f003 0304 	and.w	r3, r3, #4
 8006660:	60bb      	str	r3, [r7, #8]
 8006662:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006664:	23c0      	movs	r3, #192	; 0xc0
 8006666:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006668:	2302      	movs	r3, #2
 800666a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800666c:	2300      	movs	r3, #0
 800666e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006670:	2300      	movs	r3, #0
 8006672:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006674:	2303      	movs	r3, #3
 8006676:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006678:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800667c:	4619      	mov	r1, r3
 800667e:	480a      	ldr	r0, [pc, #40]	; (80066a8 <HAL_TIM_Encoder_MspInit+0x26c>)
 8006680:	f001 fd0c 	bl	800809c <HAL_GPIO_Init>
}
 8006684:	bf00      	nop
 8006686:	3748      	adds	r7, #72	; 0x48
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	40010000 	.word	0x40010000
 8006690:	40023800 	.word	0x40023800
 8006694:	40020000 	.word	0x40020000
 8006698:	40000400 	.word	0x40000400
 800669c:	40020400 	.word	0x40020400
 80066a0:	40000800 	.word	0x40000800
 80066a4:	40010400 	.word	0x40010400
 80066a8:	40020800 	.word	0x40020800

080066ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a18      	ldr	r2, [pc, #96]	; (800671c <HAL_TIM_Base_MspInit+0x70>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d116      	bne.n	80066ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066be:	2300      	movs	r3, #0
 80066c0:	60fb      	str	r3, [r7, #12]
 80066c2:	4b17      	ldr	r3, [pc, #92]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 80066c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c6:	4a16      	ldr	r2, [pc, #88]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 80066c8:	f043 0310 	orr.w	r3, r3, #16
 80066cc:	6413      	str	r3, [r2, #64]	; 0x40
 80066ce:	4b14      	ldr	r3, [pc, #80]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 80066d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	60fb      	str	r3, [r7, #12]
 80066d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80066da:	2200      	movs	r2, #0
 80066dc:	2100      	movs	r1, #0
 80066de:	2036      	movs	r0, #54	; 0x36
 80066e0:	f001 f913 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80066e4:	2036      	movs	r0, #54	; 0x36
 80066e6:	f001 f92c 	bl	8007942 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80066ea:	e012      	b.n	8006712 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM14)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a0c      	ldr	r2, [pc, #48]	; (8006724 <HAL_TIM_Base_MspInit+0x78>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d10d      	bne.n	8006712 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80066f6:	2300      	movs	r3, #0
 80066f8:	60bb      	str	r3, [r7, #8]
 80066fa:	4b09      	ldr	r3, [pc, #36]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 80066fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fe:	4a08      	ldr	r2, [pc, #32]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 8006700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006704:	6413      	str	r3, [r2, #64]	; 0x40
 8006706:	4b06      	ldr	r3, [pc, #24]	; (8006720 <HAL_TIM_Base_MspInit+0x74>)
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800670e:	60bb      	str	r3, [r7, #8]
 8006710:	68bb      	ldr	r3, [r7, #8]
}
 8006712:	bf00      	nop
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	40001000 	.word	0x40001000
 8006720:	40023800 	.word	0x40023800
 8006724:	40002000 	.word	0x40002000

08006728 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a0b      	ldr	r2, [pc, #44]	; (8006764 <HAL_TIM_PWM_MspInit+0x3c>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d10d      	bne.n	8006756 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	4b0a      	ldr	r3, [pc, #40]	; (8006768 <HAL_TIM_PWM_MspInit+0x40>)
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	4a09      	ldr	r2, [pc, #36]	; (8006768 <HAL_TIM_PWM_MspInit+0x40>)
 8006744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006748:	6413      	str	r3, [r2, #64]	; 0x40
 800674a:	4b07      	ldr	r3, [pc, #28]	; (8006768 <HAL_TIM_PWM_MspInit+0x40>)
 800674c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006752:	60fb      	str	r3, [r7, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8006756:	bf00      	nop
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	40001800 	.word	0x40001800
 8006768:	40023800 	.word	0x40023800

0800676c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b08a      	sub	sp, #40	; 0x28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006774:	f107 0314 	add.w	r3, r7, #20
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]
 800677c:	605a      	str	r2, [r3, #4]
 800677e:	609a      	str	r2, [r3, #8]
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a24      	ldr	r2, [pc, #144]	; (800681c <HAL_TIM_MspPostInit+0xb0>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d11f      	bne.n	80067ce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800678e:	2300      	movs	r3, #0
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	4b23      	ldr	r3, [pc, #140]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 8006794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006796:	4a22      	ldr	r2, [pc, #136]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 8006798:	f043 0302 	orr.w	r3, r3, #2
 800679c:	6313      	str	r3, [r2, #48]	; 0x30
 800679e:	4b20      	ldr	r3, [pc, #128]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	f003 0302 	and.w	r3, r3, #2
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	693b      	ldr	r3, [r7, #16]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80067aa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80067ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067b0:	2302      	movs	r3, #2
 80067b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b4:	2300      	movs	r3, #0
 80067b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067b8:	2300      	movs	r3, #0
 80067ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80067bc:	2309      	movs	r3, #9
 80067be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067c0:	f107 0314 	add.w	r3, r7, #20
 80067c4:	4619      	mov	r1, r3
 80067c6:	4817      	ldr	r0, [pc, #92]	; (8006824 <HAL_TIM_MspPostInit+0xb8>)
 80067c8:	f001 fc68 	bl	800809c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80067cc:	e022      	b.n	8006814 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM14)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a15      	ldr	r2, [pc, #84]	; (8006828 <HAL_TIM_MspPostInit+0xbc>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d11d      	bne.n	8006814 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067d8:	2300      	movs	r3, #0
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	4b10      	ldr	r3, [pc, #64]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 80067de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e0:	4a0f      	ldr	r2, [pc, #60]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 80067e2:	f043 0301 	orr.w	r3, r3, #1
 80067e6:	6313      	str	r3, [r2, #48]	; 0x30
 80067e8:	4b0d      	ldr	r3, [pc, #52]	; (8006820 <HAL_TIM_MspPostInit+0xb4>)
 80067ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	60fb      	str	r3, [r7, #12]
 80067f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80067f4:	2380      	movs	r3, #128	; 0x80
 80067f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067f8:	2302      	movs	r3, #2
 80067fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006800:	2300      	movs	r3, #0
 8006802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8006804:	2309      	movs	r3, #9
 8006806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006808:	f107 0314 	add.w	r3, r7, #20
 800680c:	4619      	mov	r1, r3
 800680e:	4807      	ldr	r0, [pc, #28]	; (800682c <HAL_TIM_MspPostInit+0xc0>)
 8006810:	f001 fc44 	bl	800809c <HAL_GPIO_Init>
}
 8006814:	bf00      	nop
 8006816:	3728      	adds	r7, #40	; 0x28
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	40001800 	.word	0x40001800
 8006820:	40023800 	.word	0x40023800
 8006824:	40020400 	.word	0x40020400
 8006828:	40002000 	.word	0x40002000
 800682c:	40020000 	.word	0x40020000

08006830 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8006834:	4b11      	ldr	r3, [pc, #68]	; (800687c <MX_UART4_Init+0x4c>)
 8006836:	4a12      	ldr	r2, [pc, #72]	; (8006880 <MX_UART4_Init+0x50>)
 8006838:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800683a:	4b10      	ldr	r3, [pc, #64]	; (800687c <MX_UART4_Init+0x4c>)
 800683c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006840:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006842:	4b0e      	ldr	r3, [pc, #56]	; (800687c <MX_UART4_Init+0x4c>)
 8006844:	2200      	movs	r2, #0
 8006846:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006848:	4b0c      	ldr	r3, [pc, #48]	; (800687c <MX_UART4_Init+0x4c>)
 800684a:	2200      	movs	r2, #0
 800684c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800684e:	4b0b      	ldr	r3, [pc, #44]	; (800687c <MX_UART4_Init+0x4c>)
 8006850:	2200      	movs	r2, #0
 8006852:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006854:	4b09      	ldr	r3, [pc, #36]	; (800687c <MX_UART4_Init+0x4c>)
 8006856:	220c      	movs	r2, #12
 8006858:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800685a:	4b08      	ldr	r3, [pc, #32]	; (800687c <MX_UART4_Init+0x4c>)
 800685c:	2200      	movs	r2, #0
 800685e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006860:	4b06      	ldr	r3, [pc, #24]	; (800687c <MX_UART4_Init+0x4c>)
 8006862:	2200      	movs	r2, #0
 8006864:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006866:	4805      	ldr	r0, [pc, #20]	; (800687c <MX_UART4_Init+0x4c>)
 8006868:	f004 f900 	bl	800aa6c <HAL_UART_Init>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8006872:	f7fe ff63 	bl	800573c <Error_Handler>
  }

}
 8006876:	bf00      	nop
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	200005a0 	.word	0x200005a0
 8006880:	40004c00 	.word	0x40004c00

08006884 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8006888:	4b11      	ldr	r3, [pc, #68]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 800688a:	4a12      	ldr	r2, [pc, #72]	; (80068d4 <MX_USART2_UART_Init+0x50>)
 800688c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800688e:	4b10      	ldr	r3, [pc, #64]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 8006890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006896:	4b0e      	ldr	r3, [pc, #56]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 8006898:	2200      	movs	r2, #0
 800689a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800689c:	4b0c      	ldr	r3, [pc, #48]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 800689e:	2200      	movs	r2, #0
 80068a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80068a2:	4b0b      	ldr	r3, [pc, #44]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80068a8:	4b09      	ldr	r3, [pc, #36]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 80068aa:	220c      	movs	r2, #12
 80068ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80068ae:	4b08      	ldr	r3, [pc, #32]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80068b4:	4b06      	ldr	r3, [pc, #24]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80068ba:	4805      	ldr	r0, [pc, #20]	; (80068d0 <MX_USART2_UART_Init+0x4c>)
 80068bc:	f004 f8d6 	bl	800aa6c <HAL_UART_Init>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80068c6:	f7fe ff39 	bl	800573c <Error_Handler>
  }

}
 80068ca:	bf00      	nop
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	200005e0 	.word	0x200005e0
 80068d4:	40004400 	.word	0x40004400

080068d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b08c      	sub	sp, #48	; 0x30
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068e0:	f107 031c 	add.w	r3, r7, #28
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]
 80068e8:	605a      	str	r2, [r3, #4]
 80068ea:	609a      	str	r2, [r3, #8]
 80068ec:	60da      	str	r2, [r3, #12]
 80068ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a6a      	ldr	r2, [pc, #424]	; (8006aa0 <HAL_UART_MspInit+0x1c8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d135      	bne.n	8006966 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80068fa:	2300      	movs	r3, #0
 80068fc:	61bb      	str	r3, [r7, #24]
 80068fe:	4b69      	ldr	r3, [pc, #420]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	4a68      	ldr	r2, [pc, #416]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006904:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006908:	6413      	str	r3, [r2, #64]	; 0x40
 800690a:	4b66      	ldr	r3, [pc, #408]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 800690c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	4b62      	ldr	r3, [pc, #392]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 800691c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691e:	4a61      	ldr	r2, [pc, #388]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006920:	f043 0304 	orr.w	r3, r3, #4
 8006924:	6313      	str	r3, [r2, #48]	; 0x30
 8006926:	4b5f      	ldr	r3, [pc, #380]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692a:	f003 0304 	and.w	r3, r3, #4
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006932:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006938:	2302      	movs	r3, #2
 800693a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800693c:	2301      	movs	r3, #1
 800693e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006940:	2303      	movs	r3, #3
 8006942:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006944:	2308      	movs	r3, #8
 8006946:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006948:	f107 031c 	add.w	r3, r7, #28
 800694c:	4619      	mov	r1, r3
 800694e:	4856      	ldr	r0, [pc, #344]	; (8006aa8 <HAL_UART_MspInit+0x1d0>)
 8006950:	f001 fba4 	bl	800809c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8006954:	2200      	movs	r2, #0
 8006956:	2100      	movs	r1, #0
 8006958:	2034      	movs	r0, #52	; 0x34
 800695a:	f000 ffd6 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800695e:	2034      	movs	r0, #52	; 0x34
 8006960:	f000 ffef 	bl	8007942 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006964:	e097      	b.n	8006a96 <HAL_UART_MspInit+0x1be>
  else if(uartHandle->Instance==USART2)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a50      	ldr	r2, [pc, #320]	; (8006aac <HAL_UART_MspInit+0x1d4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	f040 8092 	bne.w	8006a96 <HAL_UART_MspInit+0x1be>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006972:	2300      	movs	r3, #0
 8006974:	613b      	str	r3, [r7, #16]
 8006976:	4b4b      	ldr	r3, [pc, #300]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697a:	4a4a      	ldr	r2, [pc, #296]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 800697c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006980:	6413      	str	r3, [r2, #64]	; 0x40
 8006982:	4b48      	ldr	r3, [pc, #288]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800698a:	613b      	str	r3, [r7, #16]
 800698c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800698e:	2300      	movs	r3, #0
 8006990:	60fb      	str	r3, [r7, #12]
 8006992:	4b44      	ldr	r3, [pc, #272]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	4a43      	ldr	r2, [pc, #268]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 8006998:	f043 0301 	orr.w	r3, r3, #1
 800699c:	6313      	str	r3, [r2, #48]	; 0x30
 800699e:	4b41      	ldr	r3, [pc, #260]	; (8006aa4 <HAL_UART_MspInit+0x1cc>)
 80069a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80069aa:	230c      	movs	r3, #12
 80069ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069ae:	2302      	movs	r3, #2
 80069b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069b2:	2300      	movs	r3, #0
 80069b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069b6:	2303      	movs	r3, #3
 80069b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80069ba:	2307      	movs	r3, #7
 80069bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069be:	f107 031c 	add.w	r3, r7, #28
 80069c2:	4619      	mov	r1, r3
 80069c4:	483a      	ldr	r0, [pc, #232]	; (8006ab0 <HAL_UART_MspInit+0x1d8>)
 80069c6:	f001 fb69 	bl	800809c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80069ca:	4b3a      	ldr	r3, [pc, #232]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069cc:	4a3a      	ldr	r2, [pc, #232]	; (8006ab8 <HAL_UART_MspInit+0x1e0>)
 80069ce:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80069d0:	4b38      	ldr	r3, [pc, #224]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80069d6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80069d8:	4b36      	ldr	r3, [pc, #216]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069da:	2200      	movs	r2, #0
 80069dc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80069de:	4b35      	ldr	r3, [pc, #212]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80069e4:	4b33      	ldr	r3, [pc, #204]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80069ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80069ec:	4b31      	ldr	r3, [pc, #196]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069ee:	2200      	movs	r2, #0
 80069f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80069f2:	4b30      	ldr	r3, [pc, #192]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069f4:	2200      	movs	r2, #0
 80069f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80069f8:	4b2e      	ldr	r3, [pc, #184]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 80069fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006a00:	4b2c      	ldr	r3, [pc, #176]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a06:	4b2b      	ldr	r3, [pc, #172]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8006a0c:	4829      	ldr	r0, [pc, #164]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 8006a0e:	f000 ffb3 	bl	8007978 <HAL_DMA_Init>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <HAL_UART_MspInit+0x144>
      Error_Handler();
 8006a18:	f7fe fe90 	bl	800573c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a25      	ldr	r2, [pc, #148]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 8006a20:	635a      	str	r2, [r3, #52]	; 0x34
 8006a22:	4a24      	ldr	r2, [pc, #144]	; (8006ab4 <HAL_UART_MspInit+0x1dc>)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8006a28:	4b24      	ldr	r3, [pc, #144]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a2a:	4a25      	ldr	r2, [pc, #148]	; (8006ac0 <HAL_UART_MspInit+0x1e8>)
 8006a2c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8006a2e:	4b23      	ldr	r3, [pc, #140]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a34:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a36:	4b21      	ldr	r3, [pc, #132]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a38:	2240      	movs	r2, #64	; 0x40
 8006a3a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a3c:	4b1f      	ldr	r3, [pc, #124]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006a42:	4b1e      	ldr	r3, [pc, #120]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a48:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a4a:	4b1c      	ldr	r3, [pc, #112]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a50:	4b1a      	ldr	r3, [pc, #104]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8006a56:	4b19      	ldr	r3, [pc, #100]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a5c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006a5e:	4b17      	ldr	r3, [pc, #92]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a64:	4b15      	ldr	r3, [pc, #84]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006a6a:	4814      	ldr	r0, [pc, #80]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a6c:	f000 ff84 	bl	8007978 <HAL_DMA_Init>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d001      	beq.n	8006a7a <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8006a76:	f7fe fe61 	bl	800573c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a0f      	ldr	r2, [pc, #60]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a7e:	631a      	str	r2, [r3, #48]	; 0x30
 8006a80:	4a0e      	ldr	r2, [pc, #56]	; (8006abc <HAL_UART_MspInit+0x1e4>)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006a86:	2200      	movs	r2, #0
 8006a88:	2100      	movs	r1, #0
 8006a8a:	2026      	movs	r0, #38	; 0x26
 8006a8c:	f000 ff3d 	bl	800790a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006a90:	2026      	movs	r0, #38	; 0x26
 8006a92:	f000 ff56 	bl	8007942 <HAL_NVIC_EnableIRQ>
}
 8006a96:	bf00      	nop
 8006a98:	3730      	adds	r7, #48	; 0x30
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	40004c00 	.word	0x40004c00
 8006aa4:	40023800 	.word	0x40023800
 8006aa8:	40020800 	.word	0x40020800
 8006aac:	40004400 	.word	0x40004400
 8006ab0:	40020000 	.word	0x40020000
 8006ab4:	200004e0 	.word	0x200004e0
 8006ab8:	40026088 	.word	0x40026088
 8006abc:	20000540 	.word	0x20000540
 8006ac0:	400260a0 	.word	0x400260a0

08006ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006afc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006ac8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006aca:	e003      	b.n	8006ad4 <LoopCopyDataInit>

08006acc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006acc:	4b0c      	ldr	r3, [pc, #48]	; (8006b00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006ace:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006ad0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006ad2:	3104      	adds	r1, #4

08006ad4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006ad4:	480b      	ldr	r0, [pc, #44]	; (8006b04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006ad6:	4b0c      	ldr	r3, [pc, #48]	; (8006b08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006ad8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006ada:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006adc:	d3f6      	bcc.n	8006acc <CopyDataInit>
  ldr  r2, =_sbss
 8006ade:	4a0b      	ldr	r2, [pc, #44]	; (8006b0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006ae0:	e002      	b.n	8006ae8 <LoopFillZerobss>

08006ae2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006ae2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006ae4:	f842 3b04 	str.w	r3, [r2], #4

08006ae8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006ae8:	4b09      	ldr	r3, [pc, #36]	; (8006b10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006aea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006aec:	d3f9      	bcc.n	8006ae2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006aee:	f7ff fa0f 	bl	8005f10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006af2:	f006 fdff 	bl	800d6f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006af6:	f7fe f9f9 	bl	8004eec <main>
  bx  lr    
 8006afa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006afc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006b00:	08013344 	.word	0x08013344
  ldr  r0, =_sdata
 8006b04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006b08:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8006b0c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8006b10:	20000634 	.word	0x20000634

08006b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006b14:	e7fe      	b.n	8006b14 <ADC_IRQHandler>
	...

08006b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006b1c:	4b0e      	ldr	r3, [pc, #56]	; (8006b58 <HAL_Init+0x40>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a0d      	ldr	r2, [pc, #52]	; (8006b58 <HAL_Init+0x40>)
 8006b22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8006b28:	4b0b      	ldr	r3, [pc, #44]	; (8006b58 <HAL_Init+0x40>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a0a      	ldr	r2, [pc, #40]	; (8006b58 <HAL_Init+0x40>)
 8006b2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006b34:	4b08      	ldr	r3, [pc, #32]	; (8006b58 <HAL_Init+0x40>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a07      	ldr	r2, [pc, #28]	; (8006b58 <HAL_Init+0x40>)
 8006b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b40:	2003      	movs	r0, #3
 8006b42:	f000 fed7 	bl	80078f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006b46:	2000      	movs	r0, #0
 8006b48:	f000 f808 	bl	8006b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006b4c:	f7ff f878 	bl	8005c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	40023c00 	.word	0x40023c00

08006b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006b64:	4b12      	ldr	r3, [pc, #72]	; (8006bb0 <HAL_InitTick+0x54>)
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	4b12      	ldr	r3, [pc, #72]	; (8006bb4 <HAL_InitTick+0x58>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 feef 	bl	800795e <HAL_SYSTICK_Config>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e00e      	b.n	8006ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b0f      	cmp	r3, #15
 8006b8e:	d80a      	bhi.n	8006ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006b90:	2200      	movs	r2, #0
 8006b92:	6879      	ldr	r1, [r7, #4]
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	f000 feb7 	bl	800790a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006b9c:	4a06      	ldr	r2, [pc, #24]	; (8006bb8 <HAL_InitTick+0x5c>)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	e000      	b.n	8006ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3708      	adds	r7, #8
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20000000 	.word	0x20000000
 8006bb4:	20000008 	.word	0x20000008
 8006bb8:	20000004 	.word	0x20000004

08006bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006bc0:	4b06      	ldr	r3, [pc, #24]	; (8006bdc <HAL_IncTick+0x20>)
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	4b06      	ldr	r3, [pc, #24]	; (8006be0 <HAL_IncTick+0x24>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4413      	add	r3, r2
 8006bcc:	4a04      	ldr	r2, [pc, #16]	; (8006be0 <HAL_IncTick+0x24>)
 8006bce:	6013      	str	r3, [r2, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	20000008 	.word	0x20000008
 8006be0:	20000620 	.word	0x20000620

08006be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006be4:	b480      	push	{r7}
 8006be6:	af00      	add	r7, sp, #0
  return uwTick;
 8006be8:	4b03      	ldr	r3, [pc, #12]	; (8006bf8 <HAL_GetTick+0x14>)
 8006bea:	681b      	ldr	r3, [r3, #0]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	20000620 	.word	0x20000620

08006bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006c04:	f7ff ffee 	bl	8006be4 <HAL_GetTick>
 8006c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c14:	d005      	beq.n	8006c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006c16:	4b0a      	ldr	r3, [pc, #40]	; (8006c40 <HAL_Delay+0x44>)
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	4413      	add	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006c22:	bf00      	nop
 8006c24:	f7ff ffde 	bl	8006be4 <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d8f7      	bhi.n	8006c24 <HAL_Delay+0x28>
  {
  }
}
 8006c34:	bf00      	nop
 8006c36:	bf00      	nop
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	20000008 	.word	0x20000008

08006c44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e0ed      	b.n	8006e32 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d102      	bne.n	8006c68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7fd ff70 	bl	8004b48 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f022 0202 	bic.w	r2, r2, #2
 8006c76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c78:	f7ff ffb4 	bl	8006be4 <HAL_GetTick>
 8006c7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006c7e:	e012      	b.n	8006ca6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006c80:	f7ff ffb0 	bl	8006be4 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b0a      	cmp	r3, #10
 8006c8c:	d90b      	bls.n	8006ca6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2205      	movs	r2, #5
 8006c9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e0c5      	b.n	8006e32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e5      	bne.n	8006c80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0201 	orr.w	r2, r2, #1
 8006cc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cc4:	f7ff ff8e 	bl	8006be4 <HAL_GetTick>
 8006cc8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006cca:	e012      	b.n	8006cf2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006ccc:	f7ff ff8a 	bl	8006be4 <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	2b0a      	cmp	r3, #10
 8006cd8:	d90b      	bls.n	8006cf2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cde:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2205      	movs	r2, #5
 8006cea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e09f      	b.n	8006e32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0e5      	beq.n	8006ccc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	7e1b      	ldrb	r3, [r3, #24]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d108      	bne.n	8006d1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d16:	601a      	str	r2, [r3, #0]
 8006d18:	e007      	b.n	8006d2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	7e5b      	ldrb	r3, [r3, #25]
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d108      	bne.n	8006d44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d40:	601a      	str	r2, [r3, #0]
 8006d42:	e007      	b.n	8006d54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	7e9b      	ldrb	r3, [r3, #26]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d108      	bne.n	8006d6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f042 0220 	orr.w	r2, r2, #32
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	e007      	b.n	8006d7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 0220 	bic.w	r2, r2, #32
 8006d7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	7edb      	ldrb	r3, [r3, #27]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d108      	bne.n	8006d98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0210 	bic.w	r2, r2, #16
 8006d94:	601a      	str	r2, [r3, #0]
 8006d96:	e007      	b.n	8006da8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0210 	orr.w	r2, r2, #16
 8006da6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	7f1b      	ldrb	r3, [r3, #28]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d108      	bne.n	8006dc2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f042 0208 	orr.w	r2, r2, #8
 8006dbe:	601a      	str	r2, [r3, #0]
 8006dc0:	e007      	b.n	8006dd2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 0208 	bic.w	r2, r2, #8
 8006dd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	7f5b      	ldrb	r3, [r3, #29]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d108      	bne.n	8006dec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f042 0204 	orr.w	r2, r2, #4
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	e007      	b.n	8006dfc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0204 	bic.w	r2, r2, #4
 8006dfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	689a      	ldr	r2, [r3, #8]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	431a      	orrs	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	ea42 0103 	orr.w	r1, r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	1e5a      	subs	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
	...

08006e3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e52:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006e54:	7cfb      	ldrb	r3, [r7, #19]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d003      	beq.n	8006e62 <HAL_CAN_ConfigFilter+0x26>
 8006e5a:	7cfb      	ldrb	r3, [r7, #19]
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	f040 80be 	bne.w	8006fde <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8006e62:	4b65      	ldr	r3, [pc, #404]	; (8006ff8 <HAL_CAN_ConfigFilter+0x1bc>)
 8006e64:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e6c:	f043 0201 	orr.w	r2, r3, #1
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e7c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	021b      	lsls	r3, r3, #8
 8006e92:	431a      	orrs	r2, r3
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	f003 031f 	and.w	r3, r3, #31
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	43db      	mvns	r3, r3
 8006eb4:	401a      	ands	r2, r3
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	69db      	ldr	r3, [r3, #28]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d123      	bne.n	8006f0c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	43db      	mvns	r3, r3
 8006ece:	401a      	ands	r2, r3
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006ee6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	3248      	adds	r2, #72	; 0x48
 8006eec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006f00:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006f02:	6979      	ldr	r1, [r7, #20]
 8006f04:	3348      	adds	r3, #72	; 0x48
 8006f06:	00db      	lsls	r3, r3, #3
 8006f08:	440b      	add	r3, r1
 8006f0a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	69db      	ldr	r3, [r3, #28]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d122      	bne.n	8006f5a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	431a      	orrs	r2, r3
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006f30:	683a      	ldr	r2, [r7, #0]
 8006f32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006f34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	3248      	adds	r2, #72	; 0x48
 8006f3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006f4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006f50:	6979      	ldr	r1, [r7, #20]
 8006f52:	3348      	adds	r3, #72	; 0x48
 8006f54:	00db      	lsls	r3, r3, #3
 8006f56:	440b      	add	r3, r1
 8006f58:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	43db      	mvns	r3, r3
 8006f6c:	401a      	ands	r2, r3
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006f74:	e007      	b.n	8006f86 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d109      	bne.n	8006fa2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	43db      	mvns	r3, r3
 8006f98:	401a      	ands	r2, r3
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006fa0:	e007      	b.n	8006fb2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	431a      	orrs	r2, r3
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d107      	bne.n	8006fca <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fd0:	f023 0201 	bic.w	r2, r3, #1
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	e006      	b.n	8006fec <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
  }
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	371c      	adds	r7, #28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr
 8006ff8:	40006400 	.word	0x40006400

08006ffc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 3020 	ldrb.w	r3, [r3, #32]
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b01      	cmp	r3, #1
 800700e:	d12e      	bne.n	800706e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0201 	bic.w	r2, r2, #1
 8007026:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007028:	f7ff fddc 	bl	8006be4 <HAL_GetTick>
 800702c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800702e:	e012      	b.n	8007056 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007030:	f7ff fdd8 	bl	8006be4 <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	2b0a      	cmp	r3, #10
 800703c:	d90b      	bls.n	8007056 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007042:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2205      	movs	r2, #5
 800704e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e012      	b.n	800707c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e5      	bne.n	8007030 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800706a:	2300      	movs	r3, #0
 800706c:	e006      	b.n	800707c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007072:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
  }
}
 800707c:	4618      	mov	r0, r3
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007084:	b480      	push	{r7}
 8007086:	b087      	sub	sp, #28
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007098:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800709a:	7dfb      	ldrb	r3, [r7, #23]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d003      	beq.n	80070a8 <HAL_CAN_GetRxMessage+0x24>
 80070a0:	7dfb      	ldrb	r3, [r7, #23]
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	f040 80f3 	bne.w	800728e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10e      	bne.n	80070cc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d116      	bne.n	80070ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e0e7      	b.n	800729c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d107      	bne.n	80070ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e0d8      	b.n	800729c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	331b      	adds	r3, #27
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	4413      	add	r3, r2
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0204 	and.w	r2, r3, #4
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10c      	bne.n	8007122 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	331b      	adds	r3, #27
 8007110:	011b      	lsls	r3, r3, #4
 8007112:	4413      	add	r3, r2
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	0d5b      	lsrs	r3, r3, #21
 8007118:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	601a      	str	r2, [r3, #0]
 8007120:	e00b      	b.n	800713a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	331b      	adds	r3, #27
 800712a:	011b      	lsls	r3, r3, #4
 800712c:	4413      	add	r3, r2
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	08db      	lsrs	r3, r3, #3
 8007132:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	331b      	adds	r3, #27
 8007142:	011b      	lsls	r3, r3, #4
 8007144:	4413      	add	r3, r2
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f003 0202 	and.w	r2, r3, #2
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	331b      	adds	r3, #27
 8007158:	011b      	lsls	r3, r3, #4
 800715a:	4413      	add	r3, r2
 800715c:	3304      	adds	r3, #4
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 020f 	and.w	r2, r3, #15
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	331b      	adds	r3, #27
 8007170:	011b      	lsls	r3, r3, #4
 8007172:	4413      	add	r3, r2
 8007174:	3304      	adds	r3, #4
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	0a1b      	lsrs	r3, r3, #8
 800717a:	b2da      	uxtb	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	331b      	adds	r3, #27
 8007188:	011b      	lsls	r3, r3, #4
 800718a:	4413      	add	r3, r2
 800718c:	3304      	adds	r3, #4
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	0c1b      	lsrs	r3, r3, #16
 8007192:	b29a      	uxth	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	011b      	lsls	r3, r3, #4
 80071a0:	4413      	add	r3, r2
 80071a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	011b      	lsls	r3, r3, #4
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	0a1a      	lsrs	r2, r3, #8
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	3301      	adds	r3, #1
 80071c4:	b2d2      	uxtb	r2, r2
 80071c6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	011b      	lsls	r3, r3, #4
 80071d0:	4413      	add	r3, r2
 80071d2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	0c1a      	lsrs	r2, r3, #16
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	3302      	adds	r3, #2
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	011b      	lsls	r3, r3, #4
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	0e1a      	lsrs	r2, r3, #24
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	3303      	adds	r3, #3
 80071f8:	b2d2      	uxtb	r2, r2
 80071fa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	4413      	add	r3, r2
 8007206:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	3304      	adds	r3, #4
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	011b      	lsls	r3, r3, #4
 800721c:	4413      	add	r3, r2
 800721e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	0a1a      	lsrs	r2, r3, #8
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	3305      	adds	r3, #5
 800722a:	b2d2      	uxtb	r2, r2
 800722c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	4413      	add	r3, r2
 8007238:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	0c1a      	lsrs	r2, r3, #16
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	3306      	adds	r3, #6
 8007244:	b2d2      	uxtb	r2, r2
 8007246:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	4413      	add	r3, r2
 8007252:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	0e1a      	lsrs	r2, r3, #24
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	3307      	adds	r3, #7
 800725e:	b2d2      	uxtb	r2, r2
 8007260:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d108      	bne.n	800727a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f042 0220 	orr.w	r2, r2, #32
 8007276:	60da      	str	r2, [r3, #12]
 8007278:	e007      	b.n	800728a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	691a      	ldr	r2, [r3, #16]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f042 0220 	orr.w	r2, r2, #32
 8007288:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800728a:	2300      	movs	r3, #0
 800728c:	e006      	b.n	800729c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
  }
}
 800729c:	4618      	mov	r0, r3
 800729e:	371c      	adds	r7, #28
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80072b8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d002      	beq.n	80072c6 <HAL_CAN_ActivateNotification+0x1e>
 80072c0:	7bfb      	ldrb	r3, [r7, #15]
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d109      	bne.n	80072da <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6959      	ldr	r1, [r3, #20]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	683a      	ldr	r2, [r7, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80072d6:	2300      	movs	r3, #0
 80072d8:	e006      	b.n	80072e8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
  }
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08a      	sub	sp, #40	; 0x28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80072fc:	2300      	movs	r3, #0
 80072fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d07c      	beq.n	8007434 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b00      	cmp	r3, #0
 8007342:	d023      	beq.n	800738c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2201      	movs	r2, #1
 800734a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 f983 	bl	8007662 <HAL_CAN_TxMailbox0CompleteCallback>
 800735c:	e016      	b.n	800738c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	f003 0304 	and.w	r3, r3, #4
 8007364:	2b00      	cmp	r3, #0
 8007366:	d004      	beq.n	8007372 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800736e:	627b      	str	r3, [r7, #36]	; 0x24
 8007370:	e00c      	b.n	800738c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	f003 0308 	and.w	r3, r3, #8
 8007378:	2b00      	cmp	r3, #0
 800737a:	d004      	beq.n	8007386 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800737c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007382:	627b      	str	r3, [r7, #36]	; 0x24
 8007384:	e002      	b.n	800738c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f989 	bl	800769e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007392:	2b00      	cmp	r3, #0
 8007394:	d024      	beq.n	80073e0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800739e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f963 	bl	8007676 <HAL_CAN_TxMailbox1CompleteCallback>
 80073b0:	e016      	b.n	80073e0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d004      	beq.n	80073c6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80073bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80073c2:	627b      	str	r3, [r7, #36]	; 0x24
 80073c4:	e00c      	b.n	80073e0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d004      	beq.n	80073da <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80073d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80073d6:	627b      	str	r3, [r7, #36]	; 0x24
 80073d8:	e002      	b.n	80073e0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f969 	bl	80076b2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d024      	beq.n	8007434 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80073f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f943 	bl	800768a <HAL_CAN_TxMailbox2CompleteCallback>
 8007404:	e016      	b.n	8007434 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d004      	beq.n	800741a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007416:	627b      	str	r3, [r7, #36]	; 0x24
 8007418:	e00c      	b.n	8007434 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d004      	beq.n	800742e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800742a:	627b      	str	r3, [r7, #36]	; 0x24
 800742c:	e002      	b.n	8007434 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f949 	bl	80076c6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007434:	6a3b      	ldr	r3, [r7, #32]
 8007436:	f003 0308 	and.w	r3, r3, #8
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00c      	beq.n	8007458 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f003 0310 	and.w	r3, r3, #16
 8007444:	2b00      	cmp	r3, #0
 8007446:	d007      	beq.n	8007458 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800744e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2210      	movs	r2, #16
 8007456:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	f003 0304 	and.w	r3, r3, #4
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00b      	beq.n	800747a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f003 0308 	and.w	r3, r3, #8
 8007468:	2b00      	cmp	r3, #0
 800746a:	d006      	beq.n	800747a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2208      	movs	r2, #8
 8007472:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f930 	bl	80076da <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b00      	cmp	r3, #0
 8007482:	d009      	beq.n	8007498 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d002      	beq.n	8007498 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7fb fab2 	bl	80029fc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00c      	beq.n	80074bc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	f003 0310 	and.w	r3, r3, #16
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d007      	beq.n	80074bc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80074ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80074b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2210      	movs	r2, #16
 80074ba:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	f003 0320 	and.w	r3, r3, #32
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00b      	beq.n	80074de <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	f003 0308 	and.w	r3, r3, #8
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d006      	beq.n	80074de <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2208      	movs	r2, #8
 80074d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f912 	bl	8007702 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	f003 0310 	and.w	r3, r3, #16
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d009      	beq.n	80074fc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	f003 0303 	and.w	r3, r3, #3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d002      	beq.n	80074fc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f8f9 	bl	80076ee <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80074fc:	6a3b      	ldr	r3, [r7, #32]
 80074fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00b      	beq.n	800751e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	f003 0310 	and.w	r3, r3, #16
 800750c:	2b00      	cmp	r3, #0
 800750e:	d006      	beq.n	800751e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2210      	movs	r2, #16
 8007516:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f8fc 	bl	8007716 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00b      	beq.n	8007540 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	f003 0308 	and.w	r3, r3, #8
 800752e:	2b00      	cmp	r3, #0
 8007530:	d006      	beq.n	8007540 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	2208      	movs	r2, #8
 8007538:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f8f5 	bl	800772a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007540:	6a3b      	ldr	r3, [r7, #32]
 8007542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d07b      	beq.n	8007642 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	f003 0304 	and.w	r3, r3, #4
 8007550:	2b00      	cmp	r3, #0
 8007552:	d072      	beq.n	800763a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800755a:	2b00      	cmp	r3, #0
 800755c:	d008      	beq.n	8007570 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007564:	2b00      	cmp	r3, #0
 8007566:	d003      	beq.n	8007570 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	f043 0301 	orr.w	r3, r3, #1
 800756e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007570:	6a3b      	ldr	r3, [r7, #32]
 8007572:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007576:	2b00      	cmp	r3, #0
 8007578:	d008      	beq.n	800758c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007580:	2b00      	cmp	r3, #0
 8007582:	d003      	beq.n	800758c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	f043 0302 	orr.w	r3, r3, #2
 800758a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007592:	2b00      	cmp	r3, #0
 8007594:	d008      	beq.n	80075a8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800759c:	2b00      	cmp	r3, #0
 800759e:	d003      	beq.n	80075a8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	f043 0304 	orr.w	r3, r3, #4
 80075a6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80075a8:	6a3b      	ldr	r3, [r7, #32]
 80075aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d043      	beq.n	800763a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d03e      	beq.n	800763a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80075c2:	2b60      	cmp	r3, #96	; 0x60
 80075c4:	d02b      	beq.n	800761e <HAL_CAN_IRQHandler+0x32a>
 80075c6:	2b60      	cmp	r3, #96	; 0x60
 80075c8:	d82e      	bhi.n	8007628 <HAL_CAN_IRQHandler+0x334>
 80075ca:	2b50      	cmp	r3, #80	; 0x50
 80075cc:	d022      	beq.n	8007614 <HAL_CAN_IRQHandler+0x320>
 80075ce:	2b50      	cmp	r3, #80	; 0x50
 80075d0:	d82a      	bhi.n	8007628 <HAL_CAN_IRQHandler+0x334>
 80075d2:	2b40      	cmp	r3, #64	; 0x40
 80075d4:	d019      	beq.n	800760a <HAL_CAN_IRQHandler+0x316>
 80075d6:	2b40      	cmp	r3, #64	; 0x40
 80075d8:	d826      	bhi.n	8007628 <HAL_CAN_IRQHandler+0x334>
 80075da:	2b30      	cmp	r3, #48	; 0x30
 80075dc:	d010      	beq.n	8007600 <HAL_CAN_IRQHandler+0x30c>
 80075de:	2b30      	cmp	r3, #48	; 0x30
 80075e0:	d822      	bhi.n	8007628 <HAL_CAN_IRQHandler+0x334>
 80075e2:	2b10      	cmp	r3, #16
 80075e4:	d002      	beq.n	80075ec <HAL_CAN_IRQHandler+0x2f8>
 80075e6:	2b20      	cmp	r3, #32
 80075e8:	d005      	beq.n	80075f6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80075ea:	e01d      	b.n	8007628 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80075ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ee:	f043 0308 	orr.w	r3, r3, #8
 80075f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075f4:	e019      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80075f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f8:	f043 0310 	orr.w	r3, r3, #16
 80075fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075fe:	e014      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007602:	f043 0320 	orr.w	r3, r3, #32
 8007606:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007608:	e00f      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007610:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007612:	e00a      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800761a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800761c:	e005      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007624:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007626:	e000      	b.n	800762a <HAL_CAN_IRQHandler+0x336>
            break;
 8007628:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	699a      	ldr	r2, [r3, #24]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007638:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2204      	movs	r2, #4
 8007640:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007644:	2b00      	cmp	r3, #0
 8007646:	d008      	beq.n	800765a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800764c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 f872 	bl	800773e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800765a:	bf00      	nop
 800765c:	3728      	adds	r7, #40	; 0x28
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007662:	b480      	push	{r7}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007676:	b480      	push	{r7}
 8007678:	b083      	sub	sp, #12
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800768a:	b480      	push	{r7}
 800768c:	b083      	sub	sp, #12
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007692:	bf00      	nop
 8007694:	370c      	adds	r7, #12
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr

0800769e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b083      	sub	sp, #12
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr

08007702 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800770a:	bf00      	nop
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800772a:	b480      	push	{r7}
 800772c:	b083      	sub	sp, #12
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007732:	bf00      	nop
 8007734:	370c      	adds	r7, #12
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr

0800773e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800773e:	b480      	push	{r7}
 8007740:	b083      	sub	sp, #12
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007746:	bf00      	nop
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
	...

08007754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f003 0307 	and.w	r3, r3, #7
 8007762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007764:	4b0c      	ldr	r3, [pc, #48]	; (8007798 <__NVIC_SetPriorityGrouping+0x44>)
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007770:	4013      	ands	r3, r2
 8007772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800777c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007786:	4a04      	ldr	r2, [pc, #16]	; (8007798 <__NVIC_SetPriorityGrouping+0x44>)
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	60d3      	str	r3, [r2, #12]
}
 800778c:	bf00      	nop
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	e000ed00 	.word	0xe000ed00

0800779c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800779c:	b480      	push	{r7}
 800779e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077a0:	4b04      	ldr	r3, [pc, #16]	; (80077b4 <__NVIC_GetPriorityGrouping+0x18>)
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	0a1b      	lsrs	r3, r3, #8
 80077a6:	f003 0307 	and.w	r3, r3, #7
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr
 80077b4:	e000ed00 	.word	0xe000ed00

080077b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	4603      	mov	r3, r0
 80077c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	db0b      	blt.n	80077e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	f003 021f 	and.w	r2, r3, #31
 80077d0:	4907      	ldr	r1, [pc, #28]	; (80077f0 <__NVIC_EnableIRQ+0x38>)
 80077d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077d6:	095b      	lsrs	r3, r3, #5
 80077d8:	2001      	movs	r0, #1
 80077da:	fa00 f202 	lsl.w	r2, r0, r2
 80077de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80077e2:	bf00      	nop
 80077e4:	370c      	adds	r7, #12
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	e000e100 	.word	0xe000e100

080077f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	4603      	mov	r3, r0
 80077fc:	6039      	str	r1, [r7, #0]
 80077fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007804:	2b00      	cmp	r3, #0
 8007806:	db0a      	blt.n	800781e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	b2da      	uxtb	r2, r3
 800780c:	490c      	ldr	r1, [pc, #48]	; (8007840 <__NVIC_SetPriority+0x4c>)
 800780e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007812:	0112      	lsls	r2, r2, #4
 8007814:	b2d2      	uxtb	r2, r2
 8007816:	440b      	add	r3, r1
 8007818:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800781c:	e00a      	b.n	8007834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	b2da      	uxtb	r2, r3
 8007822:	4908      	ldr	r1, [pc, #32]	; (8007844 <__NVIC_SetPriority+0x50>)
 8007824:	79fb      	ldrb	r3, [r7, #7]
 8007826:	f003 030f 	and.w	r3, r3, #15
 800782a:	3b04      	subs	r3, #4
 800782c:	0112      	lsls	r2, r2, #4
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	440b      	add	r3, r1
 8007832:	761a      	strb	r2, [r3, #24]
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	e000e100 	.word	0xe000e100
 8007844:	e000ed00 	.word	0xe000ed00

08007848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007848:	b480      	push	{r7}
 800784a:	b089      	sub	sp, #36	; 0x24
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f003 0307 	and.w	r3, r3, #7
 800785a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	f1c3 0307 	rsb	r3, r3, #7
 8007862:	2b04      	cmp	r3, #4
 8007864:	bf28      	it	cs
 8007866:	2304      	movcs	r3, #4
 8007868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	3304      	adds	r3, #4
 800786e:	2b06      	cmp	r3, #6
 8007870:	d902      	bls.n	8007878 <NVIC_EncodePriority+0x30>
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	3b03      	subs	r3, #3
 8007876:	e000      	b.n	800787a <NVIC_EncodePriority+0x32>
 8007878:	2300      	movs	r3, #0
 800787a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800787c:	f04f 32ff 	mov.w	r2, #4294967295
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	fa02 f303 	lsl.w	r3, r2, r3
 8007886:	43da      	mvns	r2, r3
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	401a      	ands	r2, r3
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007890:	f04f 31ff 	mov.w	r1, #4294967295
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	fa01 f303 	lsl.w	r3, r1, r3
 800789a:	43d9      	mvns	r1, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078a0:	4313      	orrs	r3, r2
         );
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3724      	adds	r7, #36	; 0x24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
	...

080078b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3b01      	subs	r3, #1
 80078bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80078c0:	d301      	bcc.n	80078c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80078c2:	2301      	movs	r3, #1
 80078c4:	e00f      	b.n	80078e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80078c6:	4a0a      	ldr	r2, [pc, #40]	; (80078f0 <SysTick_Config+0x40>)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	3b01      	subs	r3, #1
 80078cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80078ce:	210f      	movs	r1, #15
 80078d0:	f04f 30ff 	mov.w	r0, #4294967295
 80078d4:	f7ff ff8e 	bl	80077f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80078d8:	4b05      	ldr	r3, [pc, #20]	; (80078f0 <SysTick_Config+0x40>)
 80078da:	2200      	movs	r2, #0
 80078dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80078de:	4b04      	ldr	r3, [pc, #16]	; (80078f0 <SysTick_Config+0x40>)
 80078e0:	2207      	movs	r2, #7
 80078e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	e000e010 	.word	0xe000e010

080078f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7ff ff29 	bl	8007754 <__NVIC_SetPriorityGrouping>
}
 8007902:	bf00      	nop
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800790a:	b580      	push	{r7, lr}
 800790c:	b086      	sub	sp, #24
 800790e:	af00      	add	r7, sp, #0
 8007910:	4603      	mov	r3, r0
 8007912:	60b9      	str	r1, [r7, #8]
 8007914:	607a      	str	r2, [r7, #4]
 8007916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007918:	2300      	movs	r3, #0
 800791a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800791c:	f7ff ff3e 	bl	800779c <__NVIC_GetPriorityGrouping>
 8007920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	68b9      	ldr	r1, [r7, #8]
 8007926:	6978      	ldr	r0, [r7, #20]
 8007928:	f7ff ff8e 	bl	8007848 <NVIC_EncodePriority>
 800792c:	4602      	mov	r2, r0
 800792e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007932:	4611      	mov	r1, r2
 8007934:	4618      	mov	r0, r3
 8007936:	f7ff ff5d 	bl	80077f4 <__NVIC_SetPriority>
}
 800793a:	bf00      	nop
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b082      	sub	sp, #8
 8007946:	af00      	add	r7, sp, #0
 8007948:	4603      	mov	r3, r0
 800794a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800794c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007950:	4618      	mov	r0, r3
 8007952:	f7ff ff31 	bl	80077b8 <__NVIC_EnableIRQ>
}
 8007956:	bf00      	nop
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800795e:	b580      	push	{r7, lr}
 8007960:	b082      	sub	sp, #8
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff ffa2 	bl	80078b0 <SysTick_Config>
 800796c:	4603      	mov	r3, r0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007984:	f7ff f92e 	bl	8006be4 <HAL_GetTick>
 8007988:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e099      	b.n	8007ac8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2202      	movs	r2, #2
 80079a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 0201 	bic.w	r2, r2, #1
 80079b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079b4:	e00f      	b.n	80079d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80079b6:	f7ff f915 	bl	8006be4 <HAL_GetTick>
 80079ba:	4602      	mov	r2, r0
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	1ad3      	subs	r3, r2, r3
 80079c0:	2b05      	cmp	r3, #5
 80079c2:	d908      	bls.n	80079d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2220      	movs	r2, #32
 80079c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2203      	movs	r2, #3
 80079ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e078      	b.n	8007ac8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0301 	and.w	r3, r3, #1
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1e8      	bne.n	80079b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	4b38      	ldr	r3, [pc, #224]	; (8007ad0 <HAL_DMA_Init+0x158>)
 80079f0:	4013      	ands	r3, r2
 80079f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2c:	2b04      	cmp	r3, #4
 8007a2e:	d107      	bne.n	8007a40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	695b      	ldr	r3, [r3, #20]
 8007a4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	f023 0307 	bic.w	r3, r3, #7
 8007a56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	d117      	bne.n	8007a9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6e:	697a      	ldr	r2, [r7, #20]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00e      	beq.n	8007a9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 fa91 	bl	8007fa4 <DMA_CheckFifoParam>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d008      	beq.n	8007a9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2240      	movs	r2, #64	; 0x40
 8007a8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a96:	2301      	movs	r3, #1
 8007a98:	e016      	b.n	8007ac8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 fa48 	bl	8007f38 <DMA_CalcBaseAndBitshift>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab0:	223f      	movs	r2, #63	; 0x3f
 8007ab2:	409a      	lsls	r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	f010803f 	.word	0xf010803f

08007ad4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]
 8007ae0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d101      	bne.n	8007afa <HAL_DMA_Start_IT+0x26>
 8007af6:	2302      	movs	r3, #2
 8007af8:	e040      	b.n	8007b7c <HAL_DMA_Start_IT+0xa8>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d12f      	bne.n	8007b6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2202      	movs	r2, #2
 8007b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	68b9      	ldr	r1, [r7, #8]
 8007b22:	68f8      	ldr	r0, [r7, #12]
 8007b24:	f000 f9da 	bl	8007edc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b2c:	223f      	movs	r2, #63	; 0x3f
 8007b2e:	409a      	lsls	r2, r3
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0216 	orr.w	r2, r2, #22
 8007b42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d007      	beq.n	8007b5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0208 	orr.w	r2, r2, #8
 8007b5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f042 0201 	orr.w	r2, r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	e005      	b.n	8007b7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007b76:	2302      	movs	r3, #2
 8007b78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3718      	adds	r7, #24
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d004      	beq.n	8007ba2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2280      	movs	r2, #128	; 0x80
 8007b9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e00c      	b.n	8007bbc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2205      	movs	r2, #5
 8007ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0201 	bic.w	r2, r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007bd4:	4b92      	ldr	r3, [pc, #584]	; (8007e20 <HAL_DMA_IRQHandler+0x258>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a92      	ldr	r2, [pc, #584]	; (8007e24 <HAL_DMA_IRQHandler+0x25c>)
 8007bda:	fba2 2303 	umull	r2, r3, r2, r3
 8007bde:	0a9b      	lsrs	r3, r3, #10
 8007be0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007be6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bf2:	2208      	movs	r2, #8
 8007bf4:	409a      	lsls	r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d01a      	beq.n	8007c34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0304 	and.w	r3, r3, #4
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d013      	beq.n	8007c34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f022 0204 	bic.w	r2, r2, #4
 8007c1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c20:	2208      	movs	r2, #8
 8007c22:	409a      	lsls	r2, r3
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c2c:	f043 0201 	orr.w	r2, r3, #1
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c38:	2201      	movs	r2, #1
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4013      	ands	r3, r2
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d012      	beq.n	8007c6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00b      	beq.n	8007c6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c56:	2201      	movs	r2, #1
 8007c58:	409a      	lsls	r2, r3
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c62:	f043 0202 	orr.w	r2, r3, #2
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c6e:	2204      	movs	r2, #4
 8007c70:	409a      	lsls	r2, r3
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4013      	ands	r3, r2
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d012      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0302 	and.w	r3, r3, #2
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00b      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c8c:	2204      	movs	r2, #4
 8007c8e:	409a      	lsls	r2, r3
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c98:	f043 0204 	orr.w	r2, r3, #4
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca4:	2210      	movs	r2, #16
 8007ca6:	409a      	lsls	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	4013      	ands	r3, r2
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d043      	beq.n	8007d38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 0308 	and.w	r3, r3, #8
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d03c      	beq.n	8007d38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cc2:	2210      	movs	r2, #16
 8007cc4:	409a      	lsls	r2, r3
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d018      	beq.n	8007d0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d108      	bne.n	8007cf8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d024      	beq.n	8007d38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	4798      	blx	r3
 8007cf6:	e01f      	b.n	8007d38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01b      	beq.n	8007d38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	4798      	blx	r3
 8007d08:	e016      	b.n	8007d38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d107      	bne.n	8007d28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f022 0208 	bic.w	r2, r2, #8
 8007d26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d003      	beq.n	8007d38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	409a      	lsls	r2, r3
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	4013      	ands	r3, r2
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 808e 	beq.w	8007e66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0310 	and.w	r3, r3, #16
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 8086 	beq.w	8007e66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d5e:	2220      	movs	r2, #32
 8007d60:	409a      	lsls	r2, r3
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	2b05      	cmp	r3, #5
 8007d70:	d136      	bne.n	8007de0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f022 0216 	bic.w	r2, r2, #22
 8007d80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	695a      	ldr	r2, [r3, #20]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d103      	bne.n	8007da2 <HAL_DMA_IRQHandler+0x1da>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d007      	beq.n	8007db2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0208 	bic.w	r2, r2, #8
 8007db0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007db6:	223f      	movs	r2, #63	; 0x3f
 8007db8:	409a      	lsls	r2, r3
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d07d      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	4798      	blx	r3
        }
        return;
 8007dde:	e078      	b.n	8007ed2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d01c      	beq.n	8007e28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d108      	bne.n	8007e0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d030      	beq.n	8007e66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	4798      	blx	r3
 8007e0c:	e02b      	b.n	8007e66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d027      	beq.n	8007e66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	4798      	blx	r3
 8007e1e:	e022      	b.n	8007e66 <HAL_DMA_IRQHandler+0x29e>
 8007e20:	20000000 	.word	0x20000000
 8007e24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10f      	bne.n	8007e56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f022 0210 	bic.w	r2, r2, #16
 8007e44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d003      	beq.n	8007e66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d032      	beq.n	8007ed4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d022      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2205      	movs	r2, #5
 8007e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f022 0201 	bic.w	r2, r2, #1
 8007e90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	3301      	adds	r3, #1
 8007e96:	60bb      	str	r3, [r7, #8]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d307      	bcc.n	8007eae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1f2      	bne.n	8007e92 <HAL_DMA_IRQHandler+0x2ca>
 8007eac:	e000      	b.n	8007eb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007eae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d005      	beq.n	8007ed4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	4798      	blx	r3
 8007ed0:	e000      	b.n	8007ed4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007ed2:	bf00      	nop
    }
  }
}
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop

08007edc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
 8007ee8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007ef8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	2b40      	cmp	r3, #64	; 0x40
 8007f08:	d108      	bne.n	8007f1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007f1a:	e007      	b.n	8007f2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	60da      	str	r2, [r3, #12]
}
 8007f2c:	bf00      	nop
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	3b10      	subs	r3, #16
 8007f48:	4a14      	ldr	r2, [pc, #80]	; (8007f9c <DMA_CalcBaseAndBitshift+0x64>)
 8007f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f4e:	091b      	lsrs	r3, r3, #4
 8007f50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007f52:	4a13      	ldr	r2, [pc, #76]	; (8007fa0 <DMA_CalcBaseAndBitshift+0x68>)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	4413      	add	r3, r2
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b03      	cmp	r3, #3
 8007f64:	d909      	bls.n	8007f7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f6e:	f023 0303 	bic.w	r3, r3, #3
 8007f72:	1d1a      	adds	r2, r3, #4
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	659a      	str	r2, [r3, #88]	; 0x58
 8007f78:	e007      	b.n	8007f8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f82:	f023 0303 	bic.w	r3, r3, #3
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	aaaaaaab 	.word	0xaaaaaaab
 8007fa0:	080129b8 	.word	0x080129b8

08007fa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fac:	2300      	movs	r3, #0
 8007fae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d11f      	bne.n	8007ffe <DMA_CheckFifoParam+0x5a>
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	2b03      	cmp	r3, #3
 8007fc2:	d856      	bhi.n	8008072 <DMA_CheckFifoParam+0xce>
 8007fc4:	a201      	add	r2, pc, #4	; (adr r2, 8007fcc <DMA_CheckFifoParam+0x28>)
 8007fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fca:	bf00      	nop
 8007fcc:	08007fdd 	.word	0x08007fdd
 8007fd0:	08007fef 	.word	0x08007fef
 8007fd4:	08007fdd 	.word	0x08007fdd
 8007fd8:	08008073 	.word	0x08008073
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d046      	beq.n	8008076 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fec:	e043      	b.n	8008076 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007ff6:	d140      	bne.n	800807a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ffc:	e03d      	b.n	800807a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008006:	d121      	bne.n	800804c <DMA_CheckFifoParam+0xa8>
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2b03      	cmp	r3, #3
 800800c:	d837      	bhi.n	800807e <DMA_CheckFifoParam+0xda>
 800800e:	a201      	add	r2, pc, #4	; (adr r2, 8008014 <DMA_CheckFifoParam+0x70>)
 8008010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008014:	08008025 	.word	0x08008025
 8008018:	0800802b 	.word	0x0800802b
 800801c:	08008025 	.word	0x08008025
 8008020:	0800803d 	.word	0x0800803d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	73fb      	strb	r3, [r7, #15]
      break;
 8008028:	e030      	b.n	800808c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008032:	2b00      	cmp	r3, #0
 8008034:	d025      	beq.n	8008082 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800803a:	e022      	b.n	8008082 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008040:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008044:	d11f      	bne.n	8008086 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800804a:	e01c      	b.n	8008086 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2b02      	cmp	r3, #2
 8008050:	d903      	bls.n	800805a <DMA_CheckFifoParam+0xb6>
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b03      	cmp	r3, #3
 8008056:	d003      	beq.n	8008060 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008058:	e018      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	73fb      	strb	r3, [r7, #15]
      break;
 800805e:	e015      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008064:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00e      	beq.n	800808a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	73fb      	strb	r3, [r7, #15]
      break;
 8008070:	e00b      	b.n	800808a <DMA_CheckFifoParam+0xe6>
      break;
 8008072:	bf00      	nop
 8008074:	e00a      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;
 8008076:	bf00      	nop
 8008078:	e008      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;
 800807a:	bf00      	nop
 800807c:	e006      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;
 800807e:	bf00      	nop
 8008080:	e004      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;
 8008082:	bf00      	nop
 8008084:	e002      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;   
 8008086:	bf00      	nop
 8008088:	e000      	b.n	800808c <DMA_CheckFifoParam+0xe8>
      break;
 800808a:	bf00      	nop
    }
  } 
  
  return status; 
 800808c:	7bfb      	ldrb	r3, [r7, #15]
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop

0800809c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800809c:	b480      	push	{r7}
 800809e:	b089      	sub	sp, #36	; 0x24
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80080ae:	2300      	movs	r3, #0
 80080b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80080b2:	2300      	movs	r3, #0
 80080b4:	61fb      	str	r3, [r7, #28]
 80080b6:	e165      	b.n	8008384 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80080b8:	2201      	movs	r2, #1
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	fa02 f303 	lsl.w	r3, r2, r3
 80080c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	4013      	ands	r3, r2
 80080ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	f040 8154 	bne.w	800837e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d00b      	beq.n	80080f6 <HAL_GPIO_Init+0x5a>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d007      	beq.n	80080f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80080ea:	2b11      	cmp	r3, #17
 80080ec:	d003      	beq.n	80080f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	2b12      	cmp	r3, #18
 80080f4:	d130      	bne.n	8008158 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	005b      	lsls	r3, r3, #1
 8008100:	2203      	movs	r2, #3
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	43db      	mvns	r3, r3
 8008108:	69ba      	ldr	r2, [r7, #24]
 800810a:	4013      	ands	r3, r2
 800810c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	68da      	ldr	r2, [r3, #12]
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	005b      	lsls	r3, r3, #1
 8008116:	fa02 f303 	lsl.w	r3, r2, r3
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	4313      	orrs	r3, r2
 800811e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800812c:	2201      	movs	r2, #1
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	fa02 f303 	lsl.w	r3, r2, r3
 8008134:	43db      	mvns	r3, r3
 8008136:	69ba      	ldr	r2, [r7, #24]
 8008138:	4013      	ands	r3, r2
 800813a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	091b      	lsrs	r3, r3, #4
 8008142:	f003 0201 	and.w	r2, r3, #1
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	fa02 f303 	lsl.w	r3, r2, r3
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	4313      	orrs	r3, r2
 8008150:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	69ba      	ldr	r2, [r7, #24]
 8008156:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	005b      	lsls	r3, r3, #1
 8008162:	2203      	movs	r2, #3
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	43db      	mvns	r3, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	4013      	ands	r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	005b      	lsls	r3, r3, #1
 8008178:	fa02 f303 	lsl.w	r3, r2, r3
 800817c:	69ba      	ldr	r2, [r7, #24]
 800817e:	4313      	orrs	r3, r2
 8008180:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	69ba      	ldr	r2, [r7, #24]
 8008186:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b02      	cmp	r3, #2
 800818e:	d003      	beq.n	8008198 <HAL_GPIO_Init+0xfc>
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	2b12      	cmp	r3, #18
 8008196:	d123      	bne.n	80081e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	08da      	lsrs	r2, r3, #3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3208      	adds	r2, #8
 80081a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	f003 0307 	and.w	r3, r3, #7
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	220f      	movs	r2, #15
 80081b0:	fa02 f303 	lsl.w	r3, r2, r3
 80081b4:	43db      	mvns	r3, r3
 80081b6:	69ba      	ldr	r2, [r7, #24]
 80081b8:	4013      	ands	r3, r2
 80081ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	691a      	ldr	r2, [r3, #16]
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	f003 0307 	and.w	r3, r3, #7
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	fa02 f303 	lsl.w	r3, r2, r3
 80081cc:	69ba      	ldr	r2, [r7, #24]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80081d2:	69fb      	ldr	r3, [r7, #28]
 80081d4:	08da      	lsrs	r2, r3, #3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	3208      	adds	r2, #8
 80081da:	69b9      	ldr	r1, [r7, #24]
 80081dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80081e6:	69fb      	ldr	r3, [r7, #28]
 80081e8:	005b      	lsls	r3, r3, #1
 80081ea:	2203      	movs	r2, #3
 80081ec:	fa02 f303 	lsl.w	r3, r2, r3
 80081f0:	43db      	mvns	r3, r3
 80081f2:	69ba      	ldr	r2, [r7, #24]
 80081f4:	4013      	ands	r3, r2
 80081f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f003 0203 	and.w	r2, r3, #3
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	005b      	lsls	r3, r3, #1
 8008204:	fa02 f303 	lsl.w	r3, r2, r3
 8008208:	69ba      	ldr	r2, [r7, #24]
 800820a:	4313      	orrs	r3, r2
 800820c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 80ae 	beq.w	800837e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008222:	2300      	movs	r3, #0
 8008224:	60fb      	str	r3, [r7, #12]
 8008226:	4b5d      	ldr	r3, [pc, #372]	; (800839c <HAL_GPIO_Init+0x300>)
 8008228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800822a:	4a5c      	ldr	r2, [pc, #368]	; (800839c <HAL_GPIO_Init+0x300>)
 800822c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008230:	6453      	str	r3, [r2, #68]	; 0x44
 8008232:	4b5a      	ldr	r3, [pc, #360]	; (800839c <HAL_GPIO_Init+0x300>)
 8008234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008236:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800823a:	60fb      	str	r3, [r7, #12]
 800823c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800823e:	4a58      	ldr	r2, [pc, #352]	; (80083a0 <HAL_GPIO_Init+0x304>)
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	089b      	lsrs	r3, r3, #2
 8008244:	3302      	adds	r3, #2
 8008246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800824a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	220f      	movs	r2, #15
 8008256:	fa02 f303 	lsl.w	r3, r2, r3
 800825a:	43db      	mvns	r3, r3
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	4013      	ands	r3, r2
 8008260:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a4f      	ldr	r2, [pc, #316]	; (80083a4 <HAL_GPIO_Init+0x308>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d025      	beq.n	80082b6 <HAL_GPIO_Init+0x21a>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a4e      	ldr	r2, [pc, #312]	; (80083a8 <HAL_GPIO_Init+0x30c>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d01f      	beq.n	80082b2 <HAL_GPIO_Init+0x216>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a4d      	ldr	r2, [pc, #308]	; (80083ac <HAL_GPIO_Init+0x310>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d019      	beq.n	80082ae <HAL_GPIO_Init+0x212>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a4c      	ldr	r2, [pc, #304]	; (80083b0 <HAL_GPIO_Init+0x314>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d013      	beq.n	80082aa <HAL_GPIO_Init+0x20e>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a4b      	ldr	r2, [pc, #300]	; (80083b4 <HAL_GPIO_Init+0x318>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d00d      	beq.n	80082a6 <HAL_GPIO_Init+0x20a>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a4a      	ldr	r2, [pc, #296]	; (80083b8 <HAL_GPIO_Init+0x31c>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d007      	beq.n	80082a2 <HAL_GPIO_Init+0x206>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a49      	ldr	r2, [pc, #292]	; (80083bc <HAL_GPIO_Init+0x320>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d101      	bne.n	800829e <HAL_GPIO_Init+0x202>
 800829a:	2306      	movs	r3, #6
 800829c:	e00c      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 800829e:	2307      	movs	r3, #7
 80082a0:	e00a      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082a2:	2305      	movs	r3, #5
 80082a4:	e008      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082a6:	2304      	movs	r3, #4
 80082a8:	e006      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082aa:	2303      	movs	r3, #3
 80082ac:	e004      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082ae:	2302      	movs	r3, #2
 80082b0:	e002      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e000      	b.n	80082b8 <HAL_GPIO_Init+0x21c>
 80082b6:	2300      	movs	r3, #0
 80082b8:	69fa      	ldr	r2, [r7, #28]
 80082ba:	f002 0203 	and.w	r2, r2, #3
 80082be:	0092      	lsls	r2, r2, #2
 80082c0:	4093      	lsls	r3, r2
 80082c2:	69ba      	ldr	r2, [r7, #24]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80082c8:	4935      	ldr	r1, [pc, #212]	; (80083a0 <HAL_GPIO_Init+0x304>)
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	089b      	lsrs	r3, r3, #2
 80082ce:	3302      	adds	r3, #2
 80082d0:	69ba      	ldr	r2, [r7, #24]
 80082d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80082d6:	4b3a      	ldr	r3, [pc, #232]	; (80083c0 <HAL_GPIO_Init+0x324>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	43db      	mvns	r3, r3
 80082e0:	69ba      	ldr	r2, [r7, #24]
 80082e2:	4013      	ands	r3, r2
 80082e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d003      	beq.n	80082fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80082fa:	4a31      	ldr	r2, [pc, #196]	; (80083c0 <HAL_GPIO_Init+0x324>)
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008300:	4b2f      	ldr	r3, [pc, #188]	; (80083c0 <HAL_GPIO_Init+0x324>)
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	43db      	mvns	r3, r3
 800830a:	69ba      	ldr	r2, [r7, #24]
 800830c:	4013      	ands	r3, r2
 800830e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008318:	2b00      	cmp	r3, #0
 800831a:	d003      	beq.n	8008324 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800831c:	69ba      	ldr	r2, [r7, #24]
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	4313      	orrs	r3, r2
 8008322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008324:	4a26      	ldr	r2, [pc, #152]	; (80083c0 <HAL_GPIO_Init+0x324>)
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800832a:	4b25      	ldr	r3, [pc, #148]	; (80083c0 <HAL_GPIO_Init+0x324>)
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	43db      	mvns	r3, r3
 8008334:	69ba      	ldr	r2, [r7, #24]
 8008336:	4013      	ands	r3, r2
 8008338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008342:	2b00      	cmp	r3, #0
 8008344:	d003      	beq.n	800834e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	4313      	orrs	r3, r2
 800834c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800834e:	4a1c      	ldr	r2, [pc, #112]	; (80083c0 <HAL_GPIO_Init+0x324>)
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008354:	4b1a      	ldr	r3, [pc, #104]	; (80083c0 <HAL_GPIO_Init+0x324>)
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	43db      	mvns	r3, r3
 800835e:	69ba      	ldr	r2, [r7, #24]
 8008360:	4013      	ands	r3, r2
 8008362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800836c:	2b00      	cmp	r3, #0
 800836e:	d003      	beq.n	8008378 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	4313      	orrs	r3, r2
 8008376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008378:	4a11      	ldr	r2, [pc, #68]	; (80083c0 <HAL_GPIO_Init+0x324>)
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	3301      	adds	r3, #1
 8008382:	61fb      	str	r3, [r7, #28]
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	2b0f      	cmp	r3, #15
 8008388:	f67f ae96 	bls.w	80080b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800838c:	bf00      	nop
 800838e:	bf00      	nop
 8008390:	3724      	adds	r7, #36	; 0x24
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	40023800 	.word	0x40023800
 80083a0:	40013800 	.word	0x40013800
 80083a4:	40020000 	.word	0x40020000
 80083a8:	40020400 	.word	0x40020400
 80083ac:	40020800 	.word	0x40020800
 80083b0:	40020c00 	.word	0x40020c00
 80083b4:	40021000 	.word	0x40021000
 80083b8:	40021400 	.word	0x40021400
 80083bc:	40021800 	.word	0x40021800
 80083c0:	40013c00 	.word	0x40013c00

080083c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	460b      	mov	r3, r1
 80083ce:	807b      	strh	r3, [r7, #2]
 80083d0:	4613      	mov	r3, r2
 80083d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083d4:	787b      	ldrb	r3, [r7, #1]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083da:	887a      	ldrh	r2, [r7, #2]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083e0:	e003      	b.n	80083ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083e2:	887b      	ldrh	r3, [r7, #2]
 80083e4:	041a      	lsls	r2, r3, #16
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	619a      	str	r2, [r3, #24]
}
 80083ea:	bf00      	nop
 80083ec:	370c      	adds	r7, #12
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
	...

080083f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e12b      	b.n	8008662 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008410:	b2db      	uxtb	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	d106      	bne.n	8008424 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f7fc fce0 	bl	8004de4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2224      	movs	r2, #36	; 0x24
 8008428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f022 0201 	bic.w	r2, r2, #1
 800843a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800844a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800845a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800845c:	f001 f854 	bl	8009508 <HAL_RCC_GetPCLK1Freq>
 8008460:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	4a81      	ldr	r2, [pc, #516]	; (800866c <HAL_I2C_Init+0x274>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d807      	bhi.n	800847c <HAL_I2C_Init+0x84>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	4a80      	ldr	r2, [pc, #512]	; (8008670 <HAL_I2C_Init+0x278>)
 8008470:	4293      	cmp	r3, r2
 8008472:	bf94      	ite	ls
 8008474:	2301      	movls	r3, #1
 8008476:	2300      	movhi	r3, #0
 8008478:	b2db      	uxtb	r3, r3
 800847a:	e006      	b.n	800848a <HAL_I2C_Init+0x92>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4a7d      	ldr	r2, [pc, #500]	; (8008674 <HAL_I2C_Init+0x27c>)
 8008480:	4293      	cmp	r3, r2
 8008482:	bf94      	ite	ls
 8008484:	2301      	movls	r3, #1
 8008486:	2300      	movhi	r3, #0
 8008488:	b2db      	uxtb	r3, r3
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e0e7      	b.n	8008662 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	4a78      	ldr	r2, [pc, #480]	; (8008678 <HAL_I2C_Init+0x280>)
 8008496:	fba2 2303 	umull	r2, r3, r2, r3
 800849a:	0c9b      	lsrs	r3, r3, #18
 800849c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	4a6a      	ldr	r2, [pc, #424]	; (800866c <HAL_I2C_Init+0x274>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d802      	bhi.n	80084cc <HAL_I2C_Init+0xd4>
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	3301      	adds	r3, #1
 80084ca:	e009      	b.n	80084e0 <HAL_I2C_Init+0xe8>
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80084d2:	fb02 f303 	mul.w	r3, r2, r3
 80084d6:	4a69      	ldr	r2, [pc, #420]	; (800867c <HAL_I2C_Init+0x284>)
 80084d8:	fba2 2303 	umull	r2, r3, r2, r3
 80084dc:	099b      	lsrs	r3, r3, #6
 80084de:	3301      	adds	r3, #1
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	6812      	ldr	r2, [r2, #0]
 80084e4:	430b      	orrs	r3, r1
 80084e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80084f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	495c      	ldr	r1, [pc, #368]	; (800866c <HAL_I2C_Init+0x274>)
 80084fc:	428b      	cmp	r3, r1
 80084fe:	d819      	bhi.n	8008534 <HAL_I2C_Init+0x13c>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	1e59      	subs	r1, r3, #1
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	fbb1 f3f3 	udiv	r3, r1, r3
 800850e:	1c59      	adds	r1, r3, #1
 8008510:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008514:	400b      	ands	r3, r1
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <HAL_I2C_Init+0x138>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	1e59      	subs	r1, r3, #1
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	fbb1 f3f3 	udiv	r3, r1, r3
 8008528:	3301      	adds	r3, #1
 800852a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800852e:	e051      	b.n	80085d4 <HAL_I2C_Init+0x1dc>
 8008530:	2304      	movs	r3, #4
 8008532:	e04f      	b.n	80085d4 <HAL_I2C_Init+0x1dc>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d111      	bne.n	8008560 <HAL_I2C_Init+0x168>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	1e58      	subs	r0, r3, #1
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6859      	ldr	r1, [r3, #4]
 8008544:	460b      	mov	r3, r1
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	440b      	add	r3, r1
 800854a:	fbb0 f3f3 	udiv	r3, r0, r3
 800854e:	3301      	adds	r3, #1
 8008550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008554:	2b00      	cmp	r3, #0
 8008556:	bf0c      	ite	eq
 8008558:	2301      	moveq	r3, #1
 800855a:	2300      	movne	r3, #0
 800855c:	b2db      	uxtb	r3, r3
 800855e:	e012      	b.n	8008586 <HAL_I2C_Init+0x18e>
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	1e58      	subs	r0, r3, #1
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6859      	ldr	r1, [r3, #4]
 8008568:	460b      	mov	r3, r1
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	440b      	add	r3, r1
 800856e:	0099      	lsls	r1, r3, #2
 8008570:	440b      	add	r3, r1
 8008572:	fbb0 f3f3 	udiv	r3, r0, r3
 8008576:	3301      	adds	r3, #1
 8008578:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800857c:	2b00      	cmp	r3, #0
 800857e:	bf0c      	ite	eq
 8008580:	2301      	moveq	r3, #1
 8008582:	2300      	movne	r3, #0
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <HAL_I2C_Init+0x196>
 800858a:	2301      	movs	r3, #1
 800858c:	e022      	b.n	80085d4 <HAL_I2C_Init+0x1dc>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10e      	bne.n	80085b4 <HAL_I2C_Init+0x1bc>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	1e58      	subs	r0, r3, #1
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6859      	ldr	r1, [r3, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	440b      	add	r3, r1
 80085a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80085a8:	3301      	adds	r3, #1
 80085aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085b2:	e00f      	b.n	80085d4 <HAL_I2C_Init+0x1dc>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	1e58      	subs	r0, r3, #1
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6859      	ldr	r1, [r3, #4]
 80085bc:	460b      	mov	r3, r1
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	440b      	add	r3, r1
 80085c2:	0099      	lsls	r1, r3, #2
 80085c4:	440b      	add	r3, r1
 80085c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80085ca:	3301      	adds	r3, #1
 80085cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80085d4:	6879      	ldr	r1, [r7, #4]
 80085d6:	6809      	ldr	r1, [r1, #0]
 80085d8:	4313      	orrs	r3, r2
 80085da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	69da      	ldr	r2, [r3, #28]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a1b      	ldr	r3, [r3, #32]
 80085ee:	431a      	orrs	r2, r3
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	430a      	orrs	r2, r1
 80085f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008602:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	6911      	ldr	r1, [r2, #16]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	68d2      	ldr	r2, [r2, #12]
 800860e:	4311      	orrs	r1, r2
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	6812      	ldr	r2, [r2, #0]
 8008614:	430b      	orrs	r3, r1
 8008616:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	695a      	ldr	r2, [r3, #20]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	431a      	orrs	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	430a      	orrs	r2, r1
 8008632:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f042 0201 	orr.w	r2, r2, #1
 8008642:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2220      	movs	r2, #32
 800864e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	000186a0 	.word	0x000186a0
 8008670:	001e847f 	.word	0x001e847f
 8008674:	003d08ff 	.word	0x003d08ff
 8008678:	431bde83 	.word	0x431bde83
 800867c:	10624dd3 	.word	0x10624dd3

08008680 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b088      	sub	sp, #32
 8008684:	af02      	add	r7, sp, #8
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	607a      	str	r2, [r7, #4]
 800868a:	461a      	mov	r2, r3
 800868c:	460b      	mov	r3, r1
 800868e:	817b      	strh	r3, [r7, #10]
 8008690:	4613      	mov	r3, r2
 8008692:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008694:	f7fe faa6 	bl	8006be4 <HAL_GetTick>
 8008698:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	f040 80e0 	bne.w	8008868 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	9300      	str	r3, [sp, #0]
 80086ac:	2319      	movs	r3, #25
 80086ae:	2201      	movs	r2, #1
 80086b0:	4970      	ldr	r1, [pc, #448]	; (8008874 <HAL_I2C_Master_Transmit+0x1f4>)
 80086b2:	68f8      	ldr	r0, [r7, #12]
 80086b4:	f000 fc58 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80086be:	2302      	movs	r3, #2
 80086c0:	e0d3      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d101      	bne.n	80086d0 <HAL_I2C_Master_Transmit+0x50>
 80086cc:	2302      	movs	r3, #2
 80086ce:	e0cc      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d007      	beq.n	80086f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0201 	orr.w	r2, r2, #1
 80086f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008704:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2221      	movs	r2, #33	; 0x21
 800870a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2210      	movs	r2, #16
 8008712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2200      	movs	r2, #0
 800871a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	893a      	ldrh	r2, [r7, #8]
 8008726:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800872c:	b29a      	uxth	r2, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	4a50      	ldr	r2, [pc, #320]	; (8008878 <HAL_I2C_Master_Transmit+0x1f8>)
 8008736:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008738:	8979      	ldrh	r1, [r7, #10]
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	6a3a      	ldr	r2, [r7, #32]
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f000 fac2 	bl	8008cc8 <I2C_MasterRequestWrite>
 8008744:	4603      	mov	r3, r0
 8008746:	2b00      	cmp	r3, #0
 8008748:	d001      	beq.n	800874e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e08d      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800874e:	2300      	movs	r3, #0
 8008750:	613b      	str	r3, [r7, #16]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	695b      	ldr	r3, [r3, #20]
 8008758:	613b      	str	r3, [r7, #16]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	613b      	str	r3, [r7, #16]
 8008762:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008764:	e066      	b.n	8008834 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	6a39      	ldr	r1, [r7, #32]
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f000 fcd2 	bl	8009114 <I2C_WaitOnTXEFlagUntilTimeout>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00d      	beq.n	8008792 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877a:	2b04      	cmp	r3, #4
 800877c:	d107      	bne.n	800878e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800878c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e06b      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	3b01      	subs	r3, #1
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087ba:	3b01      	subs	r3, #1
 80087bc:	b29a      	uxth	r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	695b      	ldr	r3, [r3, #20]
 80087c8:	f003 0304 	and.w	r3, r3, #4
 80087cc:	2b04      	cmp	r3, #4
 80087ce:	d11b      	bne.n	8008808 <HAL_I2C_Master_Transmit+0x188>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d017      	beq.n	8008808 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087dc:	781a      	ldrb	r2, [r3, #0]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087e8:	1c5a      	adds	r2, r3, #1
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008800:	3b01      	subs	r3, #1
 8008802:	b29a      	uxth	r2, r3
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	6a39      	ldr	r1, [r7, #32]
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f000 fcc2 	bl	8009196 <I2C_WaitOnBTFFlagUntilTimeout>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00d      	beq.n	8008834 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881c:	2b04      	cmp	r3, #4
 800881e:	d107      	bne.n	8008830 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800882e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e01a      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008838:	2b00      	cmp	r3, #0
 800883a:	d194      	bne.n	8008766 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800884a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2220      	movs	r2, #32
 8008850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008864:	2300      	movs	r3, #0
 8008866:	e000      	b.n	800886a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008868:	2302      	movs	r3, #2
  }
}
 800886a:	4618      	mov	r0, r3
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	00100002 	.word	0x00100002
 8008878:	ffff0000 	.word	0xffff0000

0800887c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b08c      	sub	sp, #48	; 0x30
 8008880:	af02      	add	r7, sp, #8
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	607a      	str	r2, [r7, #4]
 8008886:	461a      	mov	r2, r3
 8008888:	460b      	mov	r3, r1
 800888a:	817b      	strh	r3, [r7, #10]
 800888c:	4613      	mov	r3, r2
 800888e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008890:	f7fe f9a8 	bl	8006be4 <HAL_GetTick>
 8008894:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b20      	cmp	r3, #32
 80088a0:	f040 820b 	bne.w	8008cba <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	9300      	str	r3, [sp, #0]
 80088a8:	2319      	movs	r3, #25
 80088aa:	2201      	movs	r2, #1
 80088ac:	497c      	ldr	r1, [pc, #496]	; (8008aa0 <HAL_I2C_Master_Receive+0x224>)
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f000 fb5a 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80088ba:	2302      	movs	r3, #2
 80088bc:	e1fe      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_I2C_Master_Receive+0x50>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e1f7      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d007      	beq.n	80088f2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681a      	ldr	r2, [r3, #0]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f042 0201 	orr.w	r2, r2, #1
 80088f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008900:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2222      	movs	r2, #34	; 0x22
 8008906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2210      	movs	r2, #16
 800890e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	893a      	ldrh	r2, [r7, #8]
 8008922:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008928:	b29a      	uxth	r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	4a5c      	ldr	r2, [pc, #368]	; (8008aa4 <HAL_I2C_Master_Receive+0x228>)
 8008932:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008934:	8979      	ldrh	r1, [r7, #10]
 8008936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f000 fa46 	bl	8008dcc <I2C_MasterRequestRead>
 8008940:	4603      	mov	r3, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e1b8      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800894e:	2b00      	cmp	r3, #0
 8008950:	d113      	bne.n	800897a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008952:	2300      	movs	r3, #0
 8008954:	623b      	str	r3, [r7, #32]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	623b      	str	r3, [r7, #32]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	699b      	ldr	r3, [r3, #24]
 8008964:	623b      	str	r3, [r7, #32]
 8008966:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e18c      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800897e:	2b01      	cmp	r3, #1
 8008980:	d11b      	bne.n	80089ba <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008990:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008992:	2300      	movs	r3, #0
 8008994:	61fb      	str	r3, [r7, #28]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	61fb      	str	r3, [r7, #28]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	61fb      	str	r3, [r7, #28]
 80089a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089b6:	601a      	str	r2, [r3, #0]
 80089b8:	e16c      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d11b      	bne.n	80089fa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089e2:	2300      	movs	r3, #0
 80089e4:	61bb      	str	r3, [r7, #24]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	61bb      	str	r3, [r7, #24]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	699b      	ldr	r3, [r3, #24]
 80089f4:	61bb      	str	r3, [r7, #24]
 80089f6:	69bb      	ldr	r3, [r7, #24]
 80089f8:	e14c      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	617b      	str	r3, [r7, #20]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	617b      	str	r3, [r7, #20]
 8008a1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008a20:	e138      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a26:	2b03      	cmp	r3, #3
 8008a28:	f200 80f1 	bhi.w	8008c0e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d123      	bne.n	8008a7c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a38:	68f8      	ldr	r0, [r7, #12]
 8008a3a:	f000 fbed 	bl	8009218 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d001      	beq.n	8008a48 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e139      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	691a      	ldr	r2, [r3, #16]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a52:	b2d2      	uxtb	r2, r2
 8008a54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5a:	1c5a      	adds	r2, r3, #1
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a64:	3b01      	subs	r3, #1
 8008a66:	b29a      	uxth	r2, r3
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	3b01      	subs	r3, #1
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a7a:	e10b      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d14e      	bne.n	8008b22 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	4906      	ldr	r1, [pc, #24]	; (8008aa8 <HAL_I2C_Master_Receive+0x22c>)
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 fa6a 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d008      	beq.n	8008aac <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e10e      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
 8008a9e:	bf00      	nop
 8008aa0:	00100002 	.word	0x00100002
 8008aa4:	ffff0000 	.word	0xffff0000
 8008aa8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681a      	ldr	r2, [r3, #0]
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008aba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	691a      	ldr	r2, [r3, #16]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac6:	b2d2      	uxtb	r2, r2
 8008ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ace:	1c5a      	adds	r2, r3, #1
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	b29a      	uxth	r2, r3
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	b29a      	uxth	r2, r3
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	691a      	ldr	r2, [r3, #16]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af8:	b2d2      	uxtb	r2, r2
 8008afa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b00:	1c5a      	adds	r2, r3, #1
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	b29a      	uxth	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008b20:	e0b8      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b24:	9300      	str	r3, [sp, #0]
 8008b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b28:	2200      	movs	r2, #0
 8008b2a:	4966      	ldr	r1, [pc, #408]	; (8008cc4 <HAL_I2C_Master_Receive+0x448>)
 8008b2c:	68f8      	ldr	r0, [r7, #12]
 8008b2e:	f000 fa1b 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008b32:	4603      	mov	r3, r0
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d001      	beq.n	8008b3c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e0bf      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	691a      	ldr	r2, [r3, #16]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b56:	b2d2      	uxtb	r2, r2
 8008b58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b5e:	1c5a      	adds	r2, r3, #1
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	b29a      	uxth	r2, r3
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	3b01      	subs	r3, #1
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b80:	9300      	str	r3, [sp, #0]
 8008b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b84:	2200      	movs	r2, #0
 8008b86:	494f      	ldr	r1, [pc, #316]	; (8008cc4 <HAL_I2C_Master_Receive+0x448>)
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f000 f9ed 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	e091      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ba6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	691a      	ldr	r2, [r3, #16]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb2:	b2d2      	uxtb	r2, r2
 8008bb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	691a      	ldr	r2, [r3, #16]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be4:	b2d2      	uxtb	r2, r2
 8008be6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	1c5a      	adds	r2, r3, #1
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	b29a      	uxth	r2, r3
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	3b01      	subs	r3, #1
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c0c:	e042      	b.n	8008c94 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f000 fb00 	bl	8009218 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d001      	beq.n	8008c22 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e04c      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	691a      	ldr	r2, [r3, #16]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c2c:	b2d2      	uxtb	r2, r2
 8008c2e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c34:	1c5a      	adds	r2, r3, #1
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	695b      	ldr	r3, [r3, #20]
 8008c5a:	f003 0304 	and.w	r3, r3, #4
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d118      	bne.n	8008c94 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	691a      	ldr	r2, [r3, #16]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6c:	b2d2      	uxtb	r2, r2
 8008c6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f47f aec2 	bne.w	8008a22 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2220      	movs	r2, #32
 8008ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e000      	b.n	8008cbc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008cba:	2302      	movs	r3, #2
  }
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3728      	adds	r7, #40	; 0x28
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	00010004 	.word	0x00010004

08008cc8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b088      	sub	sp, #32
 8008ccc:	af02      	add	r7, sp, #8
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	607a      	str	r2, [r7, #4]
 8008cd2:	603b      	str	r3, [r7, #0]
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cdc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2b08      	cmp	r3, #8
 8008ce2:	d006      	beq.n	8008cf2 <I2C_MasterRequestWrite+0x2a>
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d003      	beq.n	8008cf2 <I2C_MasterRequestWrite+0x2a>
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008cf0:	d108      	bne.n	8008d04 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d00:	601a      	str	r2, [r3, #0]
 8008d02:	e00b      	b.n	8008d1c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d08:	2b12      	cmp	r3, #18
 8008d0a:	d107      	bne.n	8008d1c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	9300      	str	r3, [sp, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 f91d 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00d      	beq.n	8008d50 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d42:	d103      	bne.n	8008d4c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e035      	b.n	8008dbc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	691b      	ldr	r3, [r3, #16]
 8008d54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008d58:	d108      	bne.n	8008d6c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d5a:	897b      	ldrh	r3, [r7, #10]
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	461a      	mov	r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008d68:	611a      	str	r2, [r3, #16]
 8008d6a:	e01b      	b.n	8008da4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008d6c:	897b      	ldrh	r3, [r7, #10]
 8008d6e:	11db      	asrs	r3, r3, #7
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	f003 0306 	and.w	r3, r3, #6
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	f063 030f 	orn	r3, r3, #15
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	490e      	ldr	r1, [pc, #56]	; (8008dc4 <I2C_MasterRequestWrite+0xfc>)
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f000 f943 	bl	8009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d001      	beq.n	8008d9a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e010      	b.n	8008dbc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008d9a:	897b      	ldrh	r3, [r7, #10]
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	4907      	ldr	r1, [pc, #28]	; (8008dc8 <I2C_MasterRequestWrite+0x100>)
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	f000 f933 	bl	8009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008db0:	4603      	mov	r3, r0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d001      	beq.n	8008dba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e000      	b.n	8008dbc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3718      	adds	r7, #24
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	00010008 	.word	0x00010008
 8008dc8:	00010002 	.word	0x00010002

08008dcc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b088      	sub	sp, #32
 8008dd0:	af02      	add	r7, sp, #8
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	607a      	str	r2, [r7, #4]
 8008dd6:	603b      	str	r3, [r7, #0]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008df0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	2b08      	cmp	r3, #8
 8008df6:	d006      	beq.n	8008e06 <I2C_MasterRequestRead+0x3a>
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d003      	beq.n	8008e06 <I2C_MasterRequestRead+0x3a>
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e04:	d108      	bne.n	8008e18 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	e00b      	b.n	8008e30 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e1c:	2b11      	cmp	r3, #17
 8008e1e:	d107      	bne.n	8008e30 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 f893 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00d      	beq.n	8008e64 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e56:	d103      	bne.n	8008e60 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e079      	b.n	8008f58 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	691b      	ldr	r3, [r3, #16]
 8008e68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e6c:	d108      	bne.n	8008e80 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008e6e:	897b      	ldrh	r3, [r7, #10]
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	f043 0301 	orr.w	r3, r3, #1
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	611a      	str	r2, [r3, #16]
 8008e7e:	e05f      	b.n	8008f40 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008e80:	897b      	ldrh	r3, [r7, #10]
 8008e82:	11db      	asrs	r3, r3, #7
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	f003 0306 	and.w	r3, r3, #6
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	f063 030f 	orn	r3, r3, #15
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	4930      	ldr	r1, [pc, #192]	; (8008f60 <I2C_MasterRequestRead+0x194>)
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f000 f8b9 	bl	8009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e054      	b.n	8008f58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008eae:	897b      	ldrh	r3, [r7, #10]
 8008eb0:	b2da      	uxtb	r2, r3
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	4929      	ldr	r1, [pc, #164]	; (8008f64 <I2C_MasterRequestRead+0x198>)
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 f8a9 	bl	8009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e044      	b.n	8008f58 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ece:	2300      	movs	r3, #0
 8008ed0:	613b      	str	r3, [r7, #16]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	695b      	ldr	r3, [r3, #20]
 8008ed8:	613b      	str	r3, [r7, #16]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	613b      	str	r3, [r7, #16]
 8008ee2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ef2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f00:	68f8      	ldr	r0, [r7, #12]
 8008f02:	f000 f831 	bl	8008f68 <I2C_WaitOnFlagUntilTimeout>
 8008f06:	4603      	mov	r3, r0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d00d      	beq.n	8008f28 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f1a:	d103      	bne.n	8008f24 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f22:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e017      	b.n	8008f58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008f28:	897b      	ldrh	r3, [r7, #10]
 8008f2a:	11db      	asrs	r3, r3, #7
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	f003 0306 	and.w	r3, r3, #6
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	f063 030e 	orn	r3, r3, #14
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	4907      	ldr	r1, [pc, #28]	; (8008f64 <I2C_MasterRequestRead+0x198>)
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f000 f865 	bl	8009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d001      	beq.n	8008f56 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008f52:	2301      	movs	r3, #1
 8008f54:	e000      	b.n	8008f58 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	00010008 	.word	0x00010008
 8008f64:	00010002 	.word	0x00010002

08008f68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	603b      	str	r3, [r7, #0]
 8008f74:	4613      	mov	r3, r2
 8008f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f78:	e025      	b.n	8008fc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f80:	d021      	beq.n	8008fc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f82:	f7fd fe2f 	bl	8006be4 <HAL_GetTick>
 8008f86:	4602      	mov	r2, r0
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	1ad3      	subs	r3, r2, r3
 8008f8c:	683a      	ldr	r2, [r7, #0]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d302      	bcc.n	8008f98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d116      	bne.n	8008fc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	f043 0220 	orr.w	r2, r3, #32
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e023      	b.n	800900e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	0c1b      	lsrs	r3, r3, #16
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d10d      	bne.n	8008fec <I2C_WaitOnFlagUntilTimeout+0x84>
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	43da      	mvns	r2, r3
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	4013      	ands	r3, r2
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	bf0c      	ite	eq
 8008fe2:	2301      	moveq	r3, #1
 8008fe4:	2300      	movne	r3, #0
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	461a      	mov	r2, r3
 8008fea:	e00c      	b.n	8009006 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	699b      	ldr	r3, [r3, #24]
 8008ff2:	43da      	mvns	r2, r3
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bf0c      	ite	eq
 8008ffe:	2301      	moveq	r3, #1
 8009000:	2300      	movne	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	461a      	mov	r2, r3
 8009006:	79fb      	ldrb	r3, [r7, #7]
 8009008:	429a      	cmp	r2, r3
 800900a:	d0b6      	beq.n	8008f7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b084      	sub	sp, #16
 800901a:	af00      	add	r7, sp, #0
 800901c:	60f8      	str	r0, [r7, #12]
 800901e:	60b9      	str	r1, [r7, #8]
 8009020:	607a      	str	r2, [r7, #4]
 8009022:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009024:	e051      	b.n	80090ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009034:	d123      	bne.n	800907e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009044:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800904e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2200      	movs	r2, #0
 8009054:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2220      	movs	r2, #32
 800905a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800906a:	f043 0204 	orr.w	r2, r3, #4
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e046      	b.n	800910c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d021      	beq.n	80090ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	f7fd fdad 	bl	8006be4 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	429a      	cmp	r2, r3
 8009094:	d302      	bcc.n	800909c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d116      	bne.n	80090ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2200      	movs	r2, #0
 80090a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2220      	movs	r2, #32
 80090a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b6:	f043 0220 	orr.w	r2, r3, #32
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	e020      	b.n	800910c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	0c1b      	lsrs	r3, r3, #16
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d10c      	bne.n	80090ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	43da      	mvns	r2, r3
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	4013      	ands	r3, r2
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	bf14      	ite	ne
 80090e6:	2301      	movne	r3, #1
 80090e8:	2300      	moveq	r3, #0
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	e00b      	b.n	8009106 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	43da      	mvns	r2, r3
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	4013      	ands	r3, r2
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	bf14      	ite	ne
 8009100:	2301      	movne	r3, #1
 8009102:	2300      	moveq	r3, #0
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d18d      	bne.n	8009026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009120:	e02d      	b.n	800917e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 f8ce 	bl	80092c4 <I2C_IsAcknowledgeFailed>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	e02d      	b.n	800918e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009138:	d021      	beq.n	800917e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800913a:	f7fd fd53 	bl	8006be4 <HAL_GetTick>
 800913e:	4602      	mov	r2, r0
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	1ad3      	subs	r3, r2, r3
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	429a      	cmp	r2, r3
 8009148:	d302      	bcc.n	8009150 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d116      	bne.n	800917e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2220      	movs	r2, #32
 800915a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2200      	movs	r2, #0
 8009162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916a:	f043 0220 	orr.w	r2, r3, #32
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2200      	movs	r2, #0
 8009176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e007      	b.n	800918e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009188:	2b80      	cmp	r3, #128	; 0x80
 800918a:	d1ca      	bne.n	8009122 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3710      	adds	r7, #16
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b084      	sub	sp, #16
 800919a:	af00      	add	r7, sp, #0
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	60b9      	str	r1, [r7, #8]
 80091a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80091a2:	e02d      	b.n	8009200 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 f88d 	bl	80092c4 <I2C_IsAcknowledgeFailed>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d001      	beq.n	80091b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	e02d      	b.n	8009210 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ba:	d021      	beq.n	8009200 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091bc:	f7fd fd12 	bl	8006be4 <HAL_GetTick>
 80091c0:	4602      	mov	r2, r0
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	1ad3      	subs	r3, r2, r3
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d302      	bcc.n	80091d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d116      	bne.n	8009200 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2220      	movs	r2, #32
 80091dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ec:	f043 0220 	orr.w	r2, r3, #32
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2200      	movs	r2, #0
 80091f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	e007      	b.n	8009210 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	f003 0304 	and.w	r3, r3, #4
 800920a:	2b04      	cmp	r3, #4
 800920c:	d1ca      	bne.n	80091a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800920e:	2300      	movs	r3, #0
}
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009224:	e042      	b.n	80092ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	695b      	ldr	r3, [r3, #20]
 800922c:	f003 0310 	and.w	r3, r3, #16
 8009230:	2b10      	cmp	r3, #16
 8009232:	d119      	bne.n	8009268 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f06f 0210 	mvn.w	r2, #16
 800923c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2200      	movs	r2, #0
 8009242:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2220      	movs	r2, #32
 8009248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2200      	movs	r2, #0
 8009250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	e029      	b.n	80092bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009268:	f7fd fcbc 	bl	8006be4 <HAL_GetTick>
 800926c:	4602      	mov	r2, r0
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	429a      	cmp	r2, r3
 8009276:	d302      	bcc.n	800927e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d116      	bne.n	80092ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2220      	movs	r2, #32
 8009288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009298:	f043 0220 	orr.w	r2, r3, #32
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2200      	movs	r2, #0
 80092a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e007      	b.n	80092bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b6:	2b40      	cmp	r3, #64	; 0x40
 80092b8:	d1b5      	bne.n	8009226 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80092d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092da:	d11b      	bne.n	8009314 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80092e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2220      	movs	r2, #32
 80092f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009300:	f043 0204 	orr.w	r2, r3, #4
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	e000      	b.n	8009316 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
	...

08009324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e0cc      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009338:	4b68      	ldr	r3, [pc, #416]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f003 030f 	and.w	r3, r3, #15
 8009340:	683a      	ldr	r2, [r7, #0]
 8009342:	429a      	cmp	r2, r3
 8009344:	d90c      	bls.n	8009360 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009346:	4b65      	ldr	r3, [pc, #404]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 8009348:	683a      	ldr	r2, [r7, #0]
 800934a:	b2d2      	uxtb	r2, r2
 800934c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800934e:	4b63      	ldr	r3, [pc, #396]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 030f 	and.w	r3, r3, #15
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d001      	beq.n	8009360 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e0b8      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f003 0302 	and.w	r3, r3, #2
 8009368:	2b00      	cmp	r3, #0
 800936a:	d020      	beq.n	80093ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f003 0304 	and.w	r3, r3, #4
 8009374:	2b00      	cmp	r3, #0
 8009376:	d005      	beq.n	8009384 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009378:	4b59      	ldr	r3, [pc, #356]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	4a58      	ldr	r2, [pc, #352]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 800937e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009382:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f003 0308 	and.w	r3, r3, #8
 800938c:	2b00      	cmp	r3, #0
 800938e:	d005      	beq.n	800939c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009390:	4b53      	ldr	r3, [pc, #332]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	4a52      	ldr	r2, [pc, #328]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009396:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800939a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800939c:	4b50      	ldr	r3, [pc, #320]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	494d      	ldr	r1, [pc, #308]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80093aa:	4313      	orrs	r3, r2
 80093ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d044      	beq.n	8009444 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d107      	bne.n	80093d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093c2:	4b47      	ldr	r3, [pc, #284]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d119      	bne.n	8009402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e07f      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d003      	beq.n	80093e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d107      	bne.n	80093f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093e2:	4b3f      	ldr	r3, [pc, #252]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d109      	bne.n	8009402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e06f      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093f2:	4b3b      	ldr	r3, [pc, #236]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 0302 	and.w	r3, r3, #2
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d101      	bne.n	8009402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093fe:	2301      	movs	r3, #1
 8009400:	e067      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009402:	4b37      	ldr	r3, [pc, #220]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	f023 0203 	bic.w	r2, r3, #3
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	4934      	ldr	r1, [pc, #208]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009410:	4313      	orrs	r3, r2
 8009412:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009414:	f7fd fbe6 	bl	8006be4 <HAL_GetTick>
 8009418:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800941a:	e00a      	b.n	8009432 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800941c:	f7fd fbe2 	bl	8006be4 <HAL_GetTick>
 8009420:	4602      	mov	r2, r0
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	f241 3288 	movw	r2, #5000	; 0x1388
 800942a:	4293      	cmp	r3, r2
 800942c:	d901      	bls.n	8009432 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	e04f      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009432:	4b2b      	ldr	r3, [pc, #172]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f003 020c 	and.w	r2, r3, #12
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	429a      	cmp	r2, r3
 8009442:	d1eb      	bne.n	800941c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009444:	4b25      	ldr	r3, [pc, #148]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f003 030f 	and.w	r3, r3, #15
 800944c:	683a      	ldr	r2, [r7, #0]
 800944e:	429a      	cmp	r2, r3
 8009450:	d20c      	bcs.n	800946c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009452:	4b22      	ldr	r3, [pc, #136]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 8009454:	683a      	ldr	r2, [r7, #0]
 8009456:	b2d2      	uxtb	r2, r2
 8009458:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800945a:	4b20      	ldr	r3, [pc, #128]	; (80094dc <HAL_RCC_ClockConfig+0x1b8>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 030f 	and.w	r3, r3, #15
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	429a      	cmp	r2, r3
 8009466:	d001      	beq.n	800946c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	e032      	b.n	80094d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f003 0304 	and.w	r3, r3, #4
 8009474:	2b00      	cmp	r3, #0
 8009476:	d008      	beq.n	800948a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009478:	4b19      	ldr	r3, [pc, #100]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	4916      	ldr	r1, [pc, #88]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009486:	4313      	orrs	r3, r2
 8009488:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 0308 	and.w	r3, r3, #8
 8009492:	2b00      	cmp	r3, #0
 8009494:	d009      	beq.n	80094aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009496:	4b12      	ldr	r3, [pc, #72]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	00db      	lsls	r3, r3, #3
 80094a4:	490e      	ldr	r1, [pc, #56]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80094a6:	4313      	orrs	r3, r2
 80094a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80094aa:	f000 f855 	bl	8009558 <HAL_RCC_GetSysClockFreq>
 80094ae:	4602      	mov	r2, r0
 80094b0:	4b0b      	ldr	r3, [pc, #44]	; (80094e0 <HAL_RCC_ClockConfig+0x1bc>)
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	091b      	lsrs	r3, r3, #4
 80094b6:	f003 030f 	and.w	r3, r3, #15
 80094ba:	490a      	ldr	r1, [pc, #40]	; (80094e4 <HAL_RCC_ClockConfig+0x1c0>)
 80094bc:	5ccb      	ldrb	r3, [r1, r3]
 80094be:	fa22 f303 	lsr.w	r3, r2, r3
 80094c2:	4a09      	ldr	r2, [pc, #36]	; (80094e8 <HAL_RCC_ClockConfig+0x1c4>)
 80094c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80094c6:	4b09      	ldr	r3, [pc, #36]	; (80094ec <HAL_RCC_ClockConfig+0x1c8>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fd fb46 	bl	8006b5c <HAL_InitTick>

  return HAL_OK;
 80094d0:	2300      	movs	r3, #0
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	40023c00 	.word	0x40023c00
 80094e0:	40023800 	.word	0x40023800
 80094e4:	080129a0 	.word	0x080129a0
 80094e8:	20000000 	.word	0x20000000
 80094ec:	20000004 	.word	0x20000004

080094f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80094f0:	b480      	push	{r7}
 80094f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80094f4:	4b03      	ldr	r3, [pc, #12]	; (8009504 <HAL_RCC_GetHCLKFreq+0x14>)
 80094f6:	681b      	ldr	r3, [r3, #0]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	20000000 	.word	0x20000000

08009508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800950c:	f7ff fff0 	bl	80094f0 <HAL_RCC_GetHCLKFreq>
 8009510:	4602      	mov	r2, r0
 8009512:	4b05      	ldr	r3, [pc, #20]	; (8009528 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	0a9b      	lsrs	r3, r3, #10
 8009518:	f003 0307 	and.w	r3, r3, #7
 800951c:	4903      	ldr	r1, [pc, #12]	; (800952c <HAL_RCC_GetPCLK1Freq+0x24>)
 800951e:	5ccb      	ldrb	r3, [r1, r3]
 8009520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009524:	4618      	mov	r0, r3
 8009526:	bd80      	pop	{r7, pc}
 8009528:	40023800 	.word	0x40023800
 800952c:	080129b0 	.word	0x080129b0

08009530 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009534:	f7ff ffdc 	bl	80094f0 <HAL_RCC_GetHCLKFreq>
 8009538:	4602      	mov	r2, r0
 800953a:	4b05      	ldr	r3, [pc, #20]	; (8009550 <HAL_RCC_GetPCLK2Freq+0x20>)
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	0b5b      	lsrs	r3, r3, #13
 8009540:	f003 0307 	and.w	r3, r3, #7
 8009544:	4903      	ldr	r1, [pc, #12]	; (8009554 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009546:	5ccb      	ldrb	r3, [r1, r3]
 8009548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800954c:	4618      	mov	r0, r3
 800954e:	bd80      	pop	{r7, pc}
 8009550:	40023800 	.word	0x40023800
 8009554:	080129b0 	.word	0x080129b0

08009558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800955c:	b088      	sub	sp, #32
 800955e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009560:	2300      	movs	r3, #0
 8009562:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8009564:	2300      	movs	r3, #0
 8009566:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8009568:	2300      	movs	r3, #0
 800956a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800956c:	2300      	movs	r3, #0
 800956e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8009570:	2300      	movs	r3, #0
 8009572:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009574:	4bce      	ldr	r3, [pc, #824]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f003 030c 	and.w	r3, r3, #12
 800957c:	2b0c      	cmp	r3, #12
 800957e:	f200 818d 	bhi.w	800989c <HAL_RCC_GetSysClockFreq+0x344>
 8009582:	a201      	add	r2, pc, #4	; (adr r2, 8009588 <HAL_RCC_GetSysClockFreq+0x30>)
 8009584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009588:	080095bd 	.word	0x080095bd
 800958c:	0800989d 	.word	0x0800989d
 8009590:	0800989d 	.word	0x0800989d
 8009594:	0800989d 	.word	0x0800989d
 8009598:	080095c3 	.word	0x080095c3
 800959c:	0800989d 	.word	0x0800989d
 80095a0:	0800989d 	.word	0x0800989d
 80095a4:	0800989d 	.word	0x0800989d
 80095a8:	080095c9 	.word	0x080095c9
 80095ac:	0800989d 	.word	0x0800989d
 80095b0:	0800989d 	.word	0x0800989d
 80095b4:	0800989d 	.word	0x0800989d
 80095b8:	0800973d 	.word	0x0800973d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80095bc:	4bbd      	ldr	r3, [pc, #756]	; (80098b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80095be:	61bb      	str	r3, [r7, #24]
       break;
 80095c0:	e16f      	b.n	80098a2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80095c2:	4bbd      	ldr	r3, [pc, #756]	; (80098b8 <HAL_RCC_GetSysClockFreq+0x360>)
 80095c4:	61bb      	str	r3, [r7, #24]
      break;
 80095c6:	e16c      	b.n	80098a2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80095c8:	4bb9      	ldr	r3, [pc, #740]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095d0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80095d2:	4bb7      	ldr	r3, [pc, #732]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d053      	beq.n	8009686 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095de:	4bb4      	ldr	r3, [pc, #720]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	099b      	lsrs	r3, r3, #6
 80095e4:	461a      	mov	r2, r3
 80095e6:	f04f 0300 	mov.w	r3, #0
 80095ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80095ee:	f04f 0100 	mov.w	r1, #0
 80095f2:	ea02 0400 	and.w	r4, r2, r0
 80095f6:	603c      	str	r4, [r7, #0]
 80095f8:	400b      	ands	r3, r1
 80095fa:	607b      	str	r3, [r7, #4]
 80095fc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009600:	4620      	mov	r0, r4
 8009602:	4629      	mov	r1, r5
 8009604:	f04f 0200 	mov.w	r2, #0
 8009608:	f04f 0300 	mov.w	r3, #0
 800960c:	014b      	lsls	r3, r1, #5
 800960e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009612:	0142      	lsls	r2, r0, #5
 8009614:	4610      	mov	r0, r2
 8009616:	4619      	mov	r1, r3
 8009618:	4623      	mov	r3, r4
 800961a:	1ac0      	subs	r0, r0, r3
 800961c:	462b      	mov	r3, r5
 800961e:	eb61 0103 	sbc.w	r1, r1, r3
 8009622:	f04f 0200 	mov.w	r2, #0
 8009626:	f04f 0300 	mov.w	r3, #0
 800962a:	018b      	lsls	r3, r1, #6
 800962c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009630:	0182      	lsls	r2, r0, #6
 8009632:	1a12      	subs	r2, r2, r0
 8009634:	eb63 0301 	sbc.w	r3, r3, r1
 8009638:	f04f 0000 	mov.w	r0, #0
 800963c:	f04f 0100 	mov.w	r1, #0
 8009640:	00d9      	lsls	r1, r3, #3
 8009642:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009646:	00d0      	lsls	r0, r2, #3
 8009648:	4602      	mov	r2, r0
 800964a:	460b      	mov	r3, r1
 800964c:	4621      	mov	r1, r4
 800964e:	1852      	adds	r2, r2, r1
 8009650:	4629      	mov	r1, r5
 8009652:	eb43 0101 	adc.w	r1, r3, r1
 8009656:	460b      	mov	r3, r1
 8009658:	f04f 0000 	mov.w	r0, #0
 800965c:	f04f 0100 	mov.w	r1, #0
 8009660:	0259      	lsls	r1, r3, #9
 8009662:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009666:	0250      	lsls	r0, r2, #9
 8009668:	4602      	mov	r2, r0
 800966a:	460b      	mov	r3, r1
 800966c:	4610      	mov	r0, r2
 800966e:	4619      	mov	r1, r3
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	461a      	mov	r2, r3
 8009674:	f04f 0300 	mov.w	r3, #0
 8009678:	f7f7 fb26 	bl	8000cc8 <__aeabi_uldivmod>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	4613      	mov	r3, r2
 8009682:	61fb      	str	r3, [r7, #28]
 8009684:	e04c      	b.n	8009720 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009686:	4b8a      	ldr	r3, [pc, #552]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	099b      	lsrs	r3, r3, #6
 800968c:	461a      	mov	r2, r3
 800968e:	f04f 0300 	mov.w	r3, #0
 8009692:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009696:	f04f 0100 	mov.w	r1, #0
 800969a:	ea02 0a00 	and.w	sl, r2, r0
 800969e:	ea03 0b01 	and.w	fp, r3, r1
 80096a2:	4650      	mov	r0, sl
 80096a4:	4659      	mov	r1, fp
 80096a6:	f04f 0200 	mov.w	r2, #0
 80096aa:	f04f 0300 	mov.w	r3, #0
 80096ae:	014b      	lsls	r3, r1, #5
 80096b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80096b4:	0142      	lsls	r2, r0, #5
 80096b6:	4610      	mov	r0, r2
 80096b8:	4619      	mov	r1, r3
 80096ba:	ebb0 000a 	subs.w	r0, r0, sl
 80096be:	eb61 010b 	sbc.w	r1, r1, fp
 80096c2:	f04f 0200 	mov.w	r2, #0
 80096c6:	f04f 0300 	mov.w	r3, #0
 80096ca:	018b      	lsls	r3, r1, #6
 80096cc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80096d0:	0182      	lsls	r2, r0, #6
 80096d2:	1a12      	subs	r2, r2, r0
 80096d4:	eb63 0301 	sbc.w	r3, r3, r1
 80096d8:	f04f 0000 	mov.w	r0, #0
 80096dc:	f04f 0100 	mov.w	r1, #0
 80096e0:	00d9      	lsls	r1, r3, #3
 80096e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80096e6:	00d0      	lsls	r0, r2, #3
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	eb12 020a 	adds.w	r2, r2, sl
 80096f0:	eb43 030b 	adc.w	r3, r3, fp
 80096f4:	f04f 0000 	mov.w	r0, #0
 80096f8:	f04f 0100 	mov.w	r1, #0
 80096fc:	0299      	lsls	r1, r3, #10
 80096fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009702:	0290      	lsls	r0, r2, #10
 8009704:	4602      	mov	r2, r0
 8009706:	460b      	mov	r3, r1
 8009708:	4610      	mov	r0, r2
 800970a:	4619      	mov	r1, r3
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	461a      	mov	r2, r3
 8009710:	f04f 0300 	mov.w	r3, #0
 8009714:	f7f7 fad8 	bl	8000cc8 <__aeabi_uldivmod>
 8009718:	4602      	mov	r2, r0
 800971a:	460b      	mov	r3, r1
 800971c:	4613      	mov	r3, r2
 800971e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009720:	4b63      	ldr	r3, [pc, #396]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	0c1b      	lsrs	r3, r3, #16
 8009726:	f003 0303 	and.w	r3, r3, #3
 800972a:	3301      	adds	r3, #1
 800972c:	005b      	lsls	r3, r3, #1
 800972e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8009730:	69fa      	ldr	r2, [r7, #28]
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	fbb2 f3f3 	udiv	r3, r2, r3
 8009738:	61bb      	str	r3, [r7, #24]
      break;
 800973a:	e0b2      	b.n	80098a2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800973c:	4b5c      	ldr	r3, [pc, #368]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009744:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009746:	4b5a      	ldr	r3, [pc, #360]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d04d      	beq.n	80097ee <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009752:	4b57      	ldr	r3, [pc, #348]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	099b      	lsrs	r3, r3, #6
 8009758:	461a      	mov	r2, r3
 800975a:	f04f 0300 	mov.w	r3, #0
 800975e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009762:	f04f 0100 	mov.w	r1, #0
 8009766:	ea02 0800 	and.w	r8, r2, r0
 800976a:	ea03 0901 	and.w	r9, r3, r1
 800976e:	4640      	mov	r0, r8
 8009770:	4649      	mov	r1, r9
 8009772:	f04f 0200 	mov.w	r2, #0
 8009776:	f04f 0300 	mov.w	r3, #0
 800977a:	014b      	lsls	r3, r1, #5
 800977c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009780:	0142      	lsls	r2, r0, #5
 8009782:	4610      	mov	r0, r2
 8009784:	4619      	mov	r1, r3
 8009786:	ebb0 0008 	subs.w	r0, r0, r8
 800978a:	eb61 0109 	sbc.w	r1, r1, r9
 800978e:	f04f 0200 	mov.w	r2, #0
 8009792:	f04f 0300 	mov.w	r3, #0
 8009796:	018b      	lsls	r3, r1, #6
 8009798:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800979c:	0182      	lsls	r2, r0, #6
 800979e:	1a12      	subs	r2, r2, r0
 80097a0:	eb63 0301 	sbc.w	r3, r3, r1
 80097a4:	f04f 0000 	mov.w	r0, #0
 80097a8:	f04f 0100 	mov.w	r1, #0
 80097ac:	00d9      	lsls	r1, r3, #3
 80097ae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80097b2:	00d0      	lsls	r0, r2, #3
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	eb12 0208 	adds.w	r2, r2, r8
 80097bc:	eb43 0309 	adc.w	r3, r3, r9
 80097c0:	f04f 0000 	mov.w	r0, #0
 80097c4:	f04f 0100 	mov.w	r1, #0
 80097c8:	0259      	lsls	r1, r3, #9
 80097ca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80097ce:	0250      	lsls	r0, r2, #9
 80097d0:	4602      	mov	r2, r0
 80097d2:	460b      	mov	r3, r1
 80097d4:	4610      	mov	r0, r2
 80097d6:	4619      	mov	r1, r3
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	461a      	mov	r2, r3
 80097dc:	f04f 0300 	mov.w	r3, #0
 80097e0:	f7f7 fa72 	bl	8000cc8 <__aeabi_uldivmod>
 80097e4:	4602      	mov	r2, r0
 80097e6:	460b      	mov	r3, r1
 80097e8:	4613      	mov	r3, r2
 80097ea:	61fb      	str	r3, [r7, #28]
 80097ec:	e04a      	b.n	8009884 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097ee:	4b30      	ldr	r3, [pc, #192]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	099b      	lsrs	r3, r3, #6
 80097f4:	461a      	mov	r2, r3
 80097f6:	f04f 0300 	mov.w	r3, #0
 80097fa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80097fe:	f04f 0100 	mov.w	r1, #0
 8009802:	ea02 0400 	and.w	r4, r2, r0
 8009806:	ea03 0501 	and.w	r5, r3, r1
 800980a:	4620      	mov	r0, r4
 800980c:	4629      	mov	r1, r5
 800980e:	f04f 0200 	mov.w	r2, #0
 8009812:	f04f 0300 	mov.w	r3, #0
 8009816:	014b      	lsls	r3, r1, #5
 8009818:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800981c:	0142      	lsls	r2, r0, #5
 800981e:	4610      	mov	r0, r2
 8009820:	4619      	mov	r1, r3
 8009822:	1b00      	subs	r0, r0, r4
 8009824:	eb61 0105 	sbc.w	r1, r1, r5
 8009828:	f04f 0200 	mov.w	r2, #0
 800982c:	f04f 0300 	mov.w	r3, #0
 8009830:	018b      	lsls	r3, r1, #6
 8009832:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009836:	0182      	lsls	r2, r0, #6
 8009838:	1a12      	subs	r2, r2, r0
 800983a:	eb63 0301 	sbc.w	r3, r3, r1
 800983e:	f04f 0000 	mov.w	r0, #0
 8009842:	f04f 0100 	mov.w	r1, #0
 8009846:	00d9      	lsls	r1, r3, #3
 8009848:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800984c:	00d0      	lsls	r0, r2, #3
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	1912      	adds	r2, r2, r4
 8009854:	eb45 0303 	adc.w	r3, r5, r3
 8009858:	f04f 0000 	mov.w	r0, #0
 800985c:	f04f 0100 	mov.w	r1, #0
 8009860:	0299      	lsls	r1, r3, #10
 8009862:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009866:	0290      	lsls	r0, r2, #10
 8009868:	4602      	mov	r2, r0
 800986a:	460b      	mov	r3, r1
 800986c:	4610      	mov	r0, r2
 800986e:	4619      	mov	r1, r3
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	461a      	mov	r2, r3
 8009874:	f04f 0300 	mov.w	r3, #0
 8009878:	f7f7 fa26 	bl	8000cc8 <__aeabi_uldivmod>
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	4613      	mov	r3, r2
 8009882:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009884:	4b0a      	ldr	r3, [pc, #40]	; (80098b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	0f1b      	lsrs	r3, r3, #28
 800988a:	f003 0307 	and.w	r3, r3, #7
 800988e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8009890:	69fa      	ldr	r2, [r7, #28]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	fbb2 f3f3 	udiv	r3, r2, r3
 8009898:	61bb      	str	r3, [r7, #24]
      break;
 800989a:	e002      	b.n	80098a2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800989c:	4b05      	ldr	r3, [pc, #20]	; (80098b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 800989e:	61bb      	str	r3, [r7, #24]
      break;
 80098a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80098a2:	69bb      	ldr	r3, [r7, #24]
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3720      	adds	r7, #32
 80098a8:	46bd      	mov	sp, r7
 80098aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098ae:	bf00      	nop
 80098b0:	40023800 	.word	0x40023800
 80098b4:	00f42400 	.word	0x00f42400
 80098b8:	007a1200 	.word	0x007a1200

080098bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80098c4:	2300      	movs	r3, #0
 80098c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 0301 	and.w	r3, r3, #1
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	f000 8083 	beq.w	80099dc <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80098d6:	4b95      	ldr	r3, [pc, #596]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	f003 030c 	and.w	r3, r3, #12
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d019      	beq.n	8009916 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80098e2:	4b92      	ldr	r3, [pc, #584]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80098ea:	2b08      	cmp	r3, #8
 80098ec:	d106      	bne.n	80098fc <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80098ee:	4b8f      	ldr	r3, [pc, #572]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098fa:	d00c      	beq.n	8009916 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80098fc:	4b8b      	ldr	r3, [pc, #556]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009904:	2b0c      	cmp	r3, #12
 8009906:	d112      	bne.n	800992e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009908:	4b88      	ldr	r3, [pc, #544]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009910:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009914:	d10b      	bne.n	800992e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009916:	4b85      	ldr	r3, [pc, #532]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800991e:	2b00      	cmp	r3, #0
 8009920:	d05b      	beq.n	80099da <HAL_RCC_OscConfig+0x11e>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	685b      	ldr	r3, [r3, #4]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d157      	bne.n	80099da <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e216      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009936:	d106      	bne.n	8009946 <HAL_RCC_OscConfig+0x8a>
 8009938:	4b7c      	ldr	r3, [pc, #496]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a7b      	ldr	r2, [pc, #492]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800993e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009942:	6013      	str	r3, [r2, #0]
 8009944:	e01d      	b.n	8009982 <HAL_RCC_OscConfig+0xc6>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800994e:	d10c      	bne.n	800996a <HAL_RCC_OscConfig+0xae>
 8009950:	4b76      	ldr	r3, [pc, #472]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a75      	ldr	r2, [pc, #468]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009956:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800995a:	6013      	str	r3, [r2, #0]
 800995c:	4b73      	ldr	r3, [pc, #460]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a72      	ldr	r2, [pc, #456]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	e00b      	b.n	8009982 <HAL_RCC_OscConfig+0xc6>
 800996a:	4b70      	ldr	r3, [pc, #448]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a6f      	ldr	r2, [pc, #444]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009970:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009974:	6013      	str	r3, [r2, #0]
 8009976:	4b6d      	ldr	r3, [pc, #436]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a6c      	ldr	r2, [pc, #432]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 800997c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009980:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d013      	beq.n	80099b2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800998a:	f7fd f92b 	bl	8006be4 <HAL_GetTick>
 800998e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009990:	e008      	b.n	80099a4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009992:	f7fd f927 	bl	8006be4 <HAL_GetTick>
 8009996:	4602      	mov	r2, r0
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	1ad3      	subs	r3, r2, r3
 800999c:	2b64      	cmp	r3, #100	; 0x64
 800999e:	d901      	bls.n	80099a4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80099a0:	2303      	movs	r3, #3
 80099a2:	e1db      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80099a4:	4b61      	ldr	r3, [pc, #388]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0f0      	beq.n	8009992 <HAL_RCC_OscConfig+0xd6>
 80099b0:	e014      	b.n	80099dc <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b2:	f7fd f917 	bl	8006be4 <HAL_GetTick>
 80099b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80099b8:	e008      	b.n	80099cc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80099ba:	f7fd f913 	bl	8006be4 <HAL_GetTick>
 80099be:	4602      	mov	r2, r0
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	1ad3      	subs	r3, r2, r3
 80099c4:	2b64      	cmp	r3, #100	; 0x64
 80099c6:	d901      	bls.n	80099cc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80099c8:	2303      	movs	r3, #3
 80099ca:	e1c7      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80099cc:	4b57      	ldr	r3, [pc, #348]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1f0      	bne.n	80099ba <HAL_RCC_OscConfig+0xfe>
 80099d8:	e000      	b.n	80099dc <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 0302 	and.w	r3, r3, #2
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d06f      	beq.n	8009ac8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80099e8:	4b50      	ldr	r3, [pc, #320]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f003 030c 	and.w	r3, r3, #12
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d017      	beq.n	8009a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80099f4:	4b4d      	ldr	r3, [pc, #308]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 80099f6:	689b      	ldr	r3, [r3, #8]
 80099f8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80099fc:	2b08      	cmp	r3, #8
 80099fe:	d105      	bne.n	8009a0c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009a00:	4b4a      	ldr	r3, [pc, #296]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00b      	beq.n	8009a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a0c:	4b47      	ldr	r3, [pc, #284]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009a14:	2b0c      	cmp	r3, #12
 8009a16:	d11c      	bne.n	8009a52 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a18:	4b44      	ldr	r3, [pc, #272]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d116      	bne.n	8009a52 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a24:	4b41      	ldr	r3, [pc, #260]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f003 0302 	and.w	r3, r3, #2
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d005      	beq.n	8009a3c <HAL_RCC_OscConfig+0x180>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d001      	beq.n	8009a3c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e18f      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a3c:	4b3b      	ldr	r3, [pc, #236]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	00db      	lsls	r3, r3, #3
 8009a4a:	4938      	ldr	r1, [pc, #224]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a50:	e03a      	b.n	8009ac8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d020      	beq.n	8009a9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009a5a:	4b35      	ldr	r3, [pc, #212]	; (8009b30 <HAL_RCC_OscConfig+0x274>)
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a60:	f7fd f8c0 	bl	8006be4 <HAL_GetTick>
 8009a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a66:	e008      	b.n	8009a7a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a68:	f7fd f8bc 	bl	8006be4 <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d901      	bls.n	8009a7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009a76:	2303      	movs	r3, #3
 8009a78:	e170      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a7a:	4b2c      	ldr	r3, [pc, #176]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0302 	and.w	r3, r3, #2
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d0f0      	beq.n	8009a68 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a86:	4b29      	ldr	r3, [pc, #164]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	00db      	lsls	r3, r3, #3
 8009a94:	4925      	ldr	r1, [pc, #148]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	600b      	str	r3, [r1, #0]
 8009a9a:	e015      	b.n	8009ac8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a9c:	4b24      	ldr	r3, [pc, #144]	; (8009b30 <HAL_RCC_OscConfig+0x274>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aa2:	f7fd f89f 	bl	8006be4 <HAL_GetTick>
 8009aa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009aa8:	e008      	b.n	8009abc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009aaa:	f7fd f89b 	bl	8006be4 <HAL_GetTick>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	1ad3      	subs	r3, r2, r3
 8009ab4:	2b02      	cmp	r3, #2
 8009ab6:	d901      	bls.n	8009abc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8009ab8:	2303      	movs	r3, #3
 8009aba:	e14f      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009abc:	4b1b      	ldr	r3, [pc, #108]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0302 	and.w	r3, r3, #2
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1f0      	bne.n	8009aaa <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f003 0308 	and.w	r3, r3, #8
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d037      	beq.n	8009b44 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	695b      	ldr	r3, [r3, #20]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d016      	beq.n	8009b0a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009adc:	4b15      	ldr	r3, [pc, #84]	; (8009b34 <HAL_RCC_OscConfig+0x278>)
 8009ade:	2201      	movs	r2, #1
 8009ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ae2:	f7fd f87f 	bl	8006be4 <HAL_GetTick>
 8009ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ae8:	e008      	b.n	8009afc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009aea:	f7fd f87b 	bl	8006be4 <HAL_GetTick>
 8009aee:	4602      	mov	r2, r0
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	1ad3      	subs	r3, r2, r3
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	d901      	bls.n	8009afc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e12f      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009afc:	4b0b      	ldr	r3, [pc, #44]	; (8009b2c <HAL_RCC_OscConfig+0x270>)
 8009afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b00:	f003 0302 	and.w	r3, r3, #2
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d0f0      	beq.n	8009aea <HAL_RCC_OscConfig+0x22e>
 8009b08:	e01c      	b.n	8009b44 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009b0a:	4b0a      	ldr	r3, [pc, #40]	; (8009b34 <HAL_RCC_OscConfig+0x278>)
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b10:	f7fd f868 	bl	8006be4 <HAL_GetTick>
 8009b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b16:	e00f      	b.n	8009b38 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b18:	f7fd f864 	bl	8006be4 <HAL_GetTick>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d908      	bls.n	8009b38 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8009b26:	2303      	movs	r3, #3
 8009b28:	e118      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
 8009b2a:	bf00      	nop
 8009b2c:	40023800 	.word	0x40023800
 8009b30:	42470000 	.word	0x42470000
 8009b34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b38:	4b8a      	ldr	r3, [pc, #552]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b3c:	f003 0302 	and.w	r3, r3, #2
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e9      	bne.n	8009b18 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f003 0304 	and.w	r3, r3, #4
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f000 8097 	beq.w	8009c80 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009b52:	2300      	movs	r3, #0
 8009b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009b56:	4b83      	ldr	r3, [pc, #524]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d10f      	bne.n	8009b82 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009b62:	2300      	movs	r3, #0
 8009b64:	60fb      	str	r3, [r7, #12]
 8009b66:	4b7f      	ldr	r3, [pc, #508]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6a:	4a7e      	ldr	r2, [pc, #504]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b70:	6413      	str	r3, [r2, #64]	; 0x40
 8009b72:	4b7c      	ldr	r3, [pc, #496]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b7a:	60fb      	str	r3, [r7, #12]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b82:	4b79      	ldr	r3, [pc, #484]	; (8009d68 <HAL_RCC_OscConfig+0x4ac>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d118      	bne.n	8009bc0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009b8e:	4b76      	ldr	r3, [pc, #472]	; (8009d68 <HAL_RCC_OscConfig+0x4ac>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a75      	ldr	r2, [pc, #468]	; (8009d68 <HAL_RCC_OscConfig+0x4ac>)
 8009b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b9a:	f7fd f823 	bl	8006be4 <HAL_GetTick>
 8009b9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ba0:	e008      	b.n	8009bb4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ba2:	f7fd f81f 	bl	8006be4 <HAL_GetTick>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	1ad3      	subs	r3, r2, r3
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d901      	bls.n	8009bb4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	e0d3      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009bb4:	4b6c      	ldr	r3, [pc, #432]	; (8009d68 <HAL_RCC_OscConfig+0x4ac>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d0f0      	beq.n	8009ba2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d106      	bne.n	8009bd6 <HAL_RCC_OscConfig+0x31a>
 8009bc8:	4b66      	ldr	r3, [pc, #408]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bcc:	4a65      	ldr	r2, [pc, #404]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bce:	f043 0301 	orr.w	r3, r3, #1
 8009bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8009bd4:	e01c      	b.n	8009c10 <HAL_RCC_OscConfig+0x354>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	2b05      	cmp	r3, #5
 8009bdc:	d10c      	bne.n	8009bf8 <HAL_RCC_OscConfig+0x33c>
 8009bde:	4b61      	ldr	r3, [pc, #388]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009be2:	4a60      	ldr	r2, [pc, #384]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009be4:	f043 0304 	orr.w	r3, r3, #4
 8009be8:	6713      	str	r3, [r2, #112]	; 0x70
 8009bea:	4b5e      	ldr	r3, [pc, #376]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bee:	4a5d      	ldr	r2, [pc, #372]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bf0:	f043 0301 	orr.w	r3, r3, #1
 8009bf4:	6713      	str	r3, [r2, #112]	; 0x70
 8009bf6:	e00b      	b.n	8009c10 <HAL_RCC_OscConfig+0x354>
 8009bf8:	4b5a      	ldr	r3, [pc, #360]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bfc:	4a59      	ldr	r2, [pc, #356]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009bfe:	f023 0301 	bic.w	r3, r3, #1
 8009c02:	6713      	str	r3, [r2, #112]	; 0x70
 8009c04:	4b57      	ldr	r3, [pc, #348]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c08:	4a56      	ldr	r2, [pc, #344]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c0a:	f023 0304 	bic.w	r3, r3, #4
 8009c0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d015      	beq.n	8009c44 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c18:	f7fc ffe4 	bl	8006be4 <HAL_GetTick>
 8009c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c1e:	e00a      	b.n	8009c36 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c20:	f7fc ffe0 	bl	8006be4 <HAL_GetTick>
 8009c24:	4602      	mov	r2, r0
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	1ad3      	subs	r3, r2, r3
 8009c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d901      	bls.n	8009c36 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	e092      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c36:	4b4b      	ldr	r3, [pc, #300]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c3a:	f003 0302 	and.w	r3, r3, #2
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d0ee      	beq.n	8009c20 <HAL_RCC_OscConfig+0x364>
 8009c42:	e014      	b.n	8009c6e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c44:	f7fc ffce 	bl	8006be4 <HAL_GetTick>
 8009c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c4a:	e00a      	b.n	8009c62 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c4c:	f7fc ffca 	bl	8006be4 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d901      	bls.n	8009c62 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e07c      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c62:	4b40      	ldr	r3, [pc, #256]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c66:	f003 0302 	and.w	r3, r3, #2
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1ee      	bne.n	8009c4c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009c6e:	7dfb      	ldrb	r3, [r7, #23]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d105      	bne.n	8009c80 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c74:	4b3b      	ldr	r3, [pc, #236]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c78:	4a3a      	ldr	r2, [pc, #232]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d068      	beq.n	8009d5a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009c88:	4b36      	ldr	r3, [pc, #216]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	f003 030c 	and.w	r3, r3, #12
 8009c90:	2b08      	cmp	r3, #8
 8009c92:	d060      	beq.n	8009d56 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	699b      	ldr	r3, [r3, #24]
 8009c98:	2b02      	cmp	r3, #2
 8009c9a:	d145      	bne.n	8009d28 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c9c:	4b33      	ldr	r3, [pc, #204]	; (8009d6c <HAL_RCC_OscConfig+0x4b0>)
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ca2:	f7fc ff9f 	bl	8006be4 <HAL_GetTick>
 8009ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ca8:	e008      	b.n	8009cbc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009caa:	f7fc ff9b 	bl	8006be4 <HAL_GetTick>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	1ad3      	subs	r3, r2, r3
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d901      	bls.n	8009cbc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8009cb8:	2303      	movs	r3, #3
 8009cba:	e04f      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009cbc:	4b29      	ldr	r3, [pc, #164]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d1f0      	bne.n	8009caa <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	69da      	ldr	r2, [r3, #28]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	431a      	orrs	r2, r3
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd6:	019b      	lsls	r3, r3, #6
 8009cd8:	431a      	orrs	r2, r3
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cde:	085b      	lsrs	r3, r3, #1
 8009ce0:	3b01      	subs	r3, #1
 8009ce2:	041b      	lsls	r3, r3, #16
 8009ce4:	431a      	orrs	r2, r3
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cea:	061b      	lsls	r3, r3, #24
 8009cec:	431a      	orrs	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cf2:	071b      	lsls	r3, r3, #28
 8009cf4:	491b      	ldr	r1, [pc, #108]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009cfa:	4b1c      	ldr	r3, [pc, #112]	; (8009d6c <HAL_RCC_OscConfig+0x4b0>)
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d00:	f7fc ff70 	bl	8006be4 <HAL_GetTick>
 8009d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d06:	e008      	b.n	8009d1a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d08:	f7fc ff6c 	bl	8006be4 <HAL_GetTick>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	2b02      	cmp	r3, #2
 8009d14:	d901      	bls.n	8009d1a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e020      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d1a:	4b12      	ldr	r3, [pc, #72]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d0f0      	beq.n	8009d08 <HAL_RCC_OscConfig+0x44c>
 8009d26:	e018      	b.n	8009d5a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d28:	4b10      	ldr	r3, [pc, #64]	; (8009d6c <HAL_RCC_OscConfig+0x4b0>)
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d2e:	f7fc ff59 	bl	8006be4 <HAL_GetTick>
 8009d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d34:	e008      	b.n	8009d48 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d36:	f7fc ff55 	bl	8006be4 <HAL_GetTick>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	2b02      	cmp	r3, #2
 8009d42:	d901      	bls.n	8009d48 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e009      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d48:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <HAL_RCC_OscConfig+0x4a8>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1f0      	bne.n	8009d36 <HAL_RCC_OscConfig+0x47a>
 8009d54:	e001      	b.n	8009d5a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	e000      	b.n	8009d5c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8009d5a:	2300      	movs	r3, #0
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3718      	adds	r7, #24
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}
 8009d64:	40023800 	.word	0x40023800
 8009d68:	40007000 	.word	0x40007000
 8009d6c:	42470060 	.word	0x42470060

08009d70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b082      	sub	sp, #8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d101      	bne.n	8009d82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e01d      	b.n	8009dbe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d106      	bne.n	8009d9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7fc fc88 	bl	80066ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2202      	movs	r2, #2
 8009da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	3304      	adds	r3, #4
 8009dac:	4619      	mov	r1, r3
 8009dae:	4610      	mov	r0, r2
 8009db0:	f000 fb56 	bl	800a460 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3708      	adds	r7, #8
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009dc6:	b480      	push	{r7}
 8009dc8:	b085      	sub	sp, #20
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	68da      	ldr	r2, [r3, #12]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f042 0201 	orr.w	r2, r2, #1
 8009ddc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	f003 0307 	and.w	r3, r3, #7
 8009de8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2b06      	cmp	r3, #6
 8009dee:	d007      	beq.n	8009e00 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f042 0201 	orr.w	r2, r2, #1
 8009dfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3714      	adds	r7, #20
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b082      	sub	sp, #8
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d101      	bne.n	8009e20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e01d      	b.n	8009e5c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d106      	bne.n	8009e3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f7fc fc77 	bl	8006728 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2202      	movs	r2, #2
 8009e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681a      	ldr	r2, [r3, #0]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	3304      	adds	r3, #4
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	4610      	mov	r0, r2
 8009e4e:	f000 fb07 	bl	800a460 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3708      	adds	r7, #8
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2201      	movs	r2, #1
 8009e74:	6839      	ldr	r1, [r7, #0]
 8009e76:	4618      	mov	r0, r3
 8009e78:	f000 fd42 	bl	800a900 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a15      	ldr	r2, [pc, #84]	; (8009ed8 <HAL_TIM_PWM_Start+0x74>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d004      	beq.n	8009e90 <HAL_TIM_PWM_Start+0x2c>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a14      	ldr	r2, [pc, #80]	; (8009edc <HAL_TIM_PWM_Start+0x78>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d101      	bne.n	8009e94 <HAL_TIM_PWM_Start+0x30>
 8009e90:	2301      	movs	r3, #1
 8009e92:	e000      	b.n	8009e96 <HAL_TIM_PWM_Start+0x32>
 8009e94:	2300      	movs	r3, #0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d007      	beq.n	8009eaa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009ea8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	689b      	ldr	r3, [r3, #8]
 8009eb0:	f003 0307 	and.w	r3, r3, #7
 8009eb4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2b06      	cmp	r3, #6
 8009eba:	d007      	beq.n	8009ecc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f042 0201 	orr.w	r2, r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ecc:	2300      	movs	r3, #0
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3710      	adds	r7, #16
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	40010000 	.word	0x40010000
 8009edc:	40010400 	.word	0x40010400

08009ee0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d101      	bne.n	8009ef4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e083      	b.n	8009ffc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d106      	bne.n	8009f0e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f7fc fa97 	bl	800643c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2202      	movs	r2, #2
 8009f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	6812      	ldr	r2, [r2, #0]
 8009f20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f24:	f023 0307 	bic.w	r3, r3, #7
 8009f28:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	3304      	adds	r3, #4
 8009f32:	4619      	mov	r1, r3
 8009f34:	4610      	mov	r0, r2
 8009f36:	f000 fa93 	bl	800a460 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	6a1b      	ldr	r3, [r3, #32]
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	697a      	ldr	r2, [r7, #20]
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f62:	f023 0303 	bic.w	r3, r3, #3
 8009f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	689a      	ldr	r2, [r3, #8]
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	699b      	ldr	r3, [r3, #24]
 8009f70:	021b      	lsls	r3, r3, #8
 8009f72:	4313      	orrs	r3, r2
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009f80:	f023 030c 	bic.w	r3, r3, #12
 8009f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009f8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009f90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	68da      	ldr	r2, [r3, #12]
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	021b      	lsls	r3, r3, #8
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	693a      	ldr	r2, [r7, #16]
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	011a      	lsls	r2, r3, #4
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	6a1b      	ldr	r3, [r3, #32]
 8009fae:	031b      	lsls	r3, r3, #12
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	693a      	ldr	r2, [r7, #16]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009fbe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009fc6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	685a      	ldr	r2, [r3, #4]
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	011b      	lsls	r3, r3, #4
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	697a      	ldr	r2, [r7, #20]
 8009fe0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	693a      	ldr	r2, [r7, #16]
 8009fe8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d003      	beq.n	800a01c <HAL_TIM_Encoder_Start+0x18>
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	2b04      	cmp	r3, #4
 800a018:	d008      	beq.n	800a02c <HAL_TIM_Encoder_Start+0x28>
 800a01a:	e00f      	b.n	800a03c <HAL_TIM_Encoder_Start+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2201      	movs	r2, #1
 800a022:	2100      	movs	r1, #0
 800a024:	4618      	mov	r0, r3
 800a026:	f000 fc6b 	bl	800a900 <TIM_CCxChannelCmd>
      break;
 800a02a:	e016      	b.n	800a05a <HAL_TIM_Encoder_Start+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2201      	movs	r2, #1
 800a032:	2104      	movs	r1, #4
 800a034:	4618      	mov	r0, r3
 800a036:	f000 fc63 	bl	800a900 <TIM_CCxChannelCmd>
      break;
 800a03a:	e00e      	b.n	800a05a <HAL_TIM_Encoder_Start+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2201      	movs	r2, #1
 800a042:	2100      	movs	r1, #0
 800a044:	4618      	mov	r0, r3
 800a046:	f000 fc5b 	bl	800a900 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2201      	movs	r2, #1
 800a050:	2104      	movs	r1, #4
 800a052:	4618      	mov	r0, r3
 800a054:	f000 fc54 	bl	800a900 <TIM_CCxChannelCmd>
      break;
 800a058:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f042 0201 	orr.w	r2, r2, #1
 800a068:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3708      	adds	r7, #8
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b082      	sub	sp, #8
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	f003 0302 	and.w	r3, r3, #2
 800a086:	2b02      	cmp	r3, #2
 800a088:	d122      	bne.n	800a0d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	f003 0302 	and.w	r3, r3, #2
 800a094:	2b02      	cmp	r3, #2
 800a096:	d11b      	bne.n	800a0d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f06f 0202 	mvn.w	r2, #2
 800a0a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	f003 0303 	and.w	r3, r3, #3
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d003      	beq.n	800a0be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f9b4 	bl	800a424 <HAL_TIM_IC_CaptureCallback>
 800a0bc:	e005      	b.n	800a0ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 f9a6 	bl	800a410 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 f9b7 	bl	800a438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	f003 0304 	and.w	r3, r3, #4
 800a0da:	2b04      	cmp	r3, #4
 800a0dc:	d122      	bne.n	800a124 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	f003 0304 	and.w	r3, r3, #4
 800a0e8:	2b04      	cmp	r3, #4
 800a0ea:	d11b      	bne.n	800a124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f06f 0204 	mvn.w	r2, #4
 800a0f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2202      	movs	r2, #2
 800a0fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a106:	2b00      	cmp	r3, #0
 800a108:	d003      	beq.n	800a112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 f98a 	bl	800a424 <HAL_TIM_IC_CaptureCallback>
 800a110:	e005      	b.n	800a11e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 f97c 	bl	800a410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f98d 	bl	800a438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	f003 0308 	and.w	r3, r3, #8
 800a12e:	2b08      	cmp	r3, #8
 800a130:	d122      	bne.n	800a178 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	f003 0308 	and.w	r3, r3, #8
 800a13c:	2b08      	cmp	r3, #8
 800a13e:	d11b      	bne.n	800a178 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f06f 0208 	mvn.w	r2, #8
 800a148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2204      	movs	r2, #4
 800a14e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	69db      	ldr	r3, [r3, #28]
 800a156:	f003 0303 	and.w	r3, r3, #3
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d003      	beq.n	800a166 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f960 	bl	800a424 <HAL_TIM_IC_CaptureCallback>
 800a164:	e005      	b.n	800a172 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 f952 	bl	800a410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 f963 	bl	800a438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	f003 0310 	and.w	r3, r3, #16
 800a182:	2b10      	cmp	r3, #16
 800a184:	d122      	bne.n	800a1cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68db      	ldr	r3, [r3, #12]
 800a18c:	f003 0310 	and.w	r3, r3, #16
 800a190:	2b10      	cmp	r3, #16
 800a192:	d11b      	bne.n	800a1cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f06f 0210 	mvn.w	r2, #16
 800a19c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2208      	movs	r2, #8
 800a1a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	69db      	ldr	r3, [r3, #28]
 800a1aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d003      	beq.n	800a1ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 f936 	bl	800a424 <HAL_TIM_IC_CaptureCallback>
 800a1b8:	e005      	b.n	800a1c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 f928 	bl	800a410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f000 f939 	bl	800a438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d10e      	bne.n	800a1f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	f003 0301 	and.w	r3, r3, #1
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d107      	bne.n	800a1f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f06f 0201 	mvn.w	r2, #1
 800a1f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f7fb f91a 	bl	800542c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	691b      	ldr	r3, [r3, #16]
 800a1fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a202:	2b80      	cmp	r3, #128	; 0x80
 800a204:	d10e      	bne.n	800a224 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a210:	2b80      	cmp	r3, #128	; 0x80
 800a212:	d107      	bne.n	800a224 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a21c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f000 fc1a 	bl	800aa58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	691b      	ldr	r3, [r3, #16]
 800a22a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a22e:	2b40      	cmp	r3, #64	; 0x40
 800a230:	d10e      	bne.n	800a250 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68db      	ldr	r3, [r3, #12]
 800a238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a23c:	2b40      	cmp	r3, #64	; 0x40
 800a23e:	d107      	bne.n	800a250 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 f8fe 	bl	800a44c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	f003 0320 	and.w	r3, r3, #32
 800a25a:	2b20      	cmp	r3, #32
 800a25c:	d10e      	bne.n	800a27c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	f003 0320 	and.w	r3, r3, #32
 800a268:	2b20      	cmp	r3, #32
 800a26a:	d107      	bne.n	800a27c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f06f 0220 	mvn.w	r2, #32
 800a274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 fbe4 	bl	800aa44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a27c:	bf00      	nop
 800a27e:	3708      	adds	r7, #8
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b084      	sub	sp, #16
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a296:	2b01      	cmp	r3, #1
 800a298:	d101      	bne.n	800a29e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a29a:	2302      	movs	r3, #2
 800a29c:	e0b4      	b.n	800a408 <HAL_TIM_PWM_ConfigChannel+0x184>
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2202      	movs	r2, #2
 800a2aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2b0c      	cmp	r3, #12
 800a2b2:	f200 809f 	bhi.w	800a3f4 <HAL_TIM_PWM_ConfigChannel+0x170>
 800a2b6:	a201      	add	r2, pc, #4	; (adr r2, 800a2bc <HAL_TIM_PWM_ConfigChannel+0x38>)
 800a2b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2bc:	0800a2f1 	.word	0x0800a2f1
 800a2c0:	0800a3f5 	.word	0x0800a3f5
 800a2c4:	0800a3f5 	.word	0x0800a3f5
 800a2c8:	0800a3f5 	.word	0x0800a3f5
 800a2cc:	0800a331 	.word	0x0800a331
 800a2d0:	0800a3f5 	.word	0x0800a3f5
 800a2d4:	0800a3f5 	.word	0x0800a3f5
 800a2d8:	0800a3f5 	.word	0x0800a3f5
 800a2dc:	0800a373 	.word	0x0800a373
 800a2e0:	0800a3f5 	.word	0x0800a3f5
 800a2e4:	0800a3f5 	.word	0x0800a3f5
 800a2e8:	0800a3f5 	.word	0x0800a3f5
 800a2ec:	0800a3b3 	.word	0x0800a3b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68b9      	ldr	r1, [r7, #8]
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f000 f952 	bl	800a5a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	699a      	ldr	r2, [r3, #24]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f042 0208 	orr.w	r2, r2, #8
 800a30a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	699a      	ldr	r2, [r3, #24]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0204 	bic.w	r2, r2, #4
 800a31a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	6999      	ldr	r1, [r3, #24]
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	691a      	ldr	r2, [r3, #16]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	430a      	orrs	r2, r1
 800a32c:	619a      	str	r2, [r3, #24]
      break;
 800a32e:	e062      	b.n	800a3f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	68b9      	ldr	r1, [r7, #8]
 800a336:	4618      	mov	r0, r3
 800a338:	f000 f9a2 	bl	800a680 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	699a      	ldr	r2, [r3, #24]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a34a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	699a      	ldr	r2, [r3, #24]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a35a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	6999      	ldr	r1, [r3, #24]
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	021a      	lsls	r2, r3, #8
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	430a      	orrs	r2, r1
 800a36e:	619a      	str	r2, [r3, #24]
      break;
 800a370:	e041      	b.n	800a3f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68b9      	ldr	r1, [r7, #8]
 800a378:	4618      	mov	r0, r3
 800a37a:	f000 f9f7 	bl	800a76c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	69da      	ldr	r2, [r3, #28]
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f042 0208 	orr.w	r2, r2, #8
 800a38c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	69da      	ldr	r2, [r3, #28]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f022 0204 	bic.w	r2, r2, #4
 800a39c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	69d9      	ldr	r1, [r3, #28]
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	691a      	ldr	r2, [r3, #16]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	61da      	str	r2, [r3, #28]
      break;
 800a3b0:	e021      	b.n	800a3f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68b9      	ldr	r1, [r7, #8]
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f000 fa4b 	bl	800a854 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	69da      	ldr	r2, [r3, #28]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	69da      	ldr	r2, [r3, #28]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a3dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	69d9      	ldr	r1, [r3, #28]
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	691b      	ldr	r3, [r3, #16]
 800a3e8:	021a      	lsls	r2, r3, #8
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	61da      	str	r2, [r3, #28]
      break;
 800a3f2:	e000      	b.n	800a3f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800a3f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2200      	movs	r2, #0
 800a402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a418:	bf00      	nop
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a460:	b480      	push	{r7}
 800a462:	b085      	sub	sp, #20
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	4a40      	ldr	r2, [pc, #256]	; (800a574 <TIM_Base_SetConfig+0x114>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d013      	beq.n	800a4a0 <TIM_Base_SetConfig+0x40>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a47e:	d00f      	beq.n	800a4a0 <TIM_Base_SetConfig+0x40>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a3d      	ldr	r2, [pc, #244]	; (800a578 <TIM_Base_SetConfig+0x118>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d00b      	beq.n	800a4a0 <TIM_Base_SetConfig+0x40>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a3c      	ldr	r2, [pc, #240]	; (800a57c <TIM_Base_SetConfig+0x11c>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d007      	beq.n	800a4a0 <TIM_Base_SetConfig+0x40>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a3b      	ldr	r2, [pc, #236]	; (800a580 <TIM_Base_SetConfig+0x120>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d003      	beq.n	800a4a0 <TIM_Base_SetConfig+0x40>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a3a      	ldr	r2, [pc, #232]	; (800a584 <TIM_Base_SetConfig+0x124>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d108      	bne.n	800a4b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a2f      	ldr	r2, [pc, #188]	; (800a574 <TIM_Base_SetConfig+0x114>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d02b      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4c0:	d027      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	4a2c      	ldr	r2, [pc, #176]	; (800a578 <TIM_Base_SetConfig+0x118>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d023      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	4a2b      	ldr	r2, [pc, #172]	; (800a57c <TIM_Base_SetConfig+0x11c>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d01f      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4a2a      	ldr	r2, [pc, #168]	; (800a580 <TIM_Base_SetConfig+0x120>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d01b      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	4a29      	ldr	r2, [pc, #164]	; (800a584 <TIM_Base_SetConfig+0x124>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d017      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a28      	ldr	r2, [pc, #160]	; (800a588 <TIM_Base_SetConfig+0x128>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d013      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	4a27      	ldr	r2, [pc, #156]	; (800a58c <TIM_Base_SetConfig+0x12c>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d00f      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4a26      	ldr	r2, [pc, #152]	; (800a590 <TIM_Base_SetConfig+0x130>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d00b      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a25      	ldr	r2, [pc, #148]	; (800a594 <TIM_Base_SetConfig+0x134>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d007      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a24      	ldr	r2, [pc, #144]	; (800a598 <TIM_Base_SetConfig+0x138>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d003      	beq.n	800a512 <TIM_Base_SetConfig+0xb2>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a23      	ldr	r2, [pc, #140]	; (800a59c <TIM_Base_SetConfig+0x13c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d108      	bne.n	800a524 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	68db      	ldr	r3, [r3, #12]
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	4313      	orrs	r3, r2
 800a522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	695b      	ldr	r3, [r3, #20]
 800a52e:	4313      	orrs	r3, r2
 800a530:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	689a      	ldr	r2, [r3, #8]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4a0a      	ldr	r2, [pc, #40]	; (800a574 <TIM_Base_SetConfig+0x114>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d003      	beq.n	800a558 <TIM_Base_SetConfig+0xf8>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	4a0c      	ldr	r2, [pc, #48]	; (800a584 <TIM_Base_SetConfig+0x124>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d103      	bne.n	800a560 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	691a      	ldr	r2, [r3, #16]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	615a      	str	r2, [r3, #20]
}
 800a566:	bf00      	nop
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	40010000 	.word	0x40010000
 800a578:	40000400 	.word	0x40000400
 800a57c:	40000800 	.word	0x40000800
 800a580:	40000c00 	.word	0x40000c00
 800a584:	40010400 	.word	0x40010400
 800a588:	40014000 	.word	0x40014000
 800a58c:	40014400 	.word	0x40014400
 800a590:	40014800 	.word	0x40014800
 800a594:	40001800 	.word	0x40001800
 800a598:	40001c00 	.word	0x40001c00
 800a59c:	40002000 	.word	0x40002000

0800a5a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	f023 0201 	bic.w	r2, r3, #1
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6a1b      	ldr	r3, [r3, #32]
 800a5ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	699b      	ldr	r3, [r3, #24]
 800a5c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f023 0303 	bic.w	r3, r3, #3
 800a5d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	f023 0302 	bic.w	r3, r3, #2
 800a5e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a20      	ldr	r2, [pc, #128]	; (800a678 <TIM_OC1_SetConfig+0xd8>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d003      	beq.n	800a604 <TIM_OC1_SetConfig+0x64>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a1f      	ldr	r2, [pc, #124]	; (800a67c <TIM_OC1_SetConfig+0xdc>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d10c      	bne.n	800a61e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f023 0308 	bic.w	r3, r3, #8
 800a60a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	68db      	ldr	r3, [r3, #12]
 800a610:	697a      	ldr	r2, [r7, #20]
 800a612:	4313      	orrs	r3, r2
 800a614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	f023 0304 	bic.w	r3, r3, #4
 800a61c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	4a15      	ldr	r2, [pc, #84]	; (800a678 <TIM_OC1_SetConfig+0xd8>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d003      	beq.n	800a62e <TIM_OC1_SetConfig+0x8e>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	4a14      	ldr	r2, [pc, #80]	; (800a67c <TIM_OC1_SetConfig+0xdc>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d111      	bne.n	800a652 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a634:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a63c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	695b      	ldr	r3, [r3, #20]
 800a642:	693a      	ldr	r2, [r7, #16]
 800a644:	4313      	orrs	r3, r2
 800a646:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	4313      	orrs	r3, r2
 800a650:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	685a      	ldr	r2, [r3, #4]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	697a      	ldr	r2, [r7, #20]
 800a66a:	621a      	str	r2, [r3, #32]
}
 800a66c:	bf00      	nop
 800a66e:	371c      	adds	r7, #28
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr
 800a678:	40010000 	.word	0x40010000
 800a67c:	40010400 	.word	0x40010400

0800a680 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a680:	b480      	push	{r7}
 800a682:	b087      	sub	sp, #28
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6a1b      	ldr	r3, [r3, #32]
 800a68e:	f023 0210 	bic.w	r2, r3, #16
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6a1b      	ldr	r3, [r3, #32]
 800a69a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a6ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	021b      	lsls	r3, r3, #8
 800a6be:	68fa      	ldr	r2, [r7, #12]
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	f023 0320 	bic.w	r3, r3, #32
 800a6ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	011b      	lsls	r3, r3, #4
 800a6d2:	697a      	ldr	r2, [r7, #20]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	4a22      	ldr	r2, [pc, #136]	; (800a764 <TIM_OC2_SetConfig+0xe4>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d003      	beq.n	800a6e8 <TIM_OC2_SetConfig+0x68>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	4a21      	ldr	r2, [pc, #132]	; (800a768 <TIM_OC2_SetConfig+0xe8>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d10d      	bne.n	800a704 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a6ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	011b      	lsls	r3, r3, #4
 800a6f6:	697a      	ldr	r2, [r7, #20]
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a702:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4a17      	ldr	r2, [pc, #92]	; (800a764 <TIM_OC2_SetConfig+0xe4>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d003      	beq.n	800a714 <TIM_OC2_SetConfig+0x94>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	4a16      	ldr	r2, [pc, #88]	; (800a768 <TIM_OC2_SetConfig+0xe8>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d113      	bne.n	800a73c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a71a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a722:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	695b      	ldr	r3, [r3, #20]
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	693a      	ldr	r2, [r7, #16]
 800a72c:	4313      	orrs	r3, r2
 800a72e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	4313      	orrs	r3, r2
 800a73a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	693a      	ldr	r2, [r7, #16]
 800a740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	685a      	ldr	r2, [r3, #4]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	697a      	ldr	r2, [r7, #20]
 800a754:	621a      	str	r2, [r3, #32]
}
 800a756:	bf00      	nop
 800a758:	371c      	adds	r7, #28
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	40010000 	.word	0x40010000
 800a768:	40010400 	.word	0x40010400

0800a76c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b087      	sub	sp, #28
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a1b      	ldr	r3, [r3, #32]
 800a77a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	69db      	ldr	r3, [r3, #28]
 800a792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a79a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f023 0303 	bic.w	r3, r3, #3
 800a7a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a7b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	021b      	lsls	r3, r3, #8
 800a7bc:	697a      	ldr	r2, [r7, #20]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	4a21      	ldr	r2, [pc, #132]	; (800a84c <TIM_OC3_SetConfig+0xe0>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d003      	beq.n	800a7d2 <TIM_OC3_SetConfig+0x66>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a20      	ldr	r2, [pc, #128]	; (800a850 <TIM_OC3_SetConfig+0xe4>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d10d      	bne.n	800a7ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a7d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	68db      	ldr	r3, [r3, #12]
 800a7de:	021b      	lsls	r3, r3, #8
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a7ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a16      	ldr	r2, [pc, #88]	; (800a84c <TIM_OC3_SetConfig+0xe0>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d003      	beq.n	800a7fe <TIM_OC3_SetConfig+0x92>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a15      	ldr	r2, [pc, #84]	; (800a850 <TIM_OC3_SetConfig+0xe4>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d113      	bne.n	800a826 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a804:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a80c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	695b      	ldr	r3, [r3, #20]
 800a812:	011b      	lsls	r3, r3, #4
 800a814:	693a      	ldr	r2, [r7, #16]
 800a816:	4313      	orrs	r3, r2
 800a818:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	699b      	ldr	r3, [r3, #24]
 800a81e:	011b      	lsls	r3, r3, #4
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	4313      	orrs	r3, r2
 800a824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	693a      	ldr	r2, [r7, #16]
 800a82a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	685a      	ldr	r2, [r3, #4]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	697a      	ldr	r2, [r7, #20]
 800a83e:	621a      	str	r2, [r3, #32]
}
 800a840:	bf00      	nop
 800a842:	371c      	adds	r7, #28
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr
 800a84c:	40010000 	.word	0x40010000
 800a850:	40010400 	.word	0x40010400

0800a854 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a854:	b480      	push	{r7}
 800a856:	b087      	sub	sp, #28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a1b      	ldr	r3, [r3, #32]
 800a862:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6a1b      	ldr	r3, [r3, #32]
 800a86e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	69db      	ldr	r3, [r3, #28]
 800a87a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a88a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	021b      	lsls	r3, r3, #8
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	4313      	orrs	r3, r2
 800a896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a89e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	031b      	lsls	r3, r3, #12
 800a8a6:	693a      	ldr	r2, [r7, #16]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a12      	ldr	r2, [pc, #72]	; (800a8f8 <TIM_OC4_SetConfig+0xa4>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d003      	beq.n	800a8bc <TIM_OC4_SetConfig+0x68>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a11      	ldr	r2, [pc, #68]	; (800a8fc <TIM_OC4_SetConfig+0xa8>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d109      	bne.n	800a8d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a8c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	019b      	lsls	r3, r3, #6
 800a8ca:	697a      	ldr	r2, [r7, #20]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	697a      	ldr	r2, [r7, #20]
 800a8d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	685a      	ldr	r2, [r3, #4]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	621a      	str	r2, [r3, #32]
}
 800a8ea:	bf00      	nop
 800a8ec:	371c      	adds	r7, #28
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	40010000 	.word	0x40010000
 800a8fc:	40010400 	.word	0x40010400

0800a900 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a900:	b480      	push	{r7}
 800a902:	b087      	sub	sp, #28
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	f003 031f 	and.w	r3, r3, #31
 800a912:	2201      	movs	r2, #1
 800a914:	fa02 f303 	lsl.w	r3, r2, r3
 800a918:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6a1a      	ldr	r2, [r3, #32]
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	43db      	mvns	r3, r3
 800a922:	401a      	ands	r2, r3
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	6a1a      	ldr	r2, [r3, #32]
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	f003 031f 	and.w	r3, r3, #31
 800a932:	6879      	ldr	r1, [r7, #4]
 800a934:	fa01 f303 	lsl.w	r3, r1, r3
 800a938:	431a      	orrs	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	621a      	str	r2, [r3, #32]
}
 800a93e:	bf00      	nop
 800a940:	371c      	adds	r7, #28
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr
	...

0800a94c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b085      	sub	sp, #20
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d101      	bne.n	800a964 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a960:	2302      	movs	r3, #2
 800a962:	e05a      	b.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2202      	movs	r2, #2
 800a970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a98a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	68fa      	ldr	r2, [r7, #12]
 800a992:	4313      	orrs	r3, r2
 800a994:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a21      	ldr	r2, [pc, #132]	; (800aa28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d022      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9b0:	d01d      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a1d      	ldr	r2, [pc, #116]	; (800aa2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d018      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a1b      	ldr	r2, [pc, #108]	; (800aa30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d013      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a1a      	ldr	r2, [pc, #104]	; (800aa34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d00e      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a18      	ldr	r2, [pc, #96]	; (800aa38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d009      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a17      	ldr	r2, [pc, #92]	; (800aa3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d004      	beq.n	800a9ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4a15      	ldr	r2, [pc, #84]	; (800aa40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d10c      	bne.n	800aa08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	68ba      	ldr	r2, [r7, #8]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	68ba      	ldr	r2, [r7, #8]
 800aa06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2200      	movs	r2, #0
 800aa14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa18:	2300      	movs	r3, #0
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3714      	adds	r7, #20
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	40010000 	.word	0x40010000
 800aa2c:	40000400 	.word	0x40000400
 800aa30:	40000800 	.word	0x40000800
 800aa34:	40000c00 	.word	0x40000c00
 800aa38:	40010400 	.word	0x40010400
 800aa3c:	40014000 	.word	0x40014000
 800aa40:	40001800 	.word	0x40001800

0800aa44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa4c:	bf00      	nop
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d101      	bne.n	800aa7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e03f      	b.n	800aafe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d106      	bne.n	800aa98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7fb ff20 	bl	80068d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2224      	movs	r2, #36	; 0x24
 800aa9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68da      	ldr	r2, [r3, #12]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aaae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f000 fcc3 	bl	800b43c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	691a      	ldr	r2, [r3, #16]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	695a      	ldr	r2, [r3, #20]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	68da      	ldr	r2, [r3, #12]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2220      	movs	r2, #32
 800aaf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2220      	movs	r2, #32
 800aaf8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b088      	sub	sp, #32
 800ab0a:	af02      	add	r7, sp, #8
 800ab0c:	60f8      	str	r0, [r7, #12]
 800ab0e:	60b9      	str	r1, [r7, #8]
 800ab10:	603b      	str	r3, [r7, #0]
 800ab12:	4613      	mov	r3, r2
 800ab14:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800ab16:	2300      	movs	r3, #0
 800ab18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	2b20      	cmp	r3, #32
 800ab24:	f040 8083 	bne.w	800ac2e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d002      	beq.n	800ab34 <HAL_UART_Transmit+0x2e>
 800ab2e:	88fb      	ldrh	r3, [r7, #6]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d101      	bne.n	800ab38 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	e07b      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d101      	bne.n	800ab46 <HAL_UART_Transmit+0x40>
 800ab42:	2302      	movs	r3, #2
 800ab44:	e074      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	2201      	movs	r2, #1
 800ab4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2200      	movs	r2, #0
 800ab52:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2221      	movs	r2, #33	; 0x21
 800ab58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800ab5c:	f7fc f842 	bl	8006be4 <HAL_GetTick>
 800ab60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	88fa      	ldrh	r2, [r7, #6]
 800ab66:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	88fa      	ldrh	r2, [r7, #6]
 800ab6c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2200      	movs	r2, #0
 800ab72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800ab76:	e042      	b.n	800abfe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	3b01      	subs	r3, #1
 800ab80:	b29a      	uxth	r2, r3
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab8e:	d122      	bne.n	800abd6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	9300      	str	r3, [sp, #0]
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	2200      	movs	r2, #0
 800ab98:	2180      	movs	r1, #128	; 0x80
 800ab9a:	68f8      	ldr	r0, [r7, #12]
 800ab9c:	f000 facc 	bl	800b138 <UART_WaitOnFlagUntilTimeout>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d001      	beq.n	800abaa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e042      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	881b      	ldrh	r3, [r3, #0]
 800abb2:	461a      	mov	r2, r3
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800abbc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d103      	bne.n	800abce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	3302      	adds	r3, #2
 800abca:	60bb      	str	r3, [r7, #8]
 800abcc:	e017      	b.n	800abfe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	3301      	adds	r3, #1
 800abd2:	60bb      	str	r3, [r7, #8]
 800abd4:	e013      	b.n	800abfe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	2200      	movs	r2, #0
 800abde:	2180      	movs	r1, #128	; 0x80
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f000 faa9 	bl	800b138 <UART_WaitOnFlagUntilTimeout>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800abec:	2303      	movs	r3, #3
 800abee:	e01f      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	60ba      	str	r2, [r7, #8]
 800abf6:	781a      	ldrb	r2, [r3, #0]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac02:	b29b      	uxth	r3, r3
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d1b7      	bne.n	800ab78 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	9300      	str	r3, [sp, #0]
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2140      	movs	r1, #64	; 0x40
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f000 fa90 	bl	800b138 <UART_WaitOnFlagUntilTimeout>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800ac1e:	2303      	movs	r3, #3
 800ac20:	e006      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2220      	movs	r2, #32
 800ac26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e000      	b.n	800ac30 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800ac2e:	2302      	movs	r3, #2
  }
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3718      	adds	r7, #24
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b085      	sub	sp, #20
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	4613      	mov	r3, r2
 800ac44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	2b20      	cmp	r3, #32
 800ac50:	d140      	bne.n	800acd4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d002      	beq.n	800ac5e <HAL_UART_Receive_IT+0x26>
 800ac58:	88fb      	ldrh	r3, [r7, #6]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d101      	bne.n	800ac62 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e039      	b.n	800acd6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d101      	bne.n	800ac70 <HAL_UART_Receive_IT+0x38>
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	e032      	b.n	800acd6 <HAL_UART_Receive_IT+0x9e>
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2201      	movs	r2, #1
 800ac74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	68ba      	ldr	r2, [r7, #8]
 800ac7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	88fa      	ldrh	r2, [r7, #6]
 800ac82:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	88fa      	ldrh	r2, [r7, #6]
 800ac88:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2222      	movs	r2, #34	; 0x22
 800ac94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68da      	ldr	r2, [r3, #12]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800acae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	695a      	ldr	r2, [r3, #20]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f042 0201 	orr.w	r2, r2, #1
 800acbe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68da      	ldr	r2, [r3, #12]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f042 0220 	orr.w	r2, r2, #32
 800acce:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800acd0:	2300      	movs	r3, #0
 800acd2:	e000      	b.n	800acd6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800acd4:	2302      	movs	r3, #2
  }
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3714      	adds	r7, #20
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr
	...

0800ace4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b086      	sub	sp, #24
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	4613      	mov	r3, r2
 800acf0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	2b20      	cmp	r3, #32
 800acfc:	d166      	bne.n	800adcc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <HAL_UART_Receive_DMA+0x26>
 800ad04:	88fb      	ldrh	r3, [r7, #6]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d101      	bne.n	800ad0e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	e05f      	b.n	800adce <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d101      	bne.n	800ad1c <HAL_UART_Receive_DMA+0x38>
 800ad18:	2302      	movs	r3, #2
 800ad1a:	e058      	b.n	800adce <HAL_UART_Receive_DMA+0xea>
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800ad24:	68ba      	ldr	r2, [r7, #8]
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	88fa      	ldrh	r2, [r7, #6]
 800ad2e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2200      	movs	r2, #0
 800ad34:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2222      	movs	r2, #34	; 0x22
 800ad3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad42:	4a25      	ldr	r2, [pc, #148]	; (800add8 <HAL_UART_Receive_DMA+0xf4>)
 800ad44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad4a:	4a24      	ldr	r2, [pc, #144]	; (800addc <HAL_UART_Receive_DMA+0xf8>)
 800ad4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad52:	4a23      	ldr	r2, [pc, #140]	; (800ade0 <HAL_UART_Receive_DMA+0xfc>)
 800ad54:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800ad5e:	f107 0308 	add.w	r3, r7, #8
 800ad62:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	3304      	adds	r3, #4
 800ad6e:	4619      	mov	r1, r3
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	681a      	ldr	r2, [r3, #0]
 800ad74:	88fb      	ldrh	r3, [r7, #6]
 800ad76:	f7fc fead 	bl	8007ad4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	613b      	str	r3, [r7, #16]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	613b      	str	r3, [r7, #16]
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	613b      	str	r3, [r7, #16]
 800ad8e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	68da      	ldr	r2, [r3, #12]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ada6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	695a      	ldr	r2, [r3, #20]
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f042 0201 	orr.w	r2, r2, #1
 800adb6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	695a      	ldr	r2, [r3, #20]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800adc6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800adc8:	2300      	movs	r3, #0
 800adca:	e000      	b.n	800adce <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800adcc:	2302      	movs	r3, #2
  }
}
 800adce:	4618      	mov	r0, r3
 800add0:	3718      	adds	r7, #24
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	0800b021 	.word	0x0800b021
 800addc:	0800b089 	.word	0x0800b089
 800ade0:	0800b0a5 	.word	0x0800b0a5

0800ade4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b088      	sub	sp, #32
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	695b      	ldr	r3, [r3, #20]
 800ae02:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800ae04:	2300      	movs	r3, #0
 800ae06:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ae0c:	69fb      	ldr	r3, [r7, #28]
 800ae0e:	f003 030f 	and.w	r3, r3, #15
 800ae12:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d10d      	bne.n	800ae36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	f003 0320 	and.w	r3, r3, #32
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d008      	beq.n	800ae36 <HAL_UART_IRQHandler+0x52>
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	f003 0320 	and.w	r3, r3, #32
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d003      	beq.n	800ae36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 fa82 	bl	800b338 <UART_Receive_IT>
      return;
 800ae34:	e0d0      	b.n	800afd8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	f000 80b0 	beq.w	800af9e <HAL_UART_IRQHandler+0x1ba>
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d105      	bne.n	800ae54 <HAL_UART_IRQHandler+0x70>
 800ae48:	69bb      	ldr	r3, [r7, #24]
 800ae4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	f000 80a5 	beq.w	800af9e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	f003 0301 	and.w	r3, r3, #1
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00a      	beq.n	800ae74 <HAL_UART_IRQHandler+0x90>
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d005      	beq.n	800ae74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae6c:	f043 0201 	orr.w	r2, r3, #1
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	f003 0304 	and.w	r3, r3, #4
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d00a      	beq.n	800ae94 <HAL_UART_IRQHandler+0xb0>
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d005      	beq.n	800ae94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae8c:	f043 0202 	orr.w	r2, r3, #2
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae94:	69fb      	ldr	r3, [r7, #28]
 800ae96:	f003 0302 	and.w	r3, r3, #2
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d00a      	beq.n	800aeb4 <HAL_UART_IRQHandler+0xd0>
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f003 0301 	and.w	r3, r3, #1
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d005      	beq.n	800aeb4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aeac:	f043 0204 	orr.w	r2, r3, #4
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	f003 0308 	and.w	r3, r3, #8
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d00f      	beq.n	800aede <HAL_UART_IRQHandler+0xfa>
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	f003 0320 	and.w	r3, r3, #32
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d104      	bne.n	800aed2 <HAL_UART_IRQHandler+0xee>
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	f003 0301 	and.w	r3, r3, #1
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d005      	beq.n	800aede <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aed6:	f043 0208 	orr.w	r2, r3, #8
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d077      	beq.n	800afd6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aee6:	69fb      	ldr	r3, [r7, #28]
 800aee8:	f003 0320 	and.w	r3, r3, #32
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d007      	beq.n	800af00 <HAL_UART_IRQHandler+0x11c>
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	f003 0320 	and.w	r3, r3, #32
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d002      	beq.n	800af00 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f000 fa1c 	bl	800b338 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	695b      	ldr	r3, [r3, #20]
 800af06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af0a:	2b40      	cmp	r3, #64	; 0x40
 800af0c:	bf0c      	ite	eq
 800af0e:	2301      	moveq	r3, #1
 800af10:	2300      	movne	r3, #0
 800af12:	b2db      	uxtb	r3, r3
 800af14:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af1a:	f003 0308 	and.w	r3, r3, #8
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d102      	bne.n	800af28 <HAL_UART_IRQHandler+0x144>
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d031      	beq.n	800af8c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 f965 	bl	800b1f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	695b      	ldr	r3, [r3, #20]
 800af34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af38:	2b40      	cmp	r3, #64	; 0x40
 800af3a:	d123      	bne.n	800af84 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	695a      	ldr	r2, [r3, #20]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af4a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af50:	2b00      	cmp	r3, #0
 800af52:	d013      	beq.n	800af7c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af58:	4a21      	ldr	r2, [pc, #132]	; (800afe0 <HAL_UART_IRQHandler+0x1fc>)
 800af5a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af60:	4618      	mov	r0, r3
 800af62:	f7fc fe0f 	bl	8007b84 <HAL_DMA_Abort_IT>
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d016      	beq.n	800af9a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800af76:	4610      	mov	r0, r2
 800af78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af7a:	e00e      	b.n	800af9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 f845 	bl	800b00c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af82:	e00a      	b.n	800af9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f841 	bl	800b00c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af8a:	e006      	b.n	800af9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f000 f83d 	bl	800b00c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800af98:	e01d      	b.n	800afd6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af9a:	bf00      	nop
    return;
 800af9c:	e01b      	b.n	800afd6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d008      	beq.n	800afba <HAL_UART_IRQHandler+0x1d6>
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d003      	beq.n	800afba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f952 	bl	800b25c <UART_Transmit_IT>
    return;
 800afb8:	e00e      	b.n	800afd8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d009      	beq.n	800afd8 <HAL_UART_IRQHandler+0x1f4>
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d004      	beq.n	800afd8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 f99a 	bl	800b308 <UART_EndTransmit_IT>
    return;
 800afd4:	e000      	b.n	800afd8 <HAL_UART_IRQHandler+0x1f4>
    return;
 800afd6:	bf00      	nop
  }
}
 800afd8:	3720      	adds	r7, #32
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	0800b235 	.word	0x0800b235

0800afe4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b083      	sub	sp, #12
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800afec:	bf00      	nop
 800afee:	370c      	adds	r7, #12
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr

0800aff8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aff8:	b480      	push	{r7}
 800affa:	b083      	sub	sp, #12
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b000:	bf00      	nop
 800b002:	370c      	adds	r7, #12
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b014:	bf00      	nop
 800b016:	370c      	adds	r7, #12
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr

0800b020 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b02c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d11e      	bne.n	800b07a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	68da      	ldr	r2, [r3, #12]
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b050:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	695a      	ldr	r2, [r3, #20]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f022 0201 	bic.w	r2, r2, #1
 800b060:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	695a      	ldr	r2, [r3, #20]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b070:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2220      	movs	r2, #32
 800b076:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b07a:	68f8      	ldr	r0, [r7, #12]
 800b07c:	f7fa f9e6 	bl	800544c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b080:	bf00      	nop
 800b082:	3710      	adds	r7, #16
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b094:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b096:	68f8      	ldr	r0, [r7, #12]
 800b098:	f7ff ffae 	bl	800aff8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b09c:	bf00      	nop
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	695b      	ldr	r3, [r3, #20]
 800b0bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0c0:	2b80      	cmp	r3, #128	; 0x80
 800b0c2:	bf0c      	ite	eq
 800b0c4:	2301      	moveq	r3, #1
 800b0c6:	2300      	movne	r3, #0
 800b0c8:	b2db      	uxtb	r3, r3
 800b0ca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	2b21      	cmp	r3, #33	; 0x21
 800b0d6:	d108      	bne.n	800b0ea <UART_DMAError+0x46>
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d005      	beq.n	800b0ea <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b0e4:	68b8      	ldr	r0, [r7, #8]
 800b0e6:	f000 f871 	bl	800b1cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	695b      	ldr	r3, [r3, #20]
 800b0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f4:	2b40      	cmp	r3, #64	; 0x40
 800b0f6:	bf0c      	ite	eq
 800b0f8:	2301      	moveq	r3, #1
 800b0fa:	2300      	movne	r3, #0
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b106:	b2db      	uxtb	r3, r3
 800b108:	2b22      	cmp	r3, #34	; 0x22
 800b10a:	d108      	bne.n	800b11e <UART_DMAError+0x7a>
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d005      	beq.n	800b11e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	2200      	movs	r2, #0
 800b116:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b118:	68b8      	ldr	r0, [r7, #8]
 800b11a:	f000 f86d 	bl	800b1f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b122:	f043 0210 	orr.w	r2, r3, #16
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b12a:	68b8      	ldr	r0, [r7, #8]
 800b12c:	f7ff ff6e 	bl	800b00c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b130:	bf00      	nop
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	603b      	str	r3, [r7, #0]
 800b144:	4613      	mov	r3, r2
 800b146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b148:	e02c      	b.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b150:	d028      	beq.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d007      	beq.n	800b168 <UART_WaitOnFlagUntilTimeout+0x30>
 800b158:	f7fb fd44 	bl	8006be4 <HAL_GetTick>
 800b15c:	4602      	mov	r2, r0
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	1ad3      	subs	r3, r2, r3
 800b162:	69ba      	ldr	r2, [r7, #24]
 800b164:	429a      	cmp	r2, r3
 800b166:	d21d      	bcs.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	68da      	ldr	r2, [r3, #12]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b176:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	695a      	ldr	r2, [r3, #20]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f022 0201 	bic.w	r2, r2, #1
 800b186:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2220      	movs	r2, #32
 800b18c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2220      	movs	r2, #32
 800b194:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2200      	movs	r2, #0
 800b19c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b1a0:	2303      	movs	r3, #3
 800b1a2:	e00f      	b.n	800b1c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	4013      	ands	r3, r2
 800b1ae:	68ba      	ldr	r2, [r7, #8]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	bf0c      	ite	eq
 800b1b4:	2301      	moveq	r3, #1
 800b1b6:	2300      	movne	r3, #0
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	79fb      	ldrb	r3, [r7, #7]
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d0c3      	beq.n	800b14a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b1c2:	2300      	movs	r3, #0
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b083      	sub	sp, #12
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	68da      	ldr	r2, [r3, #12]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b1e2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2220      	movs	r2, #32
 800b1e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b1ec:	bf00      	nop
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr

0800b1f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	68da      	ldr	r2, [r3, #12]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b20e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	695a      	ldr	r2, [r3, #20]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f022 0201 	bic.w	r2, r2, #1
 800b21e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2220      	movs	r2, #32
 800b224:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b228:	bf00      	nop
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b240:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2200      	movs	r2, #0
 800b246:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2200      	movs	r2, #0
 800b24c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b24e:	68f8      	ldr	r0, [r7, #12]
 800b250:	f7ff fedc 	bl	800b00c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b254:	bf00      	nop
 800b256:	3710      	adds	r7, #16
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}

0800b25c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	2b21      	cmp	r3, #33	; 0x21
 800b26e:	d144      	bne.n	800b2fa <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	689b      	ldr	r3, [r3, #8]
 800b274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b278:	d11a      	bne.n	800b2b0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6a1b      	ldr	r3, [r3, #32]
 800b27e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	461a      	mov	r2, r3
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b28e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	691b      	ldr	r3, [r3, #16]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d105      	bne.n	800b2a4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6a1b      	ldr	r3, [r3, #32]
 800b29c:	1c9a      	adds	r2, r3, #2
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	621a      	str	r2, [r3, #32]
 800b2a2:	e00e      	b.n	800b2c2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6a1b      	ldr	r3, [r3, #32]
 800b2a8:	1c5a      	adds	r2, r3, #1
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	621a      	str	r2, [r3, #32]
 800b2ae:	e008      	b.n	800b2c2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6a1b      	ldr	r3, [r3, #32]
 800b2b4:	1c59      	adds	r1, r3, #1
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	6211      	str	r1, [r2, #32]
 800b2ba:	781a      	ldrb	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2c6:	b29b      	uxth	r3, r3
 800b2c8:	3b01      	subs	r3, #1
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d10f      	bne.n	800b2f6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	68da      	ldr	r2, [r3, #12]
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b2e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	68da      	ldr	r2, [r3, #12]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b2f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	e000      	b.n	800b2fc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b2fa:	2302      	movs	r3, #2
  }
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3714      	adds	r7, #20
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	68da      	ldr	r2, [r3, #12]
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b31e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2220      	movs	r2, #32
 800b324:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f7ff fe5b 	bl	800afe4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b32e:	2300      	movs	r3, #0
}
 800b330:	4618      	mov	r0, r3
 800b332:	3708      	adds	r7, #8
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}

0800b338 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b084      	sub	sp, #16
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b346:	b2db      	uxtb	r3, r3
 800b348:	2b22      	cmp	r3, #34	; 0x22
 800b34a:	d171      	bne.n	800b430 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	689b      	ldr	r3, [r3, #8]
 800b350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b354:	d123      	bne.n	800b39e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b35a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	691b      	ldr	r3, [r3, #16]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d10e      	bne.n	800b382 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	685b      	ldr	r3, [r3, #4]
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b370:	b29a      	uxth	r2, r3
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b37a:	1c9a      	adds	r2, r3, #2
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	629a      	str	r2, [r3, #40]	; 0x28
 800b380:	e029      	b.n	800b3d6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	b29b      	uxth	r3, r3
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	b29a      	uxth	r2, r3
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b396:	1c5a      	adds	r2, r3, #1
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	629a      	str	r2, [r3, #40]	; 0x28
 800b39c:	e01b      	b.n	800b3d6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	691b      	ldr	r3, [r3, #16]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d10a      	bne.n	800b3bc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6858      	ldr	r0, [r3, #4]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3b0:	1c59      	adds	r1, r3, #1
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	6291      	str	r1, [r2, #40]	; 0x28
 800b3b6:	b2c2      	uxtb	r2, r0
 800b3b8:	701a      	strb	r2, [r3, #0]
 800b3ba:	e00c      	b.n	800b3d6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	685b      	ldr	r3, [r3, #4]
 800b3c2:	b2da      	uxtb	r2, r3
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3c8:	1c58      	adds	r0, r3, #1
 800b3ca:	6879      	ldr	r1, [r7, #4]
 800b3cc:	6288      	str	r0, [r1, #40]	; 0x28
 800b3ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b3d2:	b2d2      	uxtb	r2, r2
 800b3d4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	3b01      	subs	r3, #1
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	4619      	mov	r1, r3
 800b3e4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d120      	bne.n	800b42c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f022 0220 	bic.w	r2, r2, #32
 800b3f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	68da      	ldr	r2, [r3, #12]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b408:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	695a      	ldr	r2, [r3, #20]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f022 0201 	bic.w	r2, r2, #1
 800b418:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2220      	movs	r2, #32
 800b41e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f7fa f812 	bl	800544c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b428:	2300      	movs	r3, #0
 800b42a:	e002      	b.n	800b432 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b42c:	2300      	movs	r3, #0
 800b42e:	e000      	b.n	800b432 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b430:	2302      	movs	r3, #2
  }
}
 800b432:	4618      	mov	r0, r3
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
	...

0800b43c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b440:	b0bd      	sub	sp, #244	; 0xf4
 800b442:	af00      	add	r7, sp, #0
 800b444:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	691b      	ldr	r3, [r3, #16]
 800b450:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b458:	68d9      	ldr	r1, [r3, #12]
 800b45a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	ea40 0301 	orr.w	r3, r0, r1
 800b464:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b46a:	689a      	ldr	r2, [r3, #8]
 800b46c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b470:	691b      	ldr	r3, [r3, #16]
 800b472:	431a      	orrs	r2, r3
 800b474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b478:	695b      	ldr	r3, [r3, #20]
 800b47a:	431a      	orrs	r2, r3
 800b47c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b480:	69db      	ldr	r3, [r3, #28]
 800b482:	4313      	orrs	r3, r2
 800b484:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800b488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b494:	f021 010c 	bic.w	r1, r1, #12
 800b498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b49c:	681a      	ldr	r2, [r3, #0]
 800b49e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b4a2:	430b      	orrs	r3, r1
 800b4a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b4a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	695b      	ldr	r3, [r3, #20]
 800b4ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b4b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4b6:	6999      	ldr	r1, [r3, #24]
 800b4b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	ea40 0301 	orr.w	r3, r0, r1
 800b4c2:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b4c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4c8:	69db      	ldr	r3, [r3, #28]
 800b4ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4ce:	f040 81a5 	bne.w	800b81c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b4d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4d6:	681a      	ldr	r2, [r3, #0]
 800b4d8:	4bcd      	ldr	r3, [pc, #820]	; (800b810 <UART_SetConfig+0x3d4>)
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d006      	beq.n	800b4ec <UART_SetConfig+0xb0>
 800b4de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	4bcb      	ldr	r3, [pc, #812]	; (800b814 <UART_SetConfig+0x3d8>)
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	f040 80cb 	bne.w	800b682 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b4ec:	f7fe f820 	bl	8009530 <HAL_RCC_GetPCLK2Freq>
 800b4f0:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b4f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b4f8:	461c      	mov	r4, r3
 800b4fa:	f04f 0500 	mov.w	r5, #0
 800b4fe:	4622      	mov	r2, r4
 800b500:	462b      	mov	r3, r5
 800b502:	1891      	adds	r1, r2, r2
 800b504:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b508:	415b      	adcs	r3, r3
 800b50a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b50e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b512:	1912      	adds	r2, r2, r4
 800b514:	eb45 0303 	adc.w	r3, r5, r3
 800b518:	f04f 0000 	mov.w	r0, #0
 800b51c:	f04f 0100 	mov.w	r1, #0
 800b520:	00d9      	lsls	r1, r3, #3
 800b522:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b526:	00d0      	lsls	r0, r2, #3
 800b528:	4602      	mov	r2, r0
 800b52a:	460b      	mov	r3, r1
 800b52c:	1911      	adds	r1, r2, r4
 800b52e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b532:	416b      	adcs	r3, r5
 800b534:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	461a      	mov	r2, r3
 800b540:	f04f 0300 	mov.w	r3, #0
 800b544:	1891      	adds	r1, r2, r2
 800b546:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b54a:	415b      	adcs	r3, r3
 800b54c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b550:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b554:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b558:	f7f5 fbb6 	bl	8000cc8 <__aeabi_uldivmod>
 800b55c:	4602      	mov	r2, r0
 800b55e:	460b      	mov	r3, r1
 800b560:	4bad      	ldr	r3, [pc, #692]	; (800b818 <UART_SetConfig+0x3dc>)
 800b562:	fba3 2302 	umull	r2, r3, r3, r2
 800b566:	095b      	lsrs	r3, r3, #5
 800b568:	011e      	lsls	r6, r3, #4
 800b56a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b56e:	461c      	mov	r4, r3
 800b570:	f04f 0500 	mov.w	r5, #0
 800b574:	4622      	mov	r2, r4
 800b576:	462b      	mov	r3, r5
 800b578:	1891      	adds	r1, r2, r2
 800b57a:	67b9      	str	r1, [r7, #120]	; 0x78
 800b57c:	415b      	adcs	r3, r3
 800b57e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b580:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b584:	1912      	adds	r2, r2, r4
 800b586:	eb45 0303 	adc.w	r3, r5, r3
 800b58a:	f04f 0000 	mov.w	r0, #0
 800b58e:	f04f 0100 	mov.w	r1, #0
 800b592:	00d9      	lsls	r1, r3, #3
 800b594:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b598:	00d0      	lsls	r0, r2, #3
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	1911      	adds	r1, r2, r4
 800b5a0:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b5a4:	416b      	adcs	r3, r5
 800b5a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5ae:	685b      	ldr	r3, [r3, #4]
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	f04f 0300 	mov.w	r3, #0
 800b5b6:	1891      	adds	r1, r2, r2
 800b5b8:	6739      	str	r1, [r7, #112]	; 0x70
 800b5ba:	415b      	adcs	r3, r3
 800b5bc:	677b      	str	r3, [r7, #116]	; 0x74
 800b5be:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800b5c2:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800b5c6:	f7f5 fb7f 	bl	8000cc8 <__aeabi_uldivmod>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	4b92      	ldr	r3, [pc, #584]	; (800b818 <UART_SetConfig+0x3dc>)
 800b5d0:	fba3 1302 	umull	r1, r3, r3, r2
 800b5d4:	095b      	lsrs	r3, r3, #5
 800b5d6:	2164      	movs	r1, #100	; 0x64
 800b5d8:	fb01 f303 	mul.w	r3, r1, r3
 800b5dc:	1ad3      	subs	r3, r2, r3
 800b5de:	00db      	lsls	r3, r3, #3
 800b5e0:	3332      	adds	r3, #50	; 0x32
 800b5e2:	4a8d      	ldr	r2, [pc, #564]	; (800b818 <UART_SetConfig+0x3dc>)
 800b5e4:	fba2 2303 	umull	r2, r3, r2, r3
 800b5e8:	095b      	lsrs	r3, r3, #5
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b5f0:	441e      	add	r6, r3
 800b5f2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f04f 0100 	mov.w	r1, #0
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	1894      	adds	r4, r2, r2
 800b602:	66bc      	str	r4, [r7, #104]	; 0x68
 800b604:	415b      	adcs	r3, r3
 800b606:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b608:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800b60c:	1812      	adds	r2, r2, r0
 800b60e:	eb41 0303 	adc.w	r3, r1, r3
 800b612:	f04f 0400 	mov.w	r4, #0
 800b616:	f04f 0500 	mov.w	r5, #0
 800b61a:	00dd      	lsls	r5, r3, #3
 800b61c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b620:	00d4      	lsls	r4, r2, #3
 800b622:	4622      	mov	r2, r4
 800b624:	462b      	mov	r3, r5
 800b626:	1814      	adds	r4, r2, r0
 800b628:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800b62c:	414b      	adcs	r3, r1
 800b62e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	461a      	mov	r2, r3
 800b63a:	f04f 0300 	mov.w	r3, #0
 800b63e:	1891      	adds	r1, r2, r2
 800b640:	6639      	str	r1, [r7, #96]	; 0x60
 800b642:	415b      	adcs	r3, r3
 800b644:	667b      	str	r3, [r7, #100]	; 0x64
 800b646:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800b64a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b64e:	f7f5 fb3b 	bl	8000cc8 <__aeabi_uldivmod>
 800b652:	4602      	mov	r2, r0
 800b654:	460b      	mov	r3, r1
 800b656:	4b70      	ldr	r3, [pc, #448]	; (800b818 <UART_SetConfig+0x3dc>)
 800b658:	fba3 1302 	umull	r1, r3, r3, r2
 800b65c:	095b      	lsrs	r3, r3, #5
 800b65e:	2164      	movs	r1, #100	; 0x64
 800b660:	fb01 f303 	mul.w	r3, r1, r3
 800b664:	1ad3      	subs	r3, r2, r3
 800b666:	00db      	lsls	r3, r3, #3
 800b668:	3332      	adds	r3, #50	; 0x32
 800b66a:	4a6b      	ldr	r2, [pc, #428]	; (800b818 <UART_SetConfig+0x3dc>)
 800b66c:	fba2 2303 	umull	r2, r3, r2, r3
 800b670:	095b      	lsrs	r3, r3, #5
 800b672:	f003 0207 	and.w	r2, r3, #7
 800b676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	4432      	add	r2, r6
 800b67e:	609a      	str	r2, [r3, #8]
 800b680:	e26d      	b.n	800bb5e <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b682:	f7fd ff41 	bl	8009508 <HAL_RCC_GetPCLK1Freq>
 800b686:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b68a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b68e:	461c      	mov	r4, r3
 800b690:	f04f 0500 	mov.w	r5, #0
 800b694:	4622      	mov	r2, r4
 800b696:	462b      	mov	r3, r5
 800b698:	1891      	adds	r1, r2, r2
 800b69a:	65b9      	str	r1, [r7, #88]	; 0x58
 800b69c:	415b      	adcs	r3, r3
 800b69e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b6a4:	1912      	adds	r2, r2, r4
 800b6a6:	eb45 0303 	adc.w	r3, r5, r3
 800b6aa:	f04f 0000 	mov.w	r0, #0
 800b6ae:	f04f 0100 	mov.w	r1, #0
 800b6b2:	00d9      	lsls	r1, r3, #3
 800b6b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b6b8:	00d0      	lsls	r0, r2, #3
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	460b      	mov	r3, r1
 800b6be:	1911      	adds	r1, r2, r4
 800b6c0:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b6c4:	416b      	adcs	r3, r5
 800b6c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b6ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	f04f 0300 	mov.w	r3, #0
 800b6d6:	1891      	adds	r1, r2, r2
 800b6d8:	6539      	str	r1, [r7, #80]	; 0x50
 800b6da:	415b      	adcs	r3, r3
 800b6dc:	657b      	str	r3, [r7, #84]	; 0x54
 800b6de:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b6e2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800b6e6:	f7f5 faef 	bl	8000cc8 <__aeabi_uldivmod>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	4b4a      	ldr	r3, [pc, #296]	; (800b818 <UART_SetConfig+0x3dc>)
 800b6f0:	fba3 2302 	umull	r2, r3, r3, r2
 800b6f4:	095b      	lsrs	r3, r3, #5
 800b6f6:	011e      	lsls	r6, r3, #4
 800b6f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b6fc:	461c      	mov	r4, r3
 800b6fe:	f04f 0500 	mov.w	r5, #0
 800b702:	4622      	mov	r2, r4
 800b704:	462b      	mov	r3, r5
 800b706:	1891      	adds	r1, r2, r2
 800b708:	64b9      	str	r1, [r7, #72]	; 0x48
 800b70a:	415b      	adcs	r3, r3
 800b70c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b70e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b712:	1912      	adds	r2, r2, r4
 800b714:	eb45 0303 	adc.w	r3, r5, r3
 800b718:	f04f 0000 	mov.w	r0, #0
 800b71c:	f04f 0100 	mov.w	r1, #0
 800b720:	00d9      	lsls	r1, r3, #3
 800b722:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b726:	00d0      	lsls	r0, r2, #3
 800b728:	4602      	mov	r2, r0
 800b72a:	460b      	mov	r3, r1
 800b72c:	1911      	adds	r1, r2, r4
 800b72e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800b732:	416b      	adcs	r3, r5
 800b734:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	461a      	mov	r2, r3
 800b740:	f04f 0300 	mov.w	r3, #0
 800b744:	1891      	adds	r1, r2, r2
 800b746:	6439      	str	r1, [r7, #64]	; 0x40
 800b748:	415b      	adcs	r3, r3
 800b74a:	647b      	str	r3, [r7, #68]	; 0x44
 800b74c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b750:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800b754:	f7f5 fab8 	bl	8000cc8 <__aeabi_uldivmod>
 800b758:	4602      	mov	r2, r0
 800b75a:	460b      	mov	r3, r1
 800b75c:	4b2e      	ldr	r3, [pc, #184]	; (800b818 <UART_SetConfig+0x3dc>)
 800b75e:	fba3 1302 	umull	r1, r3, r3, r2
 800b762:	095b      	lsrs	r3, r3, #5
 800b764:	2164      	movs	r1, #100	; 0x64
 800b766:	fb01 f303 	mul.w	r3, r1, r3
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	00db      	lsls	r3, r3, #3
 800b76e:	3332      	adds	r3, #50	; 0x32
 800b770:	4a29      	ldr	r2, [pc, #164]	; (800b818 <UART_SetConfig+0x3dc>)
 800b772:	fba2 2303 	umull	r2, r3, r2, r3
 800b776:	095b      	lsrs	r3, r3, #5
 800b778:	005b      	lsls	r3, r3, #1
 800b77a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b77e:	441e      	add	r6, r3
 800b780:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b784:	4618      	mov	r0, r3
 800b786:	f04f 0100 	mov.w	r1, #0
 800b78a:	4602      	mov	r2, r0
 800b78c:	460b      	mov	r3, r1
 800b78e:	1894      	adds	r4, r2, r2
 800b790:	63bc      	str	r4, [r7, #56]	; 0x38
 800b792:	415b      	adcs	r3, r3
 800b794:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b796:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b79a:	1812      	adds	r2, r2, r0
 800b79c:	eb41 0303 	adc.w	r3, r1, r3
 800b7a0:	f04f 0400 	mov.w	r4, #0
 800b7a4:	f04f 0500 	mov.w	r5, #0
 800b7a8:	00dd      	lsls	r5, r3, #3
 800b7aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b7ae:	00d4      	lsls	r4, r2, #3
 800b7b0:	4622      	mov	r2, r4
 800b7b2:	462b      	mov	r3, r5
 800b7b4:	1814      	adds	r4, r2, r0
 800b7b6:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800b7ba:	414b      	adcs	r3, r1
 800b7bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b7c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	f04f 0300 	mov.w	r3, #0
 800b7cc:	1891      	adds	r1, r2, r2
 800b7ce:	6339      	str	r1, [r7, #48]	; 0x30
 800b7d0:	415b      	adcs	r3, r3
 800b7d2:	637b      	str	r3, [r7, #52]	; 0x34
 800b7d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b7d8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b7dc:	f7f5 fa74 	bl	8000cc8 <__aeabi_uldivmod>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	4b0c      	ldr	r3, [pc, #48]	; (800b818 <UART_SetConfig+0x3dc>)
 800b7e6:	fba3 1302 	umull	r1, r3, r3, r2
 800b7ea:	095b      	lsrs	r3, r3, #5
 800b7ec:	2164      	movs	r1, #100	; 0x64
 800b7ee:	fb01 f303 	mul.w	r3, r1, r3
 800b7f2:	1ad3      	subs	r3, r2, r3
 800b7f4:	00db      	lsls	r3, r3, #3
 800b7f6:	3332      	adds	r3, #50	; 0x32
 800b7f8:	4a07      	ldr	r2, [pc, #28]	; (800b818 <UART_SetConfig+0x3dc>)
 800b7fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b7fe:	095b      	lsrs	r3, r3, #5
 800b800:	f003 0207 	and.w	r2, r3, #7
 800b804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	4432      	add	r2, r6
 800b80c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b80e:	e1a6      	b.n	800bb5e <UART_SetConfig+0x722>
 800b810:	40011000 	.word	0x40011000
 800b814:	40011400 	.word	0x40011400
 800b818:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	4bd1      	ldr	r3, [pc, #836]	; (800bb68 <UART_SetConfig+0x72c>)
 800b824:	429a      	cmp	r2, r3
 800b826:	d006      	beq.n	800b836 <UART_SetConfig+0x3fa>
 800b828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	4bcf      	ldr	r3, [pc, #828]	; (800bb6c <UART_SetConfig+0x730>)
 800b830:	429a      	cmp	r2, r3
 800b832:	f040 80ca 	bne.w	800b9ca <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b836:	f7fd fe7b 	bl	8009530 <HAL_RCC_GetPCLK2Freq>
 800b83a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b83e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b842:	461c      	mov	r4, r3
 800b844:	f04f 0500 	mov.w	r5, #0
 800b848:	4622      	mov	r2, r4
 800b84a:	462b      	mov	r3, r5
 800b84c:	1891      	adds	r1, r2, r2
 800b84e:	62b9      	str	r1, [r7, #40]	; 0x28
 800b850:	415b      	adcs	r3, r3
 800b852:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b858:	1912      	adds	r2, r2, r4
 800b85a:	eb45 0303 	adc.w	r3, r5, r3
 800b85e:	f04f 0000 	mov.w	r0, #0
 800b862:	f04f 0100 	mov.w	r1, #0
 800b866:	00d9      	lsls	r1, r3, #3
 800b868:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b86c:	00d0      	lsls	r0, r2, #3
 800b86e:	4602      	mov	r2, r0
 800b870:	460b      	mov	r3, r1
 800b872:	eb12 0a04 	adds.w	sl, r2, r4
 800b876:	eb43 0b05 	adc.w	fp, r3, r5
 800b87a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	4618      	mov	r0, r3
 800b882:	f04f 0100 	mov.w	r1, #0
 800b886:	f04f 0200 	mov.w	r2, #0
 800b88a:	f04f 0300 	mov.w	r3, #0
 800b88e:	008b      	lsls	r3, r1, #2
 800b890:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b894:	0082      	lsls	r2, r0, #2
 800b896:	4650      	mov	r0, sl
 800b898:	4659      	mov	r1, fp
 800b89a:	f7f5 fa15 	bl	8000cc8 <__aeabi_uldivmod>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	4bb3      	ldr	r3, [pc, #716]	; (800bb70 <UART_SetConfig+0x734>)
 800b8a4:	fba3 2302 	umull	r2, r3, r3, r2
 800b8a8:	095b      	lsrs	r3, r3, #5
 800b8aa:	011e      	lsls	r6, r3, #4
 800b8ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f04f 0100 	mov.w	r1, #0
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	1894      	adds	r4, r2, r2
 800b8bc:	623c      	str	r4, [r7, #32]
 800b8be:	415b      	adcs	r3, r3
 800b8c0:	627b      	str	r3, [r7, #36]	; 0x24
 800b8c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b8c6:	1812      	adds	r2, r2, r0
 800b8c8:	eb41 0303 	adc.w	r3, r1, r3
 800b8cc:	f04f 0400 	mov.w	r4, #0
 800b8d0:	f04f 0500 	mov.w	r5, #0
 800b8d4:	00dd      	lsls	r5, r3, #3
 800b8d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b8da:	00d4      	lsls	r4, r2, #3
 800b8dc:	4622      	mov	r2, r4
 800b8de:	462b      	mov	r3, r5
 800b8e0:	1814      	adds	r4, r2, r0
 800b8e2:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800b8e6:	414b      	adcs	r3, r1
 800b8e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b8ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f04f 0100 	mov.w	r1, #0
 800b8f8:	f04f 0200 	mov.w	r2, #0
 800b8fc:	f04f 0300 	mov.w	r3, #0
 800b900:	008b      	lsls	r3, r1, #2
 800b902:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b906:	0082      	lsls	r2, r0, #2
 800b908:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800b90c:	f7f5 f9dc 	bl	8000cc8 <__aeabi_uldivmod>
 800b910:	4602      	mov	r2, r0
 800b912:	460b      	mov	r3, r1
 800b914:	4b96      	ldr	r3, [pc, #600]	; (800bb70 <UART_SetConfig+0x734>)
 800b916:	fba3 1302 	umull	r1, r3, r3, r2
 800b91a:	095b      	lsrs	r3, r3, #5
 800b91c:	2164      	movs	r1, #100	; 0x64
 800b91e:	fb01 f303 	mul.w	r3, r1, r3
 800b922:	1ad3      	subs	r3, r2, r3
 800b924:	011b      	lsls	r3, r3, #4
 800b926:	3332      	adds	r3, #50	; 0x32
 800b928:	4a91      	ldr	r2, [pc, #580]	; (800bb70 <UART_SetConfig+0x734>)
 800b92a:	fba2 2303 	umull	r2, r3, r2, r3
 800b92e:	095b      	lsrs	r3, r3, #5
 800b930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b934:	441e      	add	r6, r3
 800b936:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b93a:	4618      	mov	r0, r3
 800b93c:	f04f 0100 	mov.w	r1, #0
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	1894      	adds	r4, r2, r2
 800b946:	61bc      	str	r4, [r7, #24]
 800b948:	415b      	adcs	r3, r3
 800b94a:	61fb      	str	r3, [r7, #28]
 800b94c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b950:	1812      	adds	r2, r2, r0
 800b952:	eb41 0303 	adc.w	r3, r1, r3
 800b956:	f04f 0400 	mov.w	r4, #0
 800b95a:	f04f 0500 	mov.w	r5, #0
 800b95e:	00dd      	lsls	r5, r3, #3
 800b960:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b964:	00d4      	lsls	r4, r2, #3
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	1814      	adds	r4, r2, r0
 800b96c:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800b970:	414b      	adcs	r3, r1
 800b972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	4618      	mov	r0, r3
 800b97e:	f04f 0100 	mov.w	r1, #0
 800b982:	f04f 0200 	mov.w	r2, #0
 800b986:	f04f 0300 	mov.w	r3, #0
 800b98a:	008b      	lsls	r3, r1, #2
 800b98c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b990:	0082      	lsls	r2, r0, #2
 800b992:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800b996:	f7f5 f997 	bl	8000cc8 <__aeabi_uldivmod>
 800b99a:	4602      	mov	r2, r0
 800b99c:	460b      	mov	r3, r1
 800b99e:	4b74      	ldr	r3, [pc, #464]	; (800bb70 <UART_SetConfig+0x734>)
 800b9a0:	fba3 1302 	umull	r1, r3, r3, r2
 800b9a4:	095b      	lsrs	r3, r3, #5
 800b9a6:	2164      	movs	r1, #100	; 0x64
 800b9a8:	fb01 f303 	mul.w	r3, r1, r3
 800b9ac:	1ad3      	subs	r3, r2, r3
 800b9ae:	011b      	lsls	r3, r3, #4
 800b9b0:	3332      	adds	r3, #50	; 0x32
 800b9b2:	4a6f      	ldr	r2, [pc, #444]	; (800bb70 <UART_SetConfig+0x734>)
 800b9b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b9b8:	095b      	lsrs	r3, r3, #5
 800b9ba:	f003 020f 	and.w	r2, r3, #15
 800b9be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	4432      	add	r2, r6
 800b9c6:	609a      	str	r2, [r3, #8]
 800b9c8:	e0c9      	b.n	800bb5e <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b9ca:	f7fd fd9d 	bl	8009508 <HAL_RCC_GetPCLK1Freq>
 800b9ce:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b9d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b9d6:	461c      	mov	r4, r3
 800b9d8:	f04f 0500 	mov.w	r5, #0
 800b9dc:	4622      	mov	r2, r4
 800b9de:	462b      	mov	r3, r5
 800b9e0:	1891      	adds	r1, r2, r2
 800b9e2:	6139      	str	r1, [r7, #16]
 800b9e4:	415b      	adcs	r3, r3
 800b9e6:	617b      	str	r3, [r7, #20]
 800b9e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b9ec:	1912      	adds	r2, r2, r4
 800b9ee:	eb45 0303 	adc.w	r3, r5, r3
 800b9f2:	f04f 0000 	mov.w	r0, #0
 800b9f6:	f04f 0100 	mov.w	r1, #0
 800b9fa:	00d9      	lsls	r1, r3, #3
 800b9fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ba00:	00d0      	lsls	r0, r2, #3
 800ba02:	4602      	mov	r2, r0
 800ba04:	460b      	mov	r3, r1
 800ba06:	eb12 0804 	adds.w	r8, r2, r4
 800ba0a:	eb43 0905 	adc.w	r9, r3, r5
 800ba0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	4618      	mov	r0, r3
 800ba16:	f04f 0100 	mov.w	r1, #0
 800ba1a:	f04f 0200 	mov.w	r2, #0
 800ba1e:	f04f 0300 	mov.w	r3, #0
 800ba22:	008b      	lsls	r3, r1, #2
 800ba24:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ba28:	0082      	lsls	r2, r0, #2
 800ba2a:	4640      	mov	r0, r8
 800ba2c:	4649      	mov	r1, r9
 800ba2e:	f7f5 f94b 	bl	8000cc8 <__aeabi_uldivmod>
 800ba32:	4602      	mov	r2, r0
 800ba34:	460b      	mov	r3, r1
 800ba36:	4b4e      	ldr	r3, [pc, #312]	; (800bb70 <UART_SetConfig+0x734>)
 800ba38:	fba3 2302 	umull	r2, r3, r3, r2
 800ba3c:	095b      	lsrs	r3, r3, #5
 800ba3e:	011e      	lsls	r6, r3, #4
 800ba40:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ba44:	4618      	mov	r0, r3
 800ba46:	f04f 0100 	mov.w	r1, #0
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	1894      	adds	r4, r2, r2
 800ba50:	60bc      	str	r4, [r7, #8]
 800ba52:	415b      	adcs	r3, r3
 800ba54:	60fb      	str	r3, [r7, #12]
 800ba56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba5a:	1812      	adds	r2, r2, r0
 800ba5c:	eb41 0303 	adc.w	r3, r1, r3
 800ba60:	f04f 0400 	mov.w	r4, #0
 800ba64:	f04f 0500 	mov.w	r5, #0
 800ba68:	00dd      	lsls	r5, r3, #3
 800ba6a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ba6e:	00d4      	lsls	r4, r2, #3
 800ba70:	4622      	mov	r2, r4
 800ba72:	462b      	mov	r3, r5
 800ba74:	1814      	adds	r4, r2, r0
 800ba76:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800ba7a:	414b      	adcs	r3, r1
 800ba7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ba80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba84:	685b      	ldr	r3, [r3, #4]
 800ba86:	4618      	mov	r0, r3
 800ba88:	f04f 0100 	mov.w	r1, #0
 800ba8c:	f04f 0200 	mov.w	r2, #0
 800ba90:	f04f 0300 	mov.w	r3, #0
 800ba94:	008b      	lsls	r3, r1, #2
 800ba96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ba9a:	0082      	lsls	r2, r0, #2
 800ba9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800baa0:	f7f5 f912 	bl	8000cc8 <__aeabi_uldivmod>
 800baa4:	4602      	mov	r2, r0
 800baa6:	460b      	mov	r3, r1
 800baa8:	4b31      	ldr	r3, [pc, #196]	; (800bb70 <UART_SetConfig+0x734>)
 800baaa:	fba3 1302 	umull	r1, r3, r3, r2
 800baae:	095b      	lsrs	r3, r3, #5
 800bab0:	2164      	movs	r1, #100	; 0x64
 800bab2:	fb01 f303 	mul.w	r3, r1, r3
 800bab6:	1ad3      	subs	r3, r2, r3
 800bab8:	011b      	lsls	r3, r3, #4
 800baba:	3332      	adds	r3, #50	; 0x32
 800babc:	4a2c      	ldr	r2, [pc, #176]	; (800bb70 <UART_SetConfig+0x734>)
 800babe:	fba2 2303 	umull	r2, r3, r2, r3
 800bac2:	095b      	lsrs	r3, r3, #5
 800bac4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bac8:	441e      	add	r6, r3
 800baca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bace:	4618      	mov	r0, r3
 800bad0:	f04f 0100 	mov.w	r1, #0
 800bad4:	4602      	mov	r2, r0
 800bad6:	460b      	mov	r3, r1
 800bad8:	1894      	adds	r4, r2, r2
 800bada:	603c      	str	r4, [r7, #0]
 800badc:	415b      	adcs	r3, r3
 800bade:	607b      	str	r3, [r7, #4]
 800bae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bae4:	1812      	adds	r2, r2, r0
 800bae6:	eb41 0303 	adc.w	r3, r1, r3
 800baea:	f04f 0400 	mov.w	r4, #0
 800baee:	f04f 0500 	mov.w	r5, #0
 800baf2:	00dd      	lsls	r5, r3, #3
 800baf4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800baf8:	00d4      	lsls	r4, r2, #3
 800bafa:	4622      	mov	r2, r4
 800bafc:	462b      	mov	r3, r5
 800bafe:	1814      	adds	r4, r2, r0
 800bb00:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800bb04:	414b      	adcs	r3, r1
 800bb06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bb0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	4618      	mov	r0, r3
 800bb12:	f04f 0100 	mov.w	r1, #0
 800bb16:	f04f 0200 	mov.w	r2, #0
 800bb1a:	f04f 0300 	mov.w	r3, #0
 800bb1e:	008b      	lsls	r3, r1, #2
 800bb20:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bb24:	0082      	lsls	r2, r0, #2
 800bb26:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800bb2a:	f7f5 f8cd 	bl	8000cc8 <__aeabi_uldivmod>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	4b0f      	ldr	r3, [pc, #60]	; (800bb70 <UART_SetConfig+0x734>)
 800bb34:	fba3 1302 	umull	r1, r3, r3, r2
 800bb38:	095b      	lsrs	r3, r3, #5
 800bb3a:	2164      	movs	r1, #100	; 0x64
 800bb3c:	fb01 f303 	mul.w	r3, r1, r3
 800bb40:	1ad3      	subs	r3, r2, r3
 800bb42:	011b      	lsls	r3, r3, #4
 800bb44:	3332      	adds	r3, #50	; 0x32
 800bb46:	4a0a      	ldr	r2, [pc, #40]	; (800bb70 <UART_SetConfig+0x734>)
 800bb48:	fba2 2303 	umull	r2, r3, r2, r3
 800bb4c:	095b      	lsrs	r3, r3, #5
 800bb4e:	f003 020f 	and.w	r2, r3, #15
 800bb52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4432      	add	r2, r6
 800bb5a:	609a      	str	r2, [r3, #8]
}
 800bb5c:	e7ff      	b.n	800bb5e <UART_SetConfig+0x722>
 800bb5e:	bf00      	nop
 800bb60:	37f4      	adds	r7, #244	; 0xf4
 800bb62:	46bd      	mov	sp, r7
 800bb64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb68:	40011000 	.word	0x40011000
 800bb6c:	40011400 	.word	0x40011400
 800bb70:	51eb851f 	.word	0x51eb851f

0800bb74 <_ZdlPv>:
 800bb74:	f001 bdea 	b.w	800d74c <free>

0800bb78 <_Znwj>:
 800bb78:	2801      	cmp	r0, #1
 800bb7a:	bf38      	it	cc
 800bb7c:	2001      	movcc	r0, #1
 800bb7e:	b510      	push	{r4, lr}
 800bb80:	4604      	mov	r4, r0
 800bb82:	4620      	mov	r0, r4
 800bb84:	f001 fdda 	bl	800d73c <malloc>
 800bb88:	b930      	cbnz	r0, 800bb98 <_Znwj+0x20>
 800bb8a:	f000 fa5d 	bl	800c048 <_ZSt15get_new_handlerv>
 800bb8e:	b908      	cbnz	r0, 800bb94 <_Znwj+0x1c>
 800bb90:	f001 fda2 	bl	800d6d8 <abort>
 800bb94:	4780      	blx	r0
 800bb96:	e7f4      	b.n	800bb82 <_Znwj+0xa>
 800bb98:	bd10      	pop	{r4, pc}

0800bb9a <_ZNSaIcEC1Ev>:
 800bb9a:	4770      	bx	lr

0800bb9c <_ZNSaIcED1Ev>:
 800bb9c:	4770      	bx	lr

0800bb9e <_ZSt17__throw_bad_allocv>:
 800bb9e:	b508      	push	{r3, lr}
 800bba0:	f001 fd9a 	bl	800d6d8 <abort>

0800bba4 <_ZSt19__throw_logic_errorPKc>:
 800bba4:	b508      	push	{r3, lr}
 800bba6:	f001 fd97 	bl	800d6d8 <abort>

0800bbaa <_ZSt20__throw_length_errorPKc>:
 800bbaa:	b508      	push	{r3, lr}
 800bbac:	f001 fd94 	bl	800d6d8 <abort>

0800bbb0 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 800bbb0:	b10a      	cbz	r2, 800bbb6 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 800bbb2:	f001 bdd3 	b.w	800d75c <memcpy>
 800bbb6:	4770      	bx	lr

0800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800bbb8:	b508      	push	{r3, lr}
 800bbba:	680b      	ldr	r3, [r1, #0]
 800bbbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbc0:	d302      	bcc.n	800bbc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800bbc2:	480d      	ldr	r0, [pc, #52]	; (800bbf8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800bbc4:	f7ff fff1 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d90b      	bls.n	800bbe4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800bbcc:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800bbd0:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800bbd4:	d206      	bcs.n	800bbe4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800bbd6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bbda:	bf2a      	itet	cs
 800bbdc:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800bbe0:	6008      	strcc	r0, [r1, #0]
 800bbe2:	600b      	strcs	r3, [r1, #0]
 800bbe4:	6808      	ldr	r0, [r1, #0]
 800bbe6:	3001      	adds	r0, #1
 800bbe8:	d501      	bpl.n	800bbee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800bbea:	f7ff ffd8 	bl	800bb9e <_ZSt17__throw_bad_allocv>
 800bbee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800bbf2:	f7ff bfc1 	b.w	800bb78 <_Znwj>
 800bbf6:	bf00      	nop
 800bbf8:	080129c0 	.word	0x080129c0

0800bbfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800bbfc:	f850 3b08 	ldr.w	r3, [r0], #8
 800bc00:	4283      	cmp	r3, r0
 800bc02:	d002      	beq.n	800bc0a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800bc04:	4618      	mov	r0, r3
 800bc06:	f7ff bfb5 	b.w	800bb74 <_ZdlPv>
 800bc0a:	4770      	bx	lr

0800bc0c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 800bc0c:	6840      	ldr	r0, [r0, #4]
 800bc0e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800bc12:	3901      	subs	r1, #1
 800bc14:	1a09      	subs	r1, r1, r0
 800bc16:	4291      	cmp	r1, r2
 800bc18:	b508      	push	{r3, lr}
 800bc1a:	d202      	bcs.n	800bc22 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7ff ffc4 	bl	800bbaa <_ZSt20__throw_length_errorPKc>
 800bc22:	bd08      	pop	{r3, pc}

0800bc24 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 800bc24:	6803      	ldr	r3, [r0, #0]
 800bc26:	428b      	cmp	r3, r1
 800bc28:	d806      	bhi.n	800bc38 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 800bc2a:	6840      	ldr	r0, [r0, #4]
 800bc2c:	4418      	add	r0, r3
 800bc2e:	4281      	cmp	r1, r0
 800bc30:	bf94      	ite	ls
 800bc32:	2000      	movls	r0, #0
 800bc34:	2001      	movhi	r0, #1
 800bc36:	4770      	bx	lr
 800bc38:	2001      	movs	r0, #1
 800bc3a:	4770      	bx	lr

0800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800bc3c:	2a01      	cmp	r2, #1
 800bc3e:	b510      	push	{r4, lr}
 800bc40:	d102      	bne.n	800bc48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 800bc42:	780a      	ldrb	r2, [r1, #0]
 800bc44:	7002      	strb	r2, [r0, #0]
 800bc46:	bd10      	pop	{r4, pc}
 800bc48:	f7ff ffb2 	bl	800bbb0 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800bc4c:	e7fb      	b.n	800bc46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

0800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 800bc4e:	2a01      	cmp	r2, #1
 800bc50:	b430      	push	{r4, r5}
 800bc52:	d103      	bne.n	800bc5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 800bc54:	780b      	ldrb	r3, [r1, #0]
 800bc56:	7003      	strb	r3, [r0, #0]
 800bc58:	bc30      	pop	{r4, r5}
 800bc5a:	4770      	bx	lr
 800bc5c:	2a00      	cmp	r2, #0
 800bc5e:	d0fb      	beq.n	800bc58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 800bc60:	bc30      	pop	{r4, r5}
 800bc62:	f001 bd89 	b.w	800d778 <memmove>

0800bc66 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800bc66:	b508      	push	{r3, lr}
 800bc68:	1a52      	subs	r2, r2, r1
 800bc6a:	f7ff ffe7 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bc6e:	bd08      	pop	{r3, pc}

0800bc70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800bc70:	b508      	push	{r3, lr}
 800bc72:	1a52      	subs	r2, r2, r1
 800bc74:	f7ff ffe2 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bc78:	bd08      	pop	{r3, pc}

0800bc7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 800bc7a:	4288      	cmp	r0, r1
 800bc7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc7e:	4604      	mov	r4, r0
 800bc80:	460e      	mov	r6, r1
 800bc82:	d01e      	beq.n	800bcc2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x48>
 800bc84:	4603      	mov	r3, r0
 800bc86:	684d      	ldr	r5, [r1, #4]
 800bc88:	f853 2b08 	ldr.w	r2, [r3], #8
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	bf14      	ite	ne
 800bc90:	6882      	ldrne	r2, [r0, #8]
 800bc92:	220f      	moveq	r2, #15
 800bc94:	42aa      	cmp	r2, r5
 800bc96:	d20a      	bcs.n	800bcae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x34>
 800bc98:	a901      	add	r1, sp, #4
 800bc9a:	9501      	str	r5, [sp, #4]
 800bc9c:	f7ff ff8c 	bl	800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bca0:	4607      	mov	r7, r0
 800bca2:	4620      	mov	r0, r4
 800bca4:	f7ff ffaa 	bl	800bbfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bca8:	9b01      	ldr	r3, [sp, #4]
 800bcaa:	6027      	str	r7, [r4, #0]
 800bcac:	60a3      	str	r3, [r4, #8]
 800bcae:	b125      	cbz	r5, 800bcba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x40>
 800bcb0:	6831      	ldr	r1, [r6, #0]
 800bcb2:	6820      	ldr	r0, [r4, #0]
 800bcb4:	462a      	mov	r2, r5
 800bcb6:	f7ff ffc1 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bcba:	6823      	ldr	r3, [r4, #0]
 800bcbc:	6065      	str	r5, [r4, #4]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	555a      	strb	r2, [r3, r5]
 800bcc2:	b003      	add	sp, #12
 800bcc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bcc6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800bcc6:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcca:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800bccc:	461f      	mov	r7, r3
 800bcce:	6843      	ldr	r3, [r0, #4]
 800bcd0:	eb01 0802 	add.w	r8, r1, r2
 800bcd4:	1ab2      	subs	r2, r6, r2
 800bcd6:	441a      	add	r2, r3
 800bcd8:	eba3 0908 	sub.w	r9, r3, r8
 800bcdc:	4603      	mov	r3, r0
 800bcde:	9201      	str	r2, [sp, #4]
 800bce0:	f853 2b08 	ldr.w	r2, [r3], #8
 800bce4:	429a      	cmp	r2, r3
 800bce6:	bf18      	it	ne
 800bce8:	6882      	ldrne	r2, [r0, #8]
 800bcea:	460d      	mov	r5, r1
 800bcec:	bf08      	it	eq
 800bcee:	220f      	moveq	r2, #15
 800bcf0:	a901      	add	r1, sp, #4
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	f7ff ff60 	bl	800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bcf8:	4682      	mov	sl, r0
 800bcfa:	b11d      	cbz	r5, 800bd04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800bcfc:	6821      	ldr	r1, [r4, #0]
 800bcfe:	462a      	mov	r2, r5
 800bd00:	f7ff ff9c 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bd04:	b137      	cbz	r7, 800bd14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800bd06:	b12e      	cbz	r6, 800bd14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800bd08:	4632      	mov	r2, r6
 800bd0a:	4639      	mov	r1, r7
 800bd0c:	eb0a 0005 	add.w	r0, sl, r5
 800bd10:	f7ff ff94 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bd14:	f1b9 0f00 	cmp.w	r9, #0
 800bd18:	d007      	beq.n	800bd2a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800bd1a:	6821      	ldr	r1, [r4, #0]
 800bd1c:	4435      	add	r5, r6
 800bd1e:	464a      	mov	r2, r9
 800bd20:	4441      	add	r1, r8
 800bd22:	eb0a 0005 	add.w	r0, sl, r5
 800bd26:	f7ff ff89 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f7ff ff66 	bl	800bbfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bd30:	9b01      	ldr	r3, [sp, #4]
 800bd32:	f8c4 a000 	str.w	sl, [r4]
 800bd36:	60a3      	str	r3, [r4, #8]
 800bd38:	b002      	add	sp, #8
 800bd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bd3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800bd3e:	f100 0208 	add.w	r2, r0, #8
 800bd42:	6002      	str	r2, [r0, #0]
 800bd44:	2200      	movs	r2, #0
 800bd46:	6042      	str	r2, [r0, #4]
 800bd48:	7202      	strb	r2, [r0, #8]
 800bd4a:	4770      	bx	lr

0800bd4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 800bd4c:	b570      	push	{r4, r5, r6, lr}
 800bd4e:	4604      	mov	r4, r0
 800bd50:	460e      	mov	r6, r1
 800bd52:	3008      	adds	r0, #8
 800bd54:	6020      	str	r0, [r4, #0]
 800bd56:	f856 3b08 	ldr.w	r3, [r6], #8
 800bd5a:	429e      	cmp	r6, r3
 800bd5c:	460d      	mov	r5, r1
 800bd5e:	d10b      	bne.n	800bd78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 800bd60:	2210      	movs	r2, #16
 800bd62:	4631      	mov	r1, r6
 800bd64:	f7ff ff24 	bl	800bbb0 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800bd68:	686b      	ldr	r3, [r5, #4]
 800bd6a:	6063      	str	r3, [r4, #4]
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	602e      	str	r6, [r5, #0]
 800bd70:	606b      	str	r3, [r5, #4]
 800bd72:	722b      	strb	r3, [r5, #8]
 800bd74:	4620      	mov	r0, r4
 800bd76:	bd70      	pop	{r4, r5, r6, pc}
 800bd78:	6023      	str	r3, [r4, #0]
 800bd7a:	688b      	ldr	r3, [r1, #8]
 800bd7c:	60a3      	str	r3, [r4, #8]
 800bd7e:	e7f3      	b.n	800bd68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

0800bd80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800bd80:	b510      	push	{r4, lr}
 800bd82:	4604      	mov	r4, r0
 800bd84:	f7ff ff3a 	bl	800bbfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bd88:	4620      	mov	r0, r4
 800bd8a:	bd10      	pop	{r4, pc}

0800bd8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 800bd8c:	b510      	push	{r4, lr}
 800bd8e:	4604      	mov	r4, r0
 800bd90:	f7ff ff73 	bl	800bc7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 800bd94:	4620      	mov	r0, r4
 800bd96:	bd10      	pop	{r4, pc}

0800bd98 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 800bd98:	6840      	ldr	r0, [r0, #4]
 800bd9a:	4770      	bx	lr

0800bd9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 800bd9c:	6800      	ldr	r0, [r0, #0]
 800bd9e:	4408      	add	r0, r1
 800bda0:	4770      	bx	lr

0800bda2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>:
 800bda2:	4603      	mov	r3, r0
 800bda4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bda6:	f853 2b08 	ldr.w	r2, [r3], #8
 800bdaa:	6846      	ldr	r6, [r0, #4]
 800bdac:	429a      	cmp	r2, r3
 800bdae:	bf18      	it	ne
 800bdb0:	6883      	ldrne	r3, [r0, #8]
 800bdb2:	f106 0501 	add.w	r5, r6, #1
 800bdb6:	bf08      	it	eq
 800bdb8:	230f      	moveq	r3, #15
 800bdba:	429d      	cmp	r5, r3
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	460f      	mov	r7, r1
 800bdc0:	d906      	bls.n	800bdd0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc+0x2e>
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	9300      	str	r3, [sp, #0]
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	461a      	mov	r2, r3
 800bdca:	4631      	mov	r1, r6
 800bdcc:	f7ff ff7b 	bl	800bcc6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800bdd0:	6823      	ldr	r3, [r4, #0]
 800bdd2:	559f      	strb	r7, [r3, r6]
 800bdd4:	6823      	ldr	r3, [r4, #0]
 800bdd6:	6065      	str	r5, [r4, #4]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	555a      	strb	r2, [r3, r5]
 800bddc:	b003      	add	sp, #12
 800bdde:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bde0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>:
 800bde0:	b510      	push	{r4, lr}
 800bde2:	4604      	mov	r4, r0
 800bde4:	f7ff ffdd 	bl	800bda2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 800bde8:	4620      	mov	r0, r4
 800bdea:	bd10      	pop	{r4, pc}

0800bdec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 800bdec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bdf2:	4614      	mov	r4, r2
 800bdf4:	4680      	mov	r8, r0
 800bdf6:	462a      	mov	r2, r5
 800bdf8:	4689      	mov	r9, r1
 800bdfa:	461f      	mov	r7, r3
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	4b39      	ldr	r3, [pc, #228]	; (800bee4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf8>)
 800be00:	f7ff ff04 	bl	800bc0c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800be04:	4642      	mov	r2, r8
 800be06:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800be0a:	f852 6b08 	ldr.w	r6, [r2], #8
 800be0e:	4296      	cmp	r6, r2
 800be10:	bf18      	it	ne
 800be12:	f8d8 2008 	ldrne.w	r2, [r8, #8]
 800be16:	eba5 0b04 	sub.w	fp, r5, r4
 800be1a:	eb03 0a0b 	add.w	sl, r3, fp
 800be1e:	bf08      	it	eq
 800be20:	220f      	moveq	r2, #15
 800be22:	4552      	cmp	r2, sl
 800be24:	d351      	bcc.n	800beca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xde>
 800be26:	444e      	add	r6, r9
 800be28:	4639      	mov	r1, r7
 800be2a:	44a1      	add	r9, r4
 800be2c:	4640      	mov	r0, r8
 800be2e:	eba3 0909 	sub.w	r9, r3, r9
 800be32:	f7ff fef7 	bl	800bc24 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 800be36:	b180      	cbz	r0, 800be5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x6e>
 800be38:	f1b9 0f00 	cmp.w	r9, #0
 800be3c:	d006      	beq.n	800be4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800be3e:	42ac      	cmp	r4, r5
 800be40:	d004      	beq.n	800be4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800be42:	464a      	mov	r2, r9
 800be44:	1931      	adds	r1, r6, r4
 800be46:	1970      	adds	r0, r6, r5
 800be48:	f7ff ff01 	bl	800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800be4c:	b315      	cbz	r5, 800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800be4e:	462a      	mov	r2, r5
 800be50:	4639      	mov	r1, r7
 800be52:	4630      	mov	r0, r6
 800be54:	f7ff fef2 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800be58:	e01c      	b.n	800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800be5a:	b135      	cbz	r5, 800be6a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x7e>
 800be5c:	42ac      	cmp	r4, r5
 800be5e:	d33c      	bcc.n	800beda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
 800be60:	462a      	mov	r2, r5
 800be62:	4639      	mov	r1, r7
 800be64:	4630      	mov	r0, r6
 800be66:	f7ff fef2 	bl	800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800be6a:	f1b9 0f00 	cmp.w	r9, #0
 800be6e:	d011      	beq.n	800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800be70:	42ac      	cmp	r4, r5
 800be72:	d00f      	beq.n	800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800be74:	464a      	mov	r2, r9
 800be76:	1931      	adds	r1, r6, r4
 800be78:	1970      	adds	r0, r6, r5
 800be7a:	f7ff fee8 	bl	800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800be7e:	42ac      	cmp	r4, r5
 800be80:	d208      	bcs.n	800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800be82:	4434      	add	r4, r6
 800be84:	197b      	adds	r3, r7, r5
 800be86:	429c      	cmp	r4, r3
 800be88:	d30f      	bcc.n	800beaa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xbe>
 800be8a:	462a      	mov	r2, r5
 800be8c:	4639      	mov	r1, r7
 800be8e:	4630      	mov	r0, r6
 800be90:	f7ff fedd 	bl	800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800be94:	f8d8 3000 	ldr.w	r3, [r8]
 800be98:	f8c8 a004 	str.w	sl, [r8, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	4640      	mov	r0, r8
 800bea0:	f803 200a 	strb.w	r2, [r3, sl]
 800bea4:	b003      	add	sp, #12
 800bea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beaa:	42bc      	cmp	r4, r7
 800beac:	d803      	bhi.n	800beb6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xca>
 800beae:	462a      	mov	r2, r5
 800beb0:	eb07 010b 	add.w	r1, r7, fp
 800beb4:	e7cd      	b.n	800be52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x66>
 800beb6:	1be4      	subs	r4, r4, r7
 800beb8:	4622      	mov	r2, r4
 800beba:	4639      	mov	r1, r7
 800bebc:	4630      	mov	r0, r6
 800bebe:	f7ff fec6 	bl	800bc4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800bec2:	1b2a      	subs	r2, r5, r4
 800bec4:	1971      	adds	r1, r6, r5
 800bec6:	1930      	adds	r0, r6, r4
 800bec8:	e7c4      	b.n	800be54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 800beca:	9500      	str	r5, [sp, #0]
 800becc:	463b      	mov	r3, r7
 800bece:	4622      	mov	r2, r4
 800bed0:	4649      	mov	r1, r9
 800bed2:	4640      	mov	r0, r8
 800bed4:	f7ff fef7 	bl	800bcc6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800bed8:	e7dc      	b.n	800be94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800beda:	f1b9 0f00 	cmp.w	r9, #0
 800bede:	d0d0      	beq.n	800be82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x96>
 800bee0:	e7c8      	b.n	800be74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x88>
 800bee2:	bf00      	nop
 800bee4:	080129d8 	.word	0x080129d8

0800bee8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>:
 800bee8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800beea:	4604      	mov	r4, r0
 800beec:	4608      	mov	r0, r1
 800beee:	9103      	str	r1, [sp, #12]
 800bef0:	f7f4 f9de 	bl	80002b0 <strlen>
 800bef4:	9b03      	ldr	r3, [sp, #12]
 800bef6:	9000      	str	r0, [sp, #0]
 800bef8:	6862      	ldr	r2, [r4, #4]
 800befa:	2100      	movs	r1, #0
 800befc:	4620      	mov	r0, r4
 800befe:	f7ff ff75 	bl	800bdec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 800bf02:	b004      	add	sp, #16
 800bf04:	bd10      	pop	{r4, pc}

0800bf06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>:
 800bf06:	b508      	push	{r3, lr}
 800bf08:	f7ff ffee 	bl	800bee8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>
 800bf0c:	bd08      	pop	{r3, pc}

0800bf0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800bf0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf10:	4604      	mov	r4, r0
 800bf12:	4623      	mov	r3, r4
 800bf14:	6840      	ldr	r0, [r0, #4]
 800bf16:	f853 6b08 	ldr.w	r6, [r3], #8
 800bf1a:	429e      	cmp	r6, r3
 800bf1c:	bf18      	it	ne
 800bf1e:	68a3      	ldrne	r3, [r4, #8]
 800bf20:	eb00 0502 	add.w	r5, r0, r2
 800bf24:	bf08      	it	eq
 800bf26:	230f      	moveq	r3, #15
 800bf28:	429d      	cmp	r5, r3
 800bf2a:	d80a      	bhi.n	800bf42 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 800bf2c:	b112      	cbz	r2, 800bf34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 800bf2e:	4430      	add	r0, r6
 800bf30:	f7ff fe84 	bl	800bc3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bf34:	6823      	ldr	r3, [r4, #0]
 800bf36:	6065      	str	r5, [r4, #4]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	555a      	strb	r2, [r3, r5]
 800bf3e:	b002      	add	sp, #8
 800bf40:	bd70      	pop	{r4, r5, r6, pc}
 800bf42:	9200      	str	r2, [sp, #0]
 800bf44:	460b      	mov	r3, r1
 800bf46:	2200      	movs	r2, #0
 800bf48:	4601      	mov	r1, r0
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	f7ff febb 	bl	800bcc6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800bf50:	e7f0      	b.n	800bf34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

0800bf52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 800bf52:	b508      	push	{r3, lr}
 800bf54:	e9d1 1200 	ldrd	r1, r2, [r1]
 800bf58:	f7ff ffd9 	bl	800bf0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800bf5c:	bd08      	pop	{r3, pc}

0800bf5e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>:
 800bf5e:	b508      	push	{r3, lr}
 800bf60:	f7ff fff7 	bl	800bf52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 800bf64:	bd08      	pop	{r3, pc}

0800bf66 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800bf66:	6800      	ldr	r0, [r0, #0]
 800bf68:	4770      	bx	lr
	...

0800bf6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 800bf6c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf6e:	4604      	mov	r4, r0
 800bf70:	4616      	mov	r6, r2
 800bf72:	460d      	mov	r5, r1
 800bf74:	b919      	cbnz	r1, 800bf7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800bf76:	b112      	cbz	r2, 800bf7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800bf78:	480d      	ldr	r0, [pc, #52]	; (800bfb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 800bf7a:	f7ff fe13 	bl	800bba4 <_ZSt19__throw_logic_errorPKc>
 800bf7e:	1b73      	subs	r3, r6, r5
 800bf80:	2b0f      	cmp	r3, #15
 800bf82:	9301      	str	r3, [sp, #4]
 800bf84:	d907      	bls.n	800bf96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 800bf86:	2200      	movs	r2, #0
 800bf88:	a901      	add	r1, sp, #4
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	f7ff fe14 	bl	800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bf90:	9b01      	ldr	r3, [sp, #4]
 800bf92:	6020      	str	r0, [r4, #0]
 800bf94:	60a3      	str	r3, [r4, #8]
 800bf96:	4632      	mov	r2, r6
 800bf98:	4629      	mov	r1, r5
 800bf9a:	6820      	ldr	r0, [r4, #0]
 800bf9c:	f7ff fe63 	bl	800bc66 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 800bfa0:	9b01      	ldr	r3, [sp, #4]
 800bfa2:	6822      	ldr	r2, [r4, #0]
 800bfa4:	6063      	str	r3, [r4, #4]
 800bfa6:	2100      	movs	r1, #0
 800bfa8:	54d1      	strb	r1, [r2, r3]
 800bfaa:	b002      	add	sp, #8
 800bfac:	bd70      	pop	{r4, r5, r6, pc}
 800bfae:	bf00      	nop
 800bfb0:	080129f1 	.word	0x080129f1

0800bfb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	f100 0308 	add.w	r3, r0, #8
 800bfba:	6003      	str	r3, [r0, #0]
 800bfbc:	e9d1 5200 	ldrd	r5, r2, [r1]
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	f04f 0300 	mov.w	r3, #0
 800bfc6:	442a      	add	r2, r5
 800bfc8:	4629      	mov	r1, r5
 800bfca:	f7ff ffcf 	bl	800bf6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800bfce:	4620      	mov	r0, r4
 800bfd0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800bfd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800bfd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfd6:	4604      	mov	r4, r0
 800bfd8:	4616      	mov	r6, r2
 800bfda:	460d      	mov	r5, r1
 800bfdc:	b919      	cbnz	r1, 800bfe6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800bfde:	b112      	cbz	r2, 800bfe6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800bfe0:	480d      	ldr	r0, [pc, #52]	; (800c018 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 800bfe2:	f7ff fddf 	bl	800bba4 <_ZSt19__throw_logic_errorPKc>
 800bfe6:	1b73      	subs	r3, r6, r5
 800bfe8:	2b0f      	cmp	r3, #15
 800bfea:	9301      	str	r3, [sp, #4]
 800bfec:	d907      	bls.n	800bffe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 800bfee:	2200      	movs	r2, #0
 800bff0:	a901      	add	r1, sp, #4
 800bff2:	4620      	mov	r0, r4
 800bff4:	f7ff fde0 	bl	800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bff8:	9b01      	ldr	r3, [sp, #4]
 800bffa:	6020      	str	r0, [r4, #0]
 800bffc:	60a3      	str	r3, [r4, #8]
 800bffe:	4632      	mov	r2, r6
 800c000:	4629      	mov	r1, r5
 800c002:	6820      	ldr	r0, [r4, #0]
 800c004:	f7ff fe34 	bl	800bc70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800c008:	9b01      	ldr	r3, [sp, #4]
 800c00a:	6822      	ldr	r2, [r4, #0]
 800c00c:	6063      	str	r3, [r4, #4]
 800c00e:	2100      	movs	r1, #0
 800c010:	54d1      	strb	r1, [r2, r3]
 800c012:	b002      	add	sp, #8
 800c014:	bd70      	pop	{r4, r5, r6, pc}
 800c016:	bf00      	nop
 800c018:	080129f1 	.word	0x080129f1

0800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800c01c:	b538      	push	{r3, r4, r5, lr}
 800c01e:	f100 0308 	add.w	r3, r0, #8
 800c022:	4604      	mov	r4, r0
 800c024:	6003      	str	r3, [r0, #0]
 800c026:	460d      	mov	r5, r1
 800c028:	b159      	cbz	r1, 800c042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 800c02a:	4608      	mov	r0, r1
 800c02c:	f7f4 f940 	bl	80002b0 <strlen>
 800c030:	182a      	adds	r2, r5, r0
 800c032:	4620      	mov	r0, r4
 800c034:	f04f 0300 	mov.w	r3, #0
 800c038:	4629      	mov	r1, r5
 800c03a:	f7ff ffcb 	bl	800bfd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800c03e:	4620      	mov	r0, r4
 800c040:	bd38      	pop	{r3, r4, r5, pc}
 800c042:	f04f 32ff 	mov.w	r2, #4294967295
 800c046:	e7f4      	b.n	800c032 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

0800c048 <_ZSt15get_new_handlerv>:
 800c048:	4b02      	ldr	r3, [pc, #8]	; (800c054 <_ZSt15get_new_handlerv+0xc>)
 800c04a:	6818      	ldr	r0, [r3, #0]
 800c04c:	f3bf 8f5b 	dmb	ish
 800c050:	4770      	bx	lr
 800c052:	bf00      	nop
 800c054:	20000258 	.word	0x20000258

0800c058 <copysign>:
 800c058:	b082      	sub	sp, #8
 800c05a:	ec51 0b10 	vmov	r0, r1, d0
 800c05e:	ed8d 1b00 	vstr	d1, [sp]
 800c062:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 800c066:	9901      	ldr	r1, [sp, #4]
 800c068:	ee10 2a10 	vmov	r2, s0
 800c06c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c070:	ea40 0301 	orr.w	r3, r0, r1
 800c074:	ec43 2b10 	vmov	d0, r2, r3
 800c078:	b002      	add	sp, #8
 800c07a:	4770      	bx	lr

0800c07c <cosf>:
 800c07c:	ee10 3a10 	vmov	r3, s0
 800c080:	b507      	push	{r0, r1, r2, lr}
 800c082:	4a1c      	ldr	r2, [pc, #112]	; (800c0f4 <cosf+0x78>)
 800c084:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c088:	4293      	cmp	r3, r2
 800c08a:	dc04      	bgt.n	800c096 <cosf+0x1a>
 800c08c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800c0f8 <cosf+0x7c>
 800c090:	f000 fd80 	bl	800cb94 <__kernel_cosf>
 800c094:	e004      	b.n	800c0a0 <cosf+0x24>
 800c096:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c09a:	db04      	blt.n	800c0a6 <cosf+0x2a>
 800c09c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c0a0:	b003      	add	sp, #12
 800c0a2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c0a6:	4668      	mov	r0, sp
 800c0a8:	f000 fc38 	bl	800c91c <__ieee754_rem_pio2f>
 800c0ac:	f000 0003 	and.w	r0, r0, #3
 800c0b0:	2801      	cmp	r0, #1
 800c0b2:	d007      	beq.n	800c0c4 <cosf+0x48>
 800c0b4:	2802      	cmp	r0, #2
 800c0b6:	d00e      	beq.n	800c0d6 <cosf+0x5a>
 800c0b8:	b9a0      	cbnz	r0, 800c0e4 <cosf+0x68>
 800c0ba:	eddd 0a01 	vldr	s1, [sp, #4]
 800c0be:	ed9d 0a00 	vldr	s0, [sp]
 800c0c2:	e7e5      	b.n	800c090 <cosf+0x14>
 800c0c4:	eddd 0a01 	vldr	s1, [sp, #4]
 800c0c8:	ed9d 0a00 	vldr	s0, [sp]
 800c0cc:	f001 f84c 	bl	800d168 <__kernel_sinf>
 800c0d0:	eeb1 0a40 	vneg.f32	s0, s0
 800c0d4:	e7e4      	b.n	800c0a0 <cosf+0x24>
 800c0d6:	eddd 0a01 	vldr	s1, [sp, #4]
 800c0da:	ed9d 0a00 	vldr	s0, [sp]
 800c0de:	f000 fd59 	bl	800cb94 <__kernel_cosf>
 800c0e2:	e7f5      	b.n	800c0d0 <cosf+0x54>
 800c0e4:	eddd 0a01 	vldr	s1, [sp, #4]
 800c0e8:	ed9d 0a00 	vldr	s0, [sp]
 800c0ec:	2001      	movs	r0, #1
 800c0ee:	f001 f83b 	bl	800d168 <__kernel_sinf>
 800c0f2:	e7d5      	b.n	800c0a0 <cosf+0x24>
 800c0f4:	3f490fd8 	.word	0x3f490fd8
 800c0f8:	00000000 	.word	0x00000000

0800c0fc <sinf>:
 800c0fc:	ee10 3a10 	vmov	r3, s0
 800c100:	b507      	push	{r0, r1, r2, lr}
 800c102:	4a1d      	ldr	r2, [pc, #116]	; (800c178 <sinf+0x7c>)
 800c104:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c108:	4293      	cmp	r3, r2
 800c10a:	dc05      	bgt.n	800c118 <sinf+0x1c>
 800c10c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800c17c <sinf+0x80>
 800c110:	2000      	movs	r0, #0
 800c112:	f001 f829 	bl	800d168 <__kernel_sinf>
 800c116:	e004      	b.n	800c122 <sinf+0x26>
 800c118:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c11c:	db04      	blt.n	800c128 <sinf+0x2c>
 800c11e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c122:	b003      	add	sp, #12
 800c124:	f85d fb04 	ldr.w	pc, [sp], #4
 800c128:	4668      	mov	r0, sp
 800c12a:	f000 fbf7 	bl	800c91c <__ieee754_rem_pio2f>
 800c12e:	f000 0003 	and.w	r0, r0, #3
 800c132:	2801      	cmp	r0, #1
 800c134:	d008      	beq.n	800c148 <sinf+0x4c>
 800c136:	2802      	cmp	r0, #2
 800c138:	d00d      	beq.n	800c156 <sinf+0x5a>
 800c13a:	b9b0      	cbnz	r0, 800c16a <sinf+0x6e>
 800c13c:	eddd 0a01 	vldr	s1, [sp, #4]
 800c140:	ed9d 0a00 	vldr	s0, [sp]
 800c144:	2001      	movs	r0, #1
 800c146:	e7e4      	b.n	800c112 <sinf+0x16>
 800c148:	eddd 0a01 	vldr	s1, [sp, #4]
 800c14c:	ed9d 0a00 	vldr	s0, [sp]
 800c150:	f000 fd20 	bl	800cb94 <__kernel_cosf>
 800c154:	e7e5      	b.n	800c122 <sinf+0x26>
 800c156:	eddd 0a01 	vldr	s1, [sp, #4]
 800c15a:	ed9d 0a00 	vldr	s0, [sp]
 800c15e:	2001      	movs	r0, #1
 800c160:	f001 f802 	bl	800d168 <__kernel_sinf>
 800c164:	eeb1 0a40 	vneg.f32	s0, s0
 800c168:	e7db      	b.n	800c122 <sinf+0x26>
 800c16a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c16e:	ed9d 0a00 	vldr	s0, [sp]
 800c172:	f000 fd0f 	bl	800cb94 <__kernel_cosf>
 800c176:	e7f5      	b.n	800c164 <sinf+0x68>
 800c178:	3f490fd8 	.word	0x3f490fd8
 800c17c:	00000000 	.word	0x00000000

0800c180 <asin>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	ed2d 8b02 	vpush	{d8}
 800c186:	ec55 4b10 	vmov	r4, r5, d0
 800c18a:	f000 f835 	bl	800c1f8 <__ieee754_asin>
 800c18e:	4b16      	ldr	r3, [pc, #88]	; (800c1e8 <asin+0x68>)
 800c190:	eeb0 8a40 	vmov.f32	s16, s0
 800c194:	eef0 8a60 	vmov.f32	s17, s1
 800c198:	f993 3000 	ldrsb.w	r3, [r3]
 800c19c:	3301      	adds	r3, #1
 800c19e:	d01c      	beq.n	800c1da <asin+0x5a>
 800c1a0:	4622      	mov	r2, r4
 800c1a2:	462b      	mov	r3, r5
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f7f4 fce0 	bl	8000b6c <__aeabi_dcmpun>
 800c1ac:	b9a8      	cbnz	r0, 800c1da <asin+0x5a>
 800c1ae:	ec45 4b10 	vmov	d0, r4, r5
 800c1b2:	f001 f9c1 	bl	800d538 <fabs>
 800c1b6:	4b0d      	ldr	r3, [pc, #52]	; (800c1ec <asin+0x6c>)
 800c1b8:	ec51 0b10 	vmov	r0, r1, d0
 800c1bc:	2200      	movs	r2, #0
 800c1be:	f7f4 fccb 	bl	8000b58 <__aeabi_dcmpgt>
 800c1c2:	b150      	cbz	r0, 800c1da <asin+0x5a>
 800c1c4:	f001 fa90 	bl	800d6e8 <__errno>
 800c1c8:	ecbd 8b02 	vpop	{d8}
 800c1cc:	2321      	movs	r3, #33	; 0x21
 800c1ce:	6003      	str	r3, [r0, #0]
 800c1d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1d4:	4806      	ldr	r0, [pc, #24]	; (800c1f0 <asin+0x70>)
 800c1d6:	f001 b9bb 	b.w	800d550 <nan>
 800c1da:	eeb0 0a48 	vmov.f32	s0, s16
 800c1de:	eef0 0a68 	vmov.f32	s1, s17
 800c1e2:	ecbd 8b02 	vpop	{d8}
 800c1e6:	bd38      	pop	{r3, r4, r5, pc}
 800c1e8:	20000009 	.word	0x20000009
 800c1ec:	3ff00000 	.word	0x3ff00000
 800c1f0:	080132cb 	.word	0x080132cb

0800c1f4 <atan2>:
 800c1f4:	f000 ba14 	b.w	800c620 <__ieee754_atan2>

0800c1f8 <__ieee754_asin>:
 800c1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fc:	ed2d 8b04 	vpush	{d8-d9}
 800c200:	ec55 4b10 	vmov	r4, r5, d0
 800c204:	4bcc      	ldr	r3, [pc, #816]	; (800c538 <__ieee754_asin+0x340>)
 800c206:	b083      	sub	sp, #12
 800c208:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c20c:	4598      	cmp	r8, r3
 800c20e:	9501      	str	r5, [sp, #4]
 800c210:	dd35      	ble.n	800c27e <__ieee754_asin+0x86>
 800c212:	ee10 3a10 	vmov	r3, s0
 800c216:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800c21a:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800c21e:	ea58 0303 	orrs.w	r3, r8, r3
 800c222:	d117      	bne.n	800c254 <__ieee754_asin+0x5c>
 800c224:	a3aa      	add	r3, pc, #680	; (adr r3, 800c4d0 <__ieee754_asin+0x2d8>)
 800c226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22a:	ee10 0a10 	vmov	r0, s0
 800c22e:	4629      	mov	r1, r5
 800c230:	f7f4 fa02 	bl	8000638 <__aeabi_dmul>
 800c234:	a3a8      	add	r3, pc, #672	; (adr r3, 800c4d8 <__ieee754_asin+0x2e0>)
 800c236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23a:	4606      	mov	r6, r0
 800c23c:	460f      	mov	r7, r1
 800c23e:	4620      	mov	r0, r4
 800c240:	4629      	mov	r1, r5
 800c242:	f7f4 f9f9 	bl	8000638 <__aeabi_dmul>
 800c246:	4602      	mov	r2, r0
 800c248:	460b      	mov	r3, r1
 800c24a:	4630      	mov	r0, r6
 800c24c:	4639      	mov	r1, r7
 800c24e:	f7f4 f83d 	bl	80002cc <__adddf3>
 800c252:	e00b      	b.n	800c26c <__ieee754_asin+0x74>
 800c254:	ee10 2a10 	vmov	r2, s0
 800c258:	462b      	mov	r3, r5
 800c25a:	ee10 0a10 	vmov	r0, s0
 800c25e:	4629      	mov	r1, r5
 800c260:	f7f4 f832 	bl	80002c8 <__aeabi_dsub>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	f7f4 fb10 	bl	800088c <__aeabi_ddiv>
 800c26c:	4604      	mov	r4, r0
 800c26e:	460d      	mov	r5, r1
 800c270:	ec45 4b10 	vmov	d0, r4, r5
 800c274:	b003      	add	sp, #12
 800c276:	ecbd 8b04 	vpop	{d8-d9}
 800c27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c27e:	4baf      	ldr	r3, [pc, #700]	; (800c53c <__ieee754_asin+0x344>)
 800c280:	4598      	cmp	r8, r3
 800c282:	dc11      	bgt.n	800c2a8 <__ieee754_asin+0xb0>
 800c284:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c288:	f280 80ae 	bge.w	800c3e8 <__ieee754_asin+0x1f0>
 800c28c:	a394      	add	r3, pc, #592	; (adr r3, 800c4e0 <__ieee754_asin+0x2e8>)
 800c28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c292:	ee10 0a10 	vmov	r0, s0
 800c296:	4629      	mov	r1, r5
 800c298:	f7f4 f818 	bl	80002cc <__adddf3>
 800c29c:	4ba8      	ldr	r3, [pc, #672]	; (800c540 <__ieee754_asin+0x348>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	f7f4 fc5a 	bl	8000b58 <__aeabi_dcmpgt>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	d1e3      	bne.n	800c270 <__ieee754_asin+0x78>
 800c2a8:	ec45 4b10 	vmov	d0, r4, r5
 800c2ac:	f001 f944 	bl	800d538 <fabs>
 800c2b0:	49a3      	ldr	r1, [pc, #652]	; (800c540 <__ieee754_asin+0x348>)
 800c2b2:	ec53 2b10 	vmov	r2, r3, d0
 800c2b6:	2000      	movs	r0, #0
 800c2b8:	f7f4 f806 	bl	80002c8 <__aeabi_dsub>
 800c2bc:	4ba1      	ldr	r3, [pc, #644]	; (800c544 <__ieee754_asin+0x34c>)
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f7f4 f9ba 	bl	8000638 <__aeabi_dmul>
 800c2c4:	a388      	add	r3, pc, #544	; (adr r3, 800c4e8 <__ieee754_asin+0x2f0>)
 800c2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	460d      	mov	r5, r1
 800c2ce:	f7f4 f9b3 	bl	8000638 <__aeabi_dmul>
 800c2d2:	a387      	add	r3, pc, #540	; (adr r3, 800c4f0 <__ieee754_asin+0x2f8>)
 800c2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d8:	f7f3 fff8 	bl	80002cc <__adddf3>
 800c2dc:	4622      	mov	r2, r4
 800c2de:	462b      	mov	r3, r5
 800c2e0:	f7f4 f9aa 	bl	8000638 <__aeabi_dmul>
 800c2e4:	a384      	add	r3, pc, #528	; (adr r3, 800c4f8 <__ieee754_asin+0x300>)
 800c2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ea:	f7f3 ffed 	bl	80002c8 <__aeabi_dsub>
 800c2ee:	4622      	mov	r2, r4
 800c2f0:	462b      	mov	r3, r5
 800c2f2:	f7f4 f9a1 	bl	8000638 <__aeabi_dmul>
 800c2f6:	a382      	add	r3, pc, #520	; (adr r3, 800c500 <__ieee754_asin+0x308>)
 800c2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fc:	f7f3 ffe6 	bl	80002cc <__adddf3>
 800c300:	4622      	mov	r2, r4
 800c302:	462b      	mov	r3, r5
 800c304:	f7f4 f998 	bl	8000638 <__aeabi_dmul>
 800c308:	a37f      	add	r3, pc, #508	; (adr r3, 800c508 <__ieee754_asin+0x310>)
 800c30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30e:	f7f3 ffdb 	bl	80002c8 <__aeabi_dsub>
 800c312:	4622      	mov	r2, r4
 800c314:	462b      	mov	r3, r5
 800c316:	f7f4 f98f 	bl	8000638 <__aeabi_dmul>
 800c31a:	a37d      	add	r3, pc, #500	; (adr r3, 800c510 <__ieee754_asin+0x318>)
 800c31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c320:	f7f3 ffd4 	bl	80002cc <__adddf3>
 800c324:	4622      	mov	r2, r4
 800c326:	462b      	mov	r3, r5
 800c328:	f7f4 f986 	bl	8000638 <__aeabi_dmul>
 800c32c:	a37a      	add	r3, pc, #488	; (adr r3, 800c518 <__ieee754_asin+0x320>)
 800c32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c332:	ec41 0b18 	vmov	d8, r0, r1
 800c336:	4620      	mov	r0, r4
 800c338:	4629      	mov	r1, r5
 800c33a:	f7f4 f97d 	bl	8000638 <__aeabi_dmul>
 800c33e:	a378      	add	r3, pc, #480	; (adr r3, 800c520 <__ieee754_asin+0x328>)
 800c340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c344:	f7f3 ffc0 	bl	80002c8 <__aeabi_dsub>
 800c348:	4622      	mov	r2, r4
 800c34a:	462b      	mov	r3, r5
 800c34c:	f7f4 f974 	bl	8000638 <__aeabi_dmul>
 800c350:	a375      	add	r3, pc, #468	; (adr r3, 800c528 <__ieee754_asin+0x330>)
 800c352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c356:	f7f3 ffb9 	bl	80002cc <__adddf3>
 800c35a:	4622      	mov	r2, r4
 800c35c:	462b      	mov	r3, r5
 800c35e:	f7f4 f96b 	bl	8000638 <__aeabi_dmul>
 800c362:	a373      	add	r3, pc, #460	; (adr r3, 800c530 <__ieee754_asin+0x338>)
 800c364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c368:	f7f3 ffae 	bl	80002c8 <__aeabi_dsub>
 800c36c:	4622      	mov	r2, r4
 800c36e:	462b      	mov	r3, r5
 800c370:	f7f4 f962 	bl	8000638 <__aeabi_dmul>
 800c374:	4b72      	ldr	r3, [pc, #456]	; (800c540 <__ieee754_asin+0x348>)
 800c376:	2200      	movs	r2, #0
 800c378:	f7f3 ffa8 	bl	80002cc <__adddf3>
 800c37c:	ec45 4b10 	vmov	d0, r4, r5
 800c380:	4606      	mov	r6, r0
 800c382:	460f      	mov	r7, r1
 800c384:	f000 fa16 	bl	800c7b4 <__ieee754_sqrt>
 800c388:	4b6f      	ldr	r3, [pc, #444]	; (800c548 <__ieee754_asin+0x350>)
 800c38a:	4598      	cmp	r8, r3
 800c38c:	ec5b ab10 	vmov	sl, fp, d0
 800c390:	f340 80dc 	ble.w	800c54c <__ieee754_asin+0x354>
 800c394:	4632      	mov	r2, r6
 800c396:	463b      	mov	r3, r7
 800c398:	ec51 0b18 	vmov	r0, r1, d8
 800c39c:	f7f4 fa76 	bl	800088c <__aeabi_ddiv>
 800c3a0:	4652      	mov	r2, sl
 800c3a2:	465b      	mov	r3, fp
 800c3a4:	f7f4 f948 	bl	8000638 <__aeabi_dmul>
 800c3a8:	4652      	mov	r2, sl
 800c3aa:	465b      	mov	r3, fp
 800c3ac:	f7f3 ff8e 	bl	80002cc <__adddf3>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	f7f3 ff8a 	bl	80002cc <__adddf3>
 800c3b8:	a347      	add	r3, pc, #284	; (adr r3, 800c4d8 <__ieee754_asin+0x2e0>)
 800c3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3be:	f7f3 ff83 	bl	80002c8 <__aeabi_dsub>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	a142      	add	r1, pc, #264	; (adr r1, 800c4d0 <__ieee754_asin+0x2d8>)
 800c3c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3cc:	f7f3 ff7c 	bl	80002c8 <__aeabi_dsub>
 800c3d0:	9b01      	ldr	r3, [sp, #4]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	bfdc      	itt	le
 800c3d6:	4602      	movle	r2, r0
 800c3d8:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800c3dc:	4604      	mov	r4, r0
 800c3de:	460d      	mov	r5, r1
 800c3e0:	bfdc      	itt	le
 800c3e2:	4614      	movle	r4, r2
 800c3e4:	461d      	movle	r5, r3
 800c3e6:	e743      	b.n	800c270 <__ieee754_asin+0x78>
 800c3e8:	ee10 2a10 	vmov	r2, s0
 800c3ec:	ee10 0a10 	vmov	r0, s0
 800c3f0:	462b      	mov	r3, r5
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	f7f4 f920 	bl	8000638 <__aeabi_dmul>
 800c3f8:	a33b      	add	r3, pc, #236	; (adr r3, 800c4e8 <__ieee754_asin+0x2f0>)
 800c3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fe:	4606      	mov	r6, r0
 800c400:	460f      	mov	r7, r1
 800c402:	f7f4 f919 	bl	8000638 <__aeabi_dmul>
 800c406:	a33a      	add	r3, pc, #232	; (adr r3, 800c4f0 <__ieee754_asin+0x2f8>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7f3 ff5e 	bl	80002cc <__adddf3>
 800c410:	4632      	mov	r2, r6
 800c412:	463b      	mov	r3, r7
 800c414:	f7f4 f910 	bl	8000638 <__aeabi_dmul>
 800c418:	a337      	add	r3, pc, #220	; (adr r3, 800c4f8 <__ieee754_asin+0x300>)
 800c41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41e:	f7f3 ff53 	bl	80002c8 <__aeabi_dsub>
 800c422:	4632      	mov	r2, r6
 800c424:	463b      	mov	r3, r7
 800c426:	f7f4 f907 	bl	8000638 <__aeabi_dmul>
 800c42a:	a335      	add	r3, pc, #212	; (adr r3, 800c500 <__ieee754_asin+0x308>)
 800c42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c430:	f7f3 ff4c 	bl	80002cc <__adddf3>
 800c434:	4632      	mov	r2, r6
 800c436:	463b      	mov	r3, r7
 800c438:	f7f4 f8fe 	bl	8000638 <__aeabi_dmul>
 800c43c:	a332      	add	r3, pc, #200	; (adr r3, 800c508 <__ieee754_asin+0x310>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	f7f3 ff41 	bl	80002c8 <__aeabi_dsub>
 800c446:	4632      	mov	r2, r6
 800c448:	463b      	mov	r3, r7
 800c44a:	f7f4 f8f5 	bl	8000638 <__aeabi_dmul>
 800c44e:	a330      	add	r3, pc, #192	; (adr r3, 800c510 <__ieee754_asin+0x318>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f7f3 ff3a 	bl	80002cc <__adddf3>
 800c458:	4632      	mov	r2, r6
 800c45a:	463b      	mov	r3, r7
 800c45c:	f7f4 f8ec 	bl	8000638 <__aeabi_dmul>
 800c460:	a32d      	add	r3, pc, #180	; (adr r3, 800c518 <__ieee754_asin+0x320>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	4680      	mov	r8, r0
 800c468:	4689      	mov	r9, r1
 800c46a:	4630      	mov	r0, r6
 800c46c:	4639      	mov	r1, r7
 800c46e:	f7f4 f8e3 	bl	8000638 <__aeabi_dmul>
 800c472:	a32b      	add	r3, pc, #172	; (adr r3, 800c520 <__ieee754_asin+0x328>)
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	f7f3 ff26 	bl	80002c8 <__aeabi_dsub>
 800c47c:	4632      	mov	r2, r6
 800c47e:	463b      	mov	r3, r7
 800c480:	f7f4 f8da 	bl	8000638 <__aeabi_dmul>
 800c484:	a328      	add	r3, pc, #160	; (adr r3, 800c528 <__ieee754_asin+0x330>)
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	f7f3 ff1f 	bl	80002cc <__adddf3>
 800c48e:	4632      	mov	r2, r6
 800c490:	463b      	mov	r3, r7
 800c492:	f7f4 f8d1 	bl	8000638 <__aeabi_dmul>
 800c496:	a326      	add	r3, pc, #152	; (adr r3, 800c530 <__ieee754_asin+0x338>)
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	f7f3 ff14 	bl	80002c8 <__aeabi_dsub>
 800c4a0:	4632      	mov	r2, r6
 800c4a2:	463b      	mov	r3, r7
 800c4a4:	f7f4 f8c8 	bl	8000638 <__aeabi_dmul>
 800c4a8:	4b25      	ldr	r3, [pc, #148]	; (800c540 <__ieee754_asin+0x348>)
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	f7f3 ff0e 	bl	80002cc <__adddf3>
 800c4b0:	4602      	mov	r2, r0
 800c4b2:	460b      	mov	r3, r1
 800c4b4:	4640      	mov	r0, r8
 800c4b6:	4649      	mov	r1, r9
 800c4b8:	f7f4 f9e8 	bl	800088c <__aeabi_ddiv>
 800c4bc:	4622      	mov	r2, r4
 800c4be:	462b      	mov	r3, r5
 800c4c0:	f7f4 f8ba 	bl	8000638 <__aeabi_dmul>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	460b      	mov	r3, r1
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	4629      	mov	r1, r5
 800c4cc:	e6bf      	b.n	800c24e <__ieee754_asin+0x56>
 800c4ce:	bf00      	nop
 800c4d0:	54442d18 	.word	0x54442d18
 800c4d4:	3ff921fb 	.word	0x3ff921fb
 800c4d8:	33145c07 	.word	0x33145c07
 800c4dc:	3c91a626 	.word	0x3c91a626
 800c4e0:	8800759c 	.word	0x8800759c
 800c4e4:	7e37e43c 	.word	0x7e37e43c
 800c4e8:	0dfdf709 	.word	0x0dfdf709
 800c4ec:	3f023de1 	.word	0x3f023de1
 800c4f0:	7501b288 	.word	0x7501b288
 800c4f4:	3f49efe0 	.word	0x3f49efe0
 800c4f8:	b5688f3b 	.word	0xb5688f3b
 800c4fc:	3fa48228 	.word	0x3fa48228
 800c500:	0e884455 	.word	0x0e884455
 800c504:	3fc9c155 	.word	0x3fc9c155
 800c508:	03eb6f7d 	.word	0x03eb6f7d
 800c50c:	3fd4d612 	.word	0x3fd4d612
 800c510:	55555555 	.word	0x55555555
 800c514:	3fc55555 	.word	0x3fc55555
 800c518:	b12e9282 	.word	0xb12e9282
 800c51c:	3fb3b8c5 	.word	0x3fb3b8c5
 800c520:	1b8d0159 	.word	0x1b8d0159
 800c524:	3fe6066c 	.word	0x3fe6066c
 800c528:	9c598ac8 	.word	0x9c598ac8
 800c52c:	40002ae5 	.word	0x40002ae5
 800c530:	1c8a2d4b 	.word	0x1c8a2d4b
 800c534:	40033a27 	.word	0x40033a27
 800c538:	3fefffff 	.word	0x3fefffff
 800c53c:	3fdfffff 	.word	0x3fdfffff
 800c540:	3ff00000 	.word	0x3ff00000
 800c544:	3fe00000 	.word	0x3fe00000
 800c548:	3fef3332 	.word	0x3fef3332
 800c54c:	ee10 2a10 	vmov	r2, s0
 800c550:	ee10 0a10 	vmov	r0, s0
 800c554:	465b      	mov	r3, fp
 800c556:	4659      	mov	r1, fp
 800c558:	f7f3 feb8 	bl	80002cc <__adddf3>
 800c55c:	4632      	mov	r2, r6
 800c55e:	463b      	mov	r3, r7
 800c560:	ec41 0b19 	vmov	d9, r0, r1
 800c564:	ec51 0b18 	vmov	r0, r1, d8
 800c568:	f7f4 f990 	bl	800088c <__aeabi_ddiv>
 800c56c:	4602      	mov	r2, r0
 800c56e:	460b      	mov	r3, r1
 800c570:	ec51 0b19 	vmov	r0, r1, d9
 800c574:	f7f4 f860 	bl	8000638 <__aeabi_dmul>
 800c578:	f04f 0800 	mov.w	r8, #0
 800c57c:	4606      	mov	r6, r0
 800c57e:	460f      	mov	r7, r1
 800c580:	4642      	mov	r2, r8
 800c582:	465b      	mov	r3, fp
 800c584:	4640      	mov	r0, r8
 800c586:	4659      	mov	r1, fp
 800c588:	f7f4 f856 	bl	8000638 <__aeabi_dmul>
 800c58c:	4602      	mov	r2, r0
 800c58e:	460b      	mov	r3, r1
 800c590:	4620      	mov	r0, r4
 800c592:	4629      	mov	r1, r5
 800c594:	f7f3 fe98 	bl	80002c8 <__aeabi_dsub>
 800c598:	4642      	mov	r2, r8
 800c59a:	4604      	mov	r4, r0
 800c59c:	460d      	mov	r5, r1
 800c59e:	465b      	mov	r3, fp
 800c5a0:	4650      	mov	r0, sl
 800c5a2:	4659      	mov	r1, fp
 800c5a4:	f7f3 fe92 	bl	80002cc <__adddf3>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	4629      	mov	r1, r5
 800c5b0:	f7f4 f96c 	bl	800088c <__aeabi_ddiv>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	f7f3 fe88 	bl	80002cc <__adddf3>
 800c5bc:	4602      	mov	r2, r0
 800c5be:	460b      	mov	r3, r1
 800c5c0:	a113      	add	r1, pc, #76	; (adr r1, 800c610 <__ieee754_asin+0x418>)
 800c5c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5c6:	f7f3 fe7f 	bl	80002c8 <__aeabi_dsub>
 800c5ca:	4602      	mov	r2, r0
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	f7f3 fe79 	bl	80002c8 <__aeabi_dsub>
 800c5d6:	4642      	mov	r2, r8
 800c5d8:	4604      	mov	r4, r0
 800c5da:	460d      	mov	r5, r1
 800c5dc:	465b      	mov	r3, fp
 800c5de:	4640      	mov	r0, r8
 800c5e0:	4659      	mov	r1, fp
 800c5e2:	f7f3 fe73 	bl	80002cc <__adddf3>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	a10b      	add	r1, pc, #44	; (adr r1, 800c618 <__ieee754_asin+0x420>)
 800c5ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5f0:	f7f3 fe6a 	bl	80002c8 <__aeabi_dsub>
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	4629      	mov	r1, r5
 800c5fc:	f7f3 fe64 	bl	80002c8 <__aeabi_dsub>
 800c600:	4602      	mov	r2, r0
 800c602:	460b      	mov	r3, r1
 800c604:	a104      	add	r1, pc, #16	; (adr r1, 800c618 <__ieee754_asin+0x420>)
 800c606:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c60a:	e6df      	b.n	800c3cc <__ieee754_asin+0x1d4>
 800c60c:	f3af 8000 	nop.w
 800c610:	33145c07 	.word	0x33145c07
 800c614:	3c91a626 	.word	0x3c91a626
 800c618:	54442d18 	.word	0x54442d18
 800c61c:	3fe921fb 	.word	0x3fe921fb

0800c620 <__ieee754_atan2>:
 800c620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c624:	ec57 6b11 	vmov	r6, r7, d1
 800c628:	4273      	negs	r3, r6
 800c62a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800c7b0 <__ieee754_atan2+0x190>
 800c62e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c632:	4333      	orrs	r3, r6
 800c634:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c638:	4573      	cmp	r3, lr
 800c63a:	ec51 0b10 	vmov	r0, r1, d0
 800c63e:	ee11 8a10 	vmov	r8, s2
 800c642:	d80a      	bhi.n	800c65a <__ieee754_atan2+0x3a>
 800c644:	4244      	negs	r4, r0
 800c646:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c64a:	4304      	orrs	r4, r0
 800c64c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c650:	4574      	cmp	r4, lr
 800c652:	ee10 9a10 	vmov	r9, s0
 800c656:	468c      	mov	ip, r1
 800c658:	d907      	bls.n	800c66a <__ieee754_atan2+0x4a>
 800c65a:	4632      	mov	r2, r6
 800c65c:	463b      	mov	r3, r7
 800c65e:	f7f3 fe35 	bl	80002cc <__adddf3>
 800c662:	ec41 0b10 	vmov	d0, r0, r1
 800c666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c66a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c66e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c672:	4334      	orrs	r4, r6
 800c674:	d103      	bne.n	800c67e <__ieee754_atan2+0x5e>
 800c676:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c67a:	f000 bdbd 	b.w	800d1f8 <atan>
 800c67e:	17bc      	asrs	r4, r7, #30
 800c680:	f004 0402 	and.w	r4, r4, #2
 800c684:	ea53 0909 	orrs.w	r9, r3, r9
 800c688:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c68c:	d107      	bne.n	800c69e <__ieee754_atan2+0x7e>
 800c68e:	2c02      	cmp	r4, #2
 800c690:	d060      	beq.n	800c754 <__ieee754_atan2+0x134>
 800c692:	2c03      	cmp	r4, #3
 800c694:	d1e5      	bne.n	800c662 <__ieee754_atan2+0x42>
 800c696:	a142      	add	r1, pc, #264	; (adr r1, 800c7a0 <__ieee754_atan2+0x180>)
 800c698:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c69c:	e7e1      	b.n	800c662 <__ieee754_atan2+0x42>
 800c69e:	ea52 0808 	orrs.w	r8, r2, r8
 800c6a2:	d106      	bne.n	800c6b2 <__ieee754_atan2+0x92>
 800c6a4:	f1bc 0f00 	cmp.w	ip, #0
 800c6a8:	da5f      	bge.n	800c76a <__ieee754_atan2+0x14a>
 800c6aa:	a13f      	add	r1, pc, #252	; (adr r1, 800c7a8 <__ieee754_atan2+0x188>)
 800c6ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6b0:	e7d7      	b.n	800c662 <__ieee754_atan2+0x42>
 800c6b2:	4572      	cmp	r2, lr
 800c6b4:	d10f      	bne.n	800c6d6 <__ieee754_atan2+0xb6>
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	f104 34ff 	add.w	r4, r4, #4294967295
 800c6bc:	d107      	bne.n	800c6ce <__ieee754_atan2+0xae>
 800c6be:	2c02      	cmp	r4, #2
 800c6c0:	d84c      	bhi.n	800c75c <__ieee754_atan2+0x13c>
 800c6c2:	4b35      	ldr	r3, [pc, #212]	; (800c798 <__ieee754_atan2+0x178>)
 800c6c4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c6c8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c6cc:	e7c9      	b.n	800c662 <__ieee754_atan2+0x42>
 800c6ce:	2c02      	cmp	r4, #2
 800c6d0:	d848      	bhi.n	800c764 <__ieee754_atan2+0x144>
 800c6d2:	4b32      	ldr	r3, [pc, #200]	; (800c79c <__ieee754_atan2+0x17c>)
 800c6d4:	e7f6      	b.n	800c6c4 <__ieee754_atan2+0xa4>
 800c6d6:	4573      	cmp	r3, lr
 800c6d8:	d0e4      	beq.n	800c6a4 <__ieee754_atan2+0x84>
 800c6da:	1a9b      	subs	r3, r3, r2
 800c6dc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c6e0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c6e4:	da1e      	bge.n	800c724 <__ieee754_atan2+0x104>
 800c6e6:	2f00      	cmp	r7, #0
 800c6e8:	da01      	bge.n	800c6ee <__ieee754_atan2+0xce>
 800c6ea:	323c      	adds	r2, #60	; 0x3c
 800c6ec:	db1e      	blt.n	800c72c <__ieee754_atan2+0x10c>
 800c6ee:	4632      	mov	r2, r6
 800c6f0:	463b      	mov	r3, r7
 800c6f2:	f7f4 f8cb 	bl	800088c <__aeabi_ddiv>
 800c6f6:	ec41 0b10 	vmov	d0, r0, r1
 800c6fa:	f000 ff1d 	bl	800d538 <fabs>
 800c6fe:	f000 fd7b 	bl	800d1f8 <atan>
 800c702:	ec51 0b10 	vmov	r0, r1, d0
 800c706:	2c01      	cmp	r4, #1
 800c708:	d013      	beq.n	800c732 <__ieee754_atan2+0x112>
 800c70a:	2c02      	cmp	r4, #2
 800c70c:	d015      	beq.n	800c73a <__ieee754_atan2+0x11a>
 800c70e:	2c00      	cmp	r4, #0
 800c710:	d0a7      	beq.n	800c662 <__ieee754_atan2+0x42>
 800c712:	a319      	add	r3, pc, #100	; (adr r3, 800c778 <__ieee754_atan2+0x158>)
 800c714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c718:	f7f3 fdd6 	bl	80002c8 <__aeabi_dsub>
 800c71c:	a318      	add	r3, pc, #96	; (adr r3, 800c780 <__ieee754_atan2+0x160>)
 800c71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c722:	e014      	b.n	800c74e <__ieee754_atan2+0x12e>
 800c724:	a118      	add	r1, pc, #96	; (adr r1, 800c788 <__ieee754_atan2+0x168>)
 800c726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c72a:	e7ec      	b.n	800c706 <__ieee754_atan2+0xe6>
 800c72c:	2000      	movs	r0, #0
 800c72e:	2100      	movs	r1, #0
 800c730:	e7e9      	b.n	800c706 <__ieee754_atan2+0xe6>
 800c732:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c736:	4619      	mov	r1, r3
 800c738:	e793      	b.n	800c662 <__ieee754_atan2+0x42>
 800c73a:	a30f      	add	r3, pc, #60	; (adr r3, 800c778 <__ieee754_atan2+0x158>)
 800c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c740:	f7f3 fdc2 	bl	80002c8 <__aeabi_dsub>
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	a10d      	add	r1, pc, #52	; (adr r1, 800c780 <__ieee754_atan2+0x160>)
 800c74a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c74e:	f7f3 fdbb 	bl	80002c8 <__aeabi_dsub>
 800c752:	e786      	b.n	800c662 <__ieee754_atan2+0x42>
 800c754:	a10a      	add	r1, pc, #40	; (adr r1, 800c780 <__ieee754_atan2+0x160>)
 800c756:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c75a:	e782      	b.n	800c662 <__ieee754_atan2+0x42>
 800c75c:	a10c      	add	r1, pc, #48	; (adr r1, 800c790 <__ieee754_atan2+0x170>)
 800c75e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c762:	e77e      	b.n	800c662 <__ieee754_atan2+0x42>
 800c764:	2000      	movs	r0, #0
 800c766:	2100      	movs	r1, #0
 800c768:	e77b      	b.n	800c662 <__ieee754_atan2+0x42>
 800c76a:	a107      	add	r1, pc, #28	; (adr r1, 800c788 <__ieee754_atan2+0x168>)
 800c76c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c770:	e777      	b.n	800c662 <__ieee754_atan2+0x42>
 800c772:	bf00      	nop
 800c774:	f3af 8000 	nop.w
 800c778:	33145c07 	.word	0x33145c07
 800c77c:	3ca1a626 	.word	0x3ca1a626
 800c780:	54442d18 	.word	0x54442d18
 800c784:	400921fb 	.word	0x400921fb
 800c788:	54442d18 	.word	0x54442d18
 800c78c:	3ff921fb 	.word	0x3ff921fb
 800c790:	54442d18 	.word	0x54442d18
 800c794:	3fe921fb 	.word	0x3fe921fb
 800c798:	08012a20 	.word	0x08012a20
 800c79c:	08012a38 	.word	0x08012a38
 800c7a0:	54442d18 	.word	0x54442d18
 800c7a4:	c00921fb 	.word	0xc00921fb
 800c7a8:	54442d18 	.word	0x54442d18
 800c7ac:	bff921fb 	.word	0xbff921fb
 800c7b0:	7ff00000 	.word	0x7ff00000

0800c7b4 <__ieee754_sqrt>:
 800c7b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b8:	ec55 4b10 	vmov	r4, r5, d0
 800c7bc:	4e56      	ldr	r6, [pc, #344]	; (800c918 <__ieee754_sqrt+0x164>)
 800c7be:	43ae      	bics	r6, r5
 800c7c0:	ee10 0a10 	vmov	r0, s0
 800c7c4:	ee10 3a10 	vmov	r3, s0
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	462a      	mov	r2, r5
 800c7cc:	d110      	bne.n	800c7f0 <__ieee754_sqrt+0x3c>
 800c7ce:	ee10 2a10 	vmov	r2, s0
 800c7d2:	462b      	mov	r3, r5
 800c7d4:	f7f3 ff30 	bl	8000638 <__aeabi_dmul>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	460b      	mov	r3, r1
 800c7dc:	4620      	mov	r0, r4
 800c7de:	4629      	mov	r1, r5
 800c7e0:	f7f3 fd74 	bl	80002cc <__adddf3>
 800c7e4:	4604      	mov	r4, r0
 800c7e6:	460d      	mov	r5, r1
 800c7e8:	ec45 4b10 	vmov	d0, r4, r5
 800c7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f0:	2d00      	cmp	r5, #0
 800c7f2:	dc10      	bgt.n	800c816 <__ieee754_sqrt+0x62>
 800c7f4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c7f8:	4330      	orrs	r0, r6
 800c7fa:	d0f5      	beq.n	800c7e8 <__ieee754_sqrt+0x34>
 800c7fc:	b15d      	cbz	r5, 800c816 <__ieee754_sqrt+0x62>
 800c7fe:	ee10 2a10 	vmov	r2, s0
 800c802:	462b      	mov	r3, r5
 800c804:	ee10 0a10 	vmov	r0, s0
 800c808:	f7f3 fd5e 	bl	80002c8 <__aeabi_dsub>
 800c80c:	4602      	mov	r2, r0
 800c80e:	460b      	mov	r3, r1
 800c810:	f7f4 f83c 	bl	800088c <__aeabi_ddiv>
 800c814:	e7e6      	b.n	800c7e4 <__ieee754_sqrt+0x30>
 800c816:	1509      	asrs	r1, r1, #20
 800c818:	d076      	beq.n	800c908 <__ieee754_sqrt+0x154>
 800c81a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c81e:	07ce      	lsls	r6, r1, #31
 800c820:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c824:	bf5e      	ittt	pl
 800c826:	0fda      	lsrpl	r2, r3, #31
 800c828:	005b      	lslpl	r3, r3, #1
 800c82a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c82e:	0fda      	lsrs	r2, r3, #31
 800c830:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c834:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c838:	2000      	movs	r0, #0
 800c83a:	106d      	asrs	r5, r5, #1
 800c83c:	005b      	lsls	r3, r3, #1
 800c83e:	f04f 0e16 	mov.w	lr, #22
 800c842:	4684      	mov	ip, r0
 800c844:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c848:	eb0c 0401 	add.w	r4, ip, r1
 800c84c:	4294      	cmp	r4, r2
 800c84e:	bfde      	ittt	le
 800c850:	1b12      	suble	r2, r2, r4
 800c852:	eb04 0c01 	addle.w	ip, r4, r1
 800c856:	1840      	addle	r0, r0, r1
 800c858:	0052      	lsls	r2, r2, #1
 800c85a:	f1be 0e01 	subs.w	lr, lr, #1
 800c85e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c862:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c866:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c86a:	d1ed      	bne.n	800c848 <__ieee754_sqrt+0x94>
 800c86c:	4671      	mov	r1, lr
 800c86e:	2720      	movs	r7, #32
 800c870:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c874:	4562      	cmp	r2, ip
 800c876:	eb04 060e 	add.w	r6, r4, lr
 800c87a:	dc02      	bgt.n	800c882 <__ieee754_sqrt+0xce>
 800c87c:	d113      	bne.n	800c8a6 <__ieee754_sqrt+0xf2>
 800c87e:	429e      	cmp	r6, r3
 800c880:	d811      	bhi.n	800c8a6 <__ieee754_sqrt+0xf2>
 800c882:	2e00      	cmp	r6, #0
 800c884:	eb06 0e04 	add.w	lr, r6, r4
 800c888:	da43      	bge.n	800c912 <__ieee754_sqrt+0x15e>
 800c88a:	f1be 0f00 	cmp.w	lr, #0
 800c88e:	db40      	blt.n	800c912 <__ieee754_sqrt+0x15e>
 800c890:	f10c 0801 	add.w	r8, ip, #1
 800c894:	eba2 020c 	sub.w	r2, r2, ip
 800c898:	429e      	cmp	r6, r3
 800c89a:	bf88      	it	hi
 800c89c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c8a0:	1b9b      	subs	r3, r3, r6
 800c8a2:	4421      	add	r1, r4
 800c8a4:	46c4      	mov	ip, r8
 800c8a6:	0052      	lsls	r2, r2, #1
 800c8a8:	3f01      	subs	r7, #1
 800c8aa:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c8ae:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c8b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c8b6:	d1dd      	bne.n	800c874 <__ieee754_sqrt+0xc0>
 800c8b8:	4313      	orrs	r3, r2
 800c8ba:	d006      	beq.n	800c8ca <__ieee754_sqrt+0x116>
 800c8bc:	1c4c      	adds	r4, r1, #1
 800c8be:	bf13      	iteet	ne
 800c8c0:	3101      	addne	r1, #1
 800c8c2:	3001      	addeq	r0, #1
 800c8c4:	4639      	moveq	r1, r7
 800c8c6:	f021 0101 	bicne.w	r1, r1, #1
 800c8ca:	1043      	asrs	r3, r0, #1
 800c8cc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c8d0:	0849      	lsrs	r1, r1, #1
 800c8d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c8d6:	07c2      	lsls	r2, r0, #31
 800c8d8:	bf48      	it	mi
 800c8da:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800c8de:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800c8e2:	460c      	mov	r4, r1
 800c8e4:	463d      	mov	r5, r7
 800c8e6:	e77f      	b.n	800c7e8 <__ieee754_sqrt+0x34>
 800c8e8:	0ada      	lsrs	r2, r3, #11
 800c8ea:	3815      	subs	r0, #21
 800c8ec:	055b      	lsls	r3, r3, #21
 800c8ee:	2a00      	cmp	r2, #0
 800c8f0:	d0fa      	beq.n	800c8e8 <__ieee754_sqrt+0x134>
 800c8f2:	02d7      	lsls	r7, r2, #11
 800c8f4:	d50a      	bpl.n	800c90c <__ieee754_sqrt+0x158>
 800c8f6:	f1c1 0420 	rsb	r4, r1, #32
 800c8fa:	fa23 f404 	lsr.w	r4, r3, r4
 800c8fe:	1e4d      	subs	r5, r1, #1
 800c900:	408b      	lsls	r3, r1
 800c902:	4322      	orrs	r2, r4
 800c904:	1b41      	subs	r1, r0, r5
 800c906:	e788      	b.n	800c81a <__ieee754_sqrt+0x66>
 800c908:	4608      	mov	r0, r1
 800c90a:	e7f0      	b.n	800c8ee <__ieee754_sqrt+0x13a>
 800c90c:	0052      	lsls	r2, r2, #1
 800c90e:	3101      	adds	r1, #1
 800c910:	e7ef      	b.n	800c8f2 <__ieee754_sqrt+0x13e>
 800c912:	46e0      	mov	r8, ip
 800c914:	e7be      	b.n	800c894 <__ieee754_sqrt+0xe0>
 800c916:	bf00      	nop
 800c918:	7ff00000 	.word	0x7ff00000

0800c91c <__ieee754_rem_pio2f>:
 800c91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c91e:	ee10 6a10 	vmov	r6, s0
 800c922:	4b8e      	ldr	r3, [pc, #568]	; (800cb5c <__ieee754_rem_pio2f+0x240>)
 800c924:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800c928:	429d      	cmp	r5, r3
 800c92a:	b087      	sub	sp, #28
 800c92c:	eef0 7a40 	vmov.f32	s15, s0
 800c930:	4604      	mov	r4, r0
 800c932:	dc05      	bgt.n	800c940 <__ieee754_rem_pio2f+0x24>
 800c934:	2300      	movs	r3, #0
 800c936:	ed80 0a00 	vstr	s0, [r0]
 800c93a:	6043      	str	r3, [r0, #4]
 800c93c:	2000      	movs	r0, #0
 800c93e:	e01a      	b.n	800c976 <__ieee754_rem_pio2f+0x5a>
 800c940:	4b87      	ldr	r3, [pc, #540]	; (800cb60 <__ieee754_rem_pio2f+0x244>)
 800c942:	429d      	cmp	r5, r3
 800c944:	dc46      	bgt.n	800c9d4 <__ieee754_rem_pio2f+0xb8>
 800c946:	2e00      	cmp	r6, #0
 800c948:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800cb64 <__ieee754_rem_pio2f+0x248>
 800c94c:	4b86      	ldr	r3, [pc, #536]	; (800cb68 <__ieee754_rem_pio2f+0x24c>)
 800c94e:	f025 050f 	bic.w	r5, r5, #15
 800c952:	dd1f      	ble.n	800c994 <__ieee754_rem_pio2f+0x78>
 800c954:	429d      	cmp	r5, r3
 800c956:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c95a:	d00e      	beq.n	800c97a <__ieee754_rem_pio2f+0x5e>
 800c95c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800cb6c <__ieee754_rem_pio2f+0x250>
 800c960:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800c964:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c968:	ed80 0a00 	vstr	s0, [r0]
 800c96c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c970:	2001      	movs	r0, #1
 800c972:	edc4 7a01 	vstr	s15, [r4, #4]
 800c976:	b007      	add	sp, #28
 800c978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c97a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800cb70 <__ieee754_rem_pio2f+0x254>
 800c97e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800cb74 <__ieee754_rem_pio2f+0x258>
 800c982:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c986:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c98a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c98e:	edc0 6a00 	vstr	s13, [r0]
 800c992:	e7eb      	b.n	800c96c <__ieee754_rem_pio2f+0x50>
 800c994:	429d      	cmp	r5, r3
 800c996:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c99a:	d00e      	beq.n	800c9ba <__ieee754_rem_pio2f+0x9e>
 800c99c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800cb6c <__ieee754_rem_pio2f+0x250>
 800c9a0:	ee37 0a87 	vadd.f32	s0, s15, s14
 800c9a4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c9a8:	ed80 0a00 	vstr	s0, [r0]
 800c9ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b4:	edc4 7a01 	vstr	s15, [r4, #4]
 800c9b8:	e7dd      	b.n	800c976 <__ieee754_rem_pio2f+0x5a>
 800c9ba:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800cb70 <__ieee754_rem_pio2f+0x254>
 800c9be:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800cb74 <__ieee754_rem_pio2f+0x258>
 800c9c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c9c6:	ee77 6a87 	vadd.f32	s13, s15, s14
 800c9ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c9ce:	edc0 6a00 	vstr	s13, [r0]
 800c9d2:	e7eb      	b.n	800c9ac <__ieee754_rem_pio2f+0x90>
 800c9d4:	4b68      	ldr	r3, [pc, #416]	; (800cb78 <__ieee754_rem_pio2f+0x25c>)
 800c9d6:	429d      	cmp	r5, r3
 800c9d8:	dc72      	bgt.n	800cac0 <__ieee754_rem_pio2f+0x1a4>
 800c9da:	f000 fdc1 	bl	800d560 <fabsf>
 800c9de:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800cb7c <__ieee754_rem_pio2f+0x260>
 800c9e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c9e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c9ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c9ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c9f2:	ee17 0a90 	vmov	r0, s15
 800c9f6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cb64 <__ieee754_rem_pio2f+0x248>
 800c9fa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c9fe:	281f      	cmp	r0, #31
 800ca00:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800cb6c <__ieee754_rem_pio2f+0x250>
 800ca04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca08:	eeb1 6a47 	vneg.f32	s12, s14
 800ca0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ca10:	ee16 2a90 	vmov	r2, s13
 800ca14:	dc1c      	bgt.n	800ca50 <__ieee754_rem_pio2f+0x134>
 800ca16:	495a      	ldr	r1, [pc, #360]	; (800cb80 <__ieee754_rem_pio2f+0x264>)
 800ca18:	1e47      	subs	r7, r0, #1
 800ca1a:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800ca1e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800ca22:	428b      	cmp	r3, r1
 800ca24:	d014      	beq.n	800ca50 <__ieee754_rem_pio2f+0x134>
 800ca26:	6022      	str	r2, [r4, #0]
 800ca28:	ed94 7a00 	vldr	s14, [r4]
 800ca2c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ca30:	2e00      	cmp	r6, #0
 800ca32:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ca36:	ed84 0a01 	vstr	s0, [r4, #4]
 800ca3a:	da9c      	bge.n	800c976 <__ieee754_rem_pio2f+0x5a>
 800ca3c:	eeb1 7a47 	vneg.f32	s14, s14
 800ca40:	eeb1 0a40 	vneg.f32	s0, s0
 800ca44:	ed84 7a00 	vstr	s14, [r4]
 800ca48:	ed84 0a01 	vstr	s0, [r4, #4]
 800ca4c:	4240      	negs	r0, r0
 800ca4e:	e792      	b.n	800c976 <__ieee754_rem_pio2f+0x5a>
 800ca50:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ca54:	15eb      	asrs	r3, r5, #23
 800ca56:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800ca5a:	2d08      	cmp	r5, #8
 800ca5c:	dde3      	ble.n	800ca26 <__ieee754_rem_pio2f+0x10a>
 800ca5e:	eddf 7a44 	vldr	s15, [pc, #272]	; 800cb70 <__ieee754_rem_pio2f+0x254>
 800ca62:	eef0 6a40 	vmov.f32	s13, s0
 800ca66:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ca6a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ca6e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800ca72:	eddf 7a40 	vldr	s15, [pc, #256]	; 800cb74 <__ieee754_rem_pio2f+0x258>
 800ca76:	ee97 0a27 	vfnms.f32	s0, s14, s15
 800ca7a:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800ca7e:	eef0 7a40 	vmov.f32	s15, s0
 800ca82:	ee15 2a90 	vmov	r2, s11
 800ca86:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ca8a:	1a5b      	subs	r3, r3, r1
 800ca8c:	2b19      	cmp	r3, #25
 800ca8e:	dc04      	bgt.n	800ca9a <__ieee754_rem_pio2f+0x17e>
 800ca90:	edc4 5a00 	vstr	s11, [r4]
 800ca94:	eeb0 0a66 	vmov.f32	s0, s13
 800ca98:	e7c6      	b.n	800ca28 <__ieee754_rem_pio2f+0x10c>
 800ca9a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800cb84 <__ieee754_rem_pio2f+0x268>
 800ca9e:	eeb0 0a66 	vmov.f32	s0, s13
 800caa2:	eea6 0a25 	vfma.f32	s0, s12, s11
 800caa6:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800caaa:	eddf 6a37 	vldr	s13, [pc, #220]	; 800cb88 <__ieee754_rem_pio2f+0x26c>
 800caae:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cab2:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800cab6:	ee30 7a67 	vsub.f32	s14, s0, s15
 800caba:	ed84 7a00 	vstr	s14, [r4]
 800cabe:	e7b3      	b.n	800ca28 <__ieee754_rem_pio2f+0x10c>
 800cac0:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800cac4:	db06      	blt.n	800cad4 <__ieee754_rem_pio2f+0x1b8>
 800cac6:	ee70 7a40 	vsub.f32	s15, s0, s0
 800caca:	edc0 7a01 	vstr	s15, [r0, #4]
 800cace:	edc0 7a00 	vstr	s15, [r0]
 800cad2:	e733      	b.n	800c93c <__ieee754_rem_pio2f+0x20>
 800cad4:	15ea      	asrs	r2, r5, #23
 800cad6:	3a86      	subs	r2, #134	; 0x86
 800cad8:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800cadc:	ee07 3a90 	vmov	s15, r3
 800cae0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cae4:	eddf 6a29 	vldr	s13, [pc, #164]	; 800cb8c <__ieee754_rem_pio2f+0x270>
 800cae8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800caec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800caf0:	ed8d 7a03 	vstr	s14, [sp, #12]
 800caf4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800caf8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cafc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cb00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb04:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cb08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cb0c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb14:	edcd 7a05 	vstr	s15, [sp, #20]
 800cb18:	d11e      	bne.n	800cb58 <__ieee754_rem_pio2f+0x23c>
 800cb1a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cb1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb22:	bf14      	ite	ne
 800cb24:	2302      	movne	r3, #2
 800cb26:	2301      	moveq	r3, #1
 800cb28:	4919      	ldr	r1, [pc, #100]	; (800cb90 <__ieee754_rem_pio2f+0x274>)
 800cb2a:	9101      	str	r1, [sp, #4]
 800cb2c:	2102      	movs	r1, #2
 800cb2e:	9100      	str	r1, [sp, #0]
 800cb30:	a803      	add	r0, sp, #12
 800cb32:	4621      	mov	r1, r4
 800cb34:	f000 f88e 	bl	800cc54 <__kernel_rem_pio2f>
 800cb38:	2e00      	cmp	r6, #0
 800cb3a:	f6bf af1c 	bge.w	800c976 <__ieee754_rem_pio2f+0x5a>
 800cb3e:	edd4 7a00 	vldr	s15, [r4]
 800cb42:	eef1 7a67 	vneg.f32	s15, s15
 800cb46:	edc4 7a00 	vstr	s15, [r4]
 800cb4a:	edd4 7a01 	vldr	s15, [r4, #4]
 800cb4e:	eef1 7a67 	vneg.f32	s15, s15
 800cb52:	edc4 7a01 	vstr	s15, [r4, #4]
 800cb56:	e779      	b.n	800ca4c <__ieee754_rem_pio2f+0x130>
 800cb58:	2303      	movs	r3, #3
 800cb5a:	e7e5      	b.n	800cb28 <__ieee754_rem_pio2f+0x20c>
 800cb5c:	3f490fd8 	.word	0x3f490fd8
 800cb60:	4016cbe3 	.word	0x4016cbe3
 800cb64:	3fc90f80 	.word	0x3fc90f80
 800cb68:	3fc90fd0 	.word	0x3fc90fd0
 800cb6c:	37354443 	.word	0x37354443
 800cb70:	37354400 	.word	0x37354400
 800cb74:	2e85a308 	.word	0x2e85a308
 800cb78:	43490f80 	.word	0x43490f80
 800cb7c:	3f22f984 	.word	0x3f22f984
 800cb80:	08012a50 	.word	0x08012a50
 800cb84:	2e85a300 	.word	0x2e85a300
 800cb88:	248d3132 	.word	0x248d3132
 800cb8c:	43800000 	.word	0x43800000
 800cb90:	08012ad0 	.word	0x08012ad0

0800cb94 <__kernel_cosf>:
 800cb94:	ee10 3a10 	vmov	r3, s0
 800cb98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb9c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800cba0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800cba4:	da05      	bge.n	800cbb2 <__kernel_cosf+0x1e>
 800cba6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cbaa:	ee17 2a90 	vmov	r2, s15
 800cbae:	2a00      	cmp	r2, #0
 800cbb0:	d03d      	beq.n	800cc2e <__kernel_cosf+0x9a>
 800cbb2:	ee60 5a00 	vmul.f32	s11, s0, s0
 800cbb6:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800cc34 <__kernel_cosf+0xa0>
 800cbba:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800cc38 <__kernel_cosf+0xa4>
 800cbbe:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800cc3c <__kernel_cosf+0xa8>
 800cbc2:	4a1f      	ldr	r2, [pc, #124]	; (800cc40 <__kernel_cosf+0xac>)
 800cbc4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cbc8:	4293      	cmp	r3, r2
 800cbca:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800cc44 <__kernel_cosf+0xb0>
 800cbce:	eee7 7a25 	vfma.f32	s15, s14, s11
 800cbd2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800cc48 <__kernel_cosf+0xb4>
 800cbd6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800cbda:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800cc4c <__kernel_cosf+0xb8>
 800cbde:	eee7 7a25 	vfma.f32	s15, s14, s11
 800cbe2:	eeb0 7a66 	vmov.f32	s14, s13
 800cbe6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800cbea:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800cbee:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800cbf2:	ee67 6a25 	vmul.f32	s13, s14, s11
 800cbf6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800cbfa:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cbfe:	dc04      	bgt.n	800cc0a <__kernel_cosf+0x76>
 800cc00:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800cc04:	ee36 0a47 	vsub.f32	s0, s12, s14
 800cc08:	4770      	bx	lr
 800cc0a:	4a11      	ldr	r2, [pc, #68]	; (800cc50 <__kernel_cosf+0xbc>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	bfda      	itte	le
 800cc10:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800cc14:	ee06 3a90 	vmovle	s13, r3
 800cc18:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800cc1c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cc20:	ee36 0a66 	vsub.f32	s0, s12, s13
 800cc24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc28:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cc2c:	4770      	bx	lr
 800cc2e:	eeb0 0a46 	vmov.f32	s0, s12
 800cc32:	4770      	bx	lr
 800cc34:	ad47d74e 	.word	0xad47d74e
 800cc38:	310f74f6 	.word	0x310f74f6
 800cc3c:	3d2aaaab 	.word	0x3d2aaaab
 800cc40:	3e999999 	.word	0x3e999999
 800cc44:	b493f27c 	.word	0xb493f27c
 800cc48:	37d00d01 	.word	0x37d00d01
 800cc4c:	bab60b61 	.word	0xbab60b61
 800cc50:	3f480000 	.word	0x3f480000

0800cc54 <__kernel_rem_pio2f>:
 800cc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc58:	ed2d 8b04 	vpush	{d8-d9}
 800cc5c:	b0d7      	sub	sp, #348	; 0x15c
 800cc5e:	4616      	mov	r6, r2
 800cc60:	4698      	mov	r8, r3
 800cc62:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800cc64:	4bbb      	ldr	r3, [pc, #748]	; (800cf54 <__kernel_rem_pio2f+0x300>)
 800cc66:	9001      	str	r0, [sp, #4]
 800cc68:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 800cc6c:	1d33      	adds	r3, r6, #4
 800cc6e:	460d      	mov	r5, r1
 800cc70:	f108 39ff 	add.w	r9, r8, #4294967295
 800cc74:	db29      	blt.n	800ccca <__kernel_rem_pio2f+0x76>
 800cc76:	1ef1      	subs	r1, r6, #3
 800cc78:	bf48      	it	mi
 800cc7a:	1d31      	addmi	r1, r6, #4
 800cc7c:	10c9      	asrs	r1, r1, #3
 800cc7e:	1c4c      	adds	r4, r1, #1
 800cc80:	00e3      	lsls	r3, r4, #3
 800cc82:	9302      	str	r3, [sp, #8]
 800cc84:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800cc86:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800cc8a:	eba1 0009 	sub.w	r0, r1, r9
 800cc8e:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800cc92:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 800cc96:	eb07 0c09 	add.w	ip, r7, r9
 800cc9a:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 800cc9e:	2300      	movs	r3, #0
 800cca0:	4563      	cmp	r3, ip
 800cca2:	dd14      	ble.n	800ccce <__kernel_rem_pio2f+0x7a>
 800cca4:	ab1a      	add	r3, sp, #104	; 0x68
 800cca6:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800ccaa:	46cc      	mov	ip, r9
 800ccac:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 800ccb0:	f1c8 0b01 	rsb	fp, r8, #1
 800ccb4:	eb0b 020c 	add.w	r2, fp, ip
 800ccb8:	4297      	cmp	r7, r2
 800ccba:	db27      	blt.n	800cd0c <__kernel_rem_pio2f+0xb8>
 800ccbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ccc0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	e016      	b.n	800ccf8 <__kernel_rem_pio2f+0xa4>
 800ccca:	2100      	movs	r1, #0
 800cccc:	e7d7      	b.n	800cc7e <__kernel_rem_pio2f+0x2a>
 800ccce:	42d8      	cmn	r0, r3
 800ccd0:	bf5d      	ittte	pl
 800ccd2:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 800ccd6:	ee07 2a90 	vmovpl	s15, r2
 800ccda:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ccde:	eef0 7a47 	vmovmi.f32	s15, s14
 800cce2:	ecea 7a01 	vstmia	sl!, {s15}
 800cce6:	3301      	adds	r3, #1
 800cce8:	e7da      	b.n	800cca0 <__kernel_rem_pio2f+0x4c>
 800ccea:	ecfe 6a01 	vldmia	lr!, {s13}
 800ccee:	ed90 7a00 	vldr	s14, [r0]
 800ccf2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ccf6:	3201      	adds	r2, #1
 800ccf8:	454a      	cmp	r2, r9
 800ccfa:	f1a0 0004 	sub.w	r0, r0, #4
 800ccfe:	ddf4      	ble.n	800ccea <__kernel_rem_pio2f+0x96>
 800cd00:	ecea 7a01 	vstmia	sl!, {s15}
 800cd04:	3304      	adds	r3, #4
 800cd06:	f10c 0c01 	add.w	ip, ip, #1
 800cd0a:	e7d3      	b.n	800ccb4 <__kernel_rem_pio2f+0x60>
 800cd0c:	ab06      	add	r3, sp, #24
 800cd0e:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800cd12:	9304      	str	r3, [sp, #16]
 800cd14:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800cd16:	eddf 8a92 	vldr	s17, [pc, #584]	; 800cf60 <__kernel_rem_pio2f+0x30c>
 800cd1a:	ed9f 9a90 	vldr	s18, [pc, #576]	; 800cf5c <__kernel_rem_pio2f+0x308>
 800cd1e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800cd22:	9303      	str	r3, [sp, #12]
 800cd24:	46ba      	mov	sl, r7
 800cd26:	ab56      	add	r3, sp, #344	; 0x158
 800cd28:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800cd2c:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800cd30:	ab06      	add	r3, sp, #24
 800cd32:	4618      	mov	r0, r3
 800cd34:	4652      	mov	r2, sl
 800cd36:	2a00      	cmp	r2, #0
 800cd38:	dc51      	bgt.n	800cdde <__kernel_rem_pio2f+0x18a>
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	9305      	str	r3, [sp, #20]
 800cd3e:	f000 fc59 	bl	800d5f4 <scalbnf>
 800cd42:	eeb0 8a40 	vmov.f32	s16, s0
 800cd46:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800cd4a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800cd4e:	f000 fc0f 	bl	800d570 <floorf>
 800cd52:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800cd56:	eea0 8a67 	vfms.f32	s16, s0, s15
 800cd5a:	2c00      	cmp	r4, #0
 800cd5c:	9b05      	ldr	r3, [sp, #20]
 800cd5e:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800cd62:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800cd66:	edcd 7a00 	vstr	s15, [sp]
 800cd6a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cd6e:	dd4b      	ble.n	800ce08 <__kernel_rem_pio2f+0x1b4>
 800cd70:	f10a 3cff 	add.w	ip, sl, #4294967295
 800cd74:	aa06      	add	r2, sp, #24
 800cd76:	f1c4 0e08 	rsb	lr, r4, #8
 800cd7a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800cd7e:	ee17 1a90 	vmov	r1, s15
 800cd82:	fa42 f00e 	asr.w	r0, r2, lr
 800cd86:	4401      	add	r1, r0
 800cd88:	9100      	str	r1, [sp, #0]
 800cd8a:	fa00 f00e 	lsl.w	r0, r0, lr
 800cd8e:	a906      	add	r1, sp, #24
 800cd90:	1a12      	subs	r2, r2, r0
 800cd92:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800cd96:	f1c4 0007 	rsb	r0, r4, #7
 800cd9a:	fa42 fb00 	asr.w	fp, r2, r0
 800cd9e:	f1bb 0f00 	cmp.w	fp, #0
 800cda2:	dd43      	ble.n	800ce2c <__kernel_rem_pio2f+0x1d8>
 800cda4:	9a00      	ldr	r2, [sp, #0]
 800cda6:	f04f 0e00 	mov.w	lr, #0
 800cdaa:	3201      	adds	r2, #1
 800cdac:	9200      	str	r2, [sp, #0]
 800cdae:	4670      	mov	r0, lr
 800cdb0:	45f2      	cmp	sl, lr
 800cdb2:	dc6c      	bgt.n	800ce8e <__kernel_rem_pio2f+0x23a>
 800cdb4:	2c00      	cmp	r4, #0
 800cdb6:	dd04      	ble.n	800cdc2 <__kernel_rem_pio2f+0x16e>
 800cdb8:	2c01      	cmp	r4, #1
 800cdba:	d079      	beq.n	800ceb0 <__kernel_rem_pio2f+0x25c>
 800cdbc:	2c02      	cmp	r4, #2
 800cdbe:	f000 8082 	beq.w	800cec6 <__kernel_rem_pio2f+0x272>
 800cdc2:	f1bb 0f02 	cmp.w	fp, #2
 800cdc6:	d131      	bne.n	800ce2c <__kernel_rem_pio2f+0x1d8>
 800cdc8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cdcc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800cdd0:	b360      	cbz	r0, 800ce2c <__kernel_rem_pio2f+0x1d8>
 800cdd2:	4620      	mov	r0, r4
 800cdd4:	f000 fc0e 	bl	800d5f4 <scalbnf>
 800cdd8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cddc:	e026      	b.n	800ce2c <__kernel_rem_pio2f+0x1d8>
 800cdde:	ee60 7a28 	vmul.f32	s15, s0, s17
 800cde2:	3a01      	subs	r2, #1
 800cde4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cde8:	a942      	add	r1, sp, #264	; 0x108
 800cdea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdee:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800cdf2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800cdf6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cdfa:	eca0 0a01 	vstmia	r0!, {s0}
 800cdfe:	ed9c 0a00 	vldr	s0, [ip]
 800ce02:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ce06:	e796      	b.n	800cd36 <__kernel_rem_pio2f+0xe2>
 800ce08:	d107      	bne.n	800ce1a <__kernel_rem_pio2f+0x1c6>
 800ce0a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800ce0e:	a906      	add	r1, sp, #24
 800ce10:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ce14:	ea4f 2b22 	mov.w	fp, r2, asr #8
 800ce18:	e7c1      	b.n	800cd9e <__kernel_rem_pio2f+0x14a>
 800ce1a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ce1e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ce22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce26:	da2f      	bge.n	800ce88 <__kernel_rem_pio2f+0x234>
 800ce28:	f04f 0b00 	mov.w	fp, #0
 800ce2c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ce30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce34:	f040 8098 	bne.w	800cf68 <__kernel_rem_pio2f+0x314>
 800ce38:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ce3c:	469c      	mov	ip, r3
 800ce3e:	2200      	movs	r2, #0
 800ce40:	45bc      	cmp	ip, r7
 800ce42:	da48      	bge.n	800ced6 <__kernel_rem_pio2f+0x282>
 800ce44:	2a00      	cmp	r2, #0
 800ce46:	d05f      	beq.n	800cf08 <__kernel_rem_pio2f+0x2b4>
 800ce48:	aa06      	add	r2, sp, #24
 800ce4a:	3c08      	subs	r4, #8
 800ce4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ce50:	2900      	cmp	r1, #0
 800ce52:	d07d      	beq.n	800cf50 <__kernel_rem_pio2f+0x2fc>
 800ce54:	4620      	mov	r0, r4
 800ce56:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ce5a:	9301      	str	r3, [sp, #4]
 800ce5c:	f000 fbca 	bl	800d5f4 <scalbnf>
 800ce60:	9b01      	ldr	r3, [sp, #4]
 800ce62:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800cf60 <__kernel_rem_pio2f+0x30c>
 800ce66:	4619      	mov	r1, r3
 800ce68:	2900      	cmp	r1, #0
 800ce6a:	f280 80af 	bge.w	800cfcc <__kernel_rem_pio2f+0x378>
 800ce6e:	4618      	mov	r0, r3
 800ce70:	2400      	movs	r4, #0
 800ce72:	2800      	cmp	r0, #0
 800ce74:	f2c0 80d0 	blt.w	800d018 <__kernel_rem_pio2f+0x3c4>
 800ce78:	a942      	add	r1, sp, #264	; 0x108
 800ce7a:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 800ce7e:	4a36      	ldr	r2, [pc, #216]	; (800cf58 <__kernel_rem_pio2f+0x304>)
 800ce80:	eddf 7a38 	vldr	s15, [pc, #224]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800ce84:	2100      	movs	r1, #0
 800ce86:	e0bb      	b.n	800d000 <__kernel_rem_pio2f+0x3ac>
 800ce88:	f04f 0b02 	mov.w	fp, #2
 800ce8c:	e78a      	b.n	800cda4 <__kernel_rem_pio2f+0x150>
 800ce8e:	681a      	ldr	r2, [r3, #0]
 800ce90:	b948      	cbnz	r0, 800cea6 <__kernel_rem_pio2f+0x252>
 800ce92:	b11a      	cbz	r2, 800ce9c <__kernel_rem_pio2f+0x248>
 800ce94:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 800ce98:	601a      	str	r2, [r3, #0]
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	f10e 0e01 	add.w	lr, lr, #1
 800cea0:	3304      	adds	r3, #4
 800cea2:	4610      	mov	r0, r2
 800cea4:	e784      	b.n	800cdb0 <__kernel_rem_pio2f+0x15c>
 800cea6:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 800ceaa:	601a      	str	r2, [r3, #0]
 800ceac:	4602      	mov	r2, r0
 800ceae:	e7f5      	b.n	800ce9c <__kernel_rem_pio2f+0x248>
 800ceb0:	f10a 3cff 	add.w	ip, sl, #4294967295
 800ceb4:	ab06      	add	r3, sp, #24
 800ceb6:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ceba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cebe:	aa06      	add	r2, sp, #24
 800cec0:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 800cec4:	e77d      	b.n	800cdc2 <__kernel_rem_pio2f+0x16e>
 800cec6:	f10a 3cff 	add.w	ip, sl, #4294967295
 800ceca:	ab06      	add	r3, sp, #24
 800cecc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ced0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ced4:	e7f3      	b.n	800cebe <__kernel_rem_pio2f+0x26a>
 800ced6:	a906      	add	r1, sp, #24
 800ced8:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 800cedc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cee0:	4302      	orrs	r2, r0
 800cee2:	e7ad      	b.n	800ce40 <__kernel_rem_pio2f+0x1ec>
 800cee4:	3001      	adds	r0, #1
 800cee6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ceea:	2a00      	cmp	r2, #0
 800ceec:	d0fa      	beq.n	800cee4 <__kernel_rem_pio2f+0x290>
 800ceee:	a91a      	add	r1, sp, #104	; 0x68
 800cef0:	eb0a 0208 	add.w	r2, sl, r8
 800cef4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800cef8:	f10a 0301 	add.w	r3, sl, #1
 800cefc:	eb0a 0100 	add.w	r1, sl, r0
 800cf00:	4299      	cmp	r1, r3
 800cf02:	da04      	bge.n	800cf0e <__kernel_rem_pio2f+0x2ba>
 800cf04:	468a      	mov	sl, r1
 800cf06:	e70e      	b.n	800cd26 <__kernel_rem_pio2f+0xd2>
 800cf08:	9b04      	ldr	r3, [sp, #16]
 800cf0a:	2001      	movs	r0, #1
 800cf0c:	e7eb      	b.n	800cee6 <__kernel_rem_pio2f+0x292>
 800cf0e:	9803      	ldr	r0, [sp, #12]
 800cf10:	f8dd c004 	ldr.w	ip, [sp, #4]
 800cf14:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800cf18:	9000      	str	r0, [sp, #0]
 800cf1a:	ee07 0a90 	vmov	s15, r0
 800cf1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf22:	2000      	movs	r0, #0
 800cf24:	ece2 7a01 	vstmia	r2!, {s15}
 800cf28:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800cf2c:	4696      	mov	lr, r2
 800cf2e:	4548      	cmp	r0, r9
 800cf30:	dd06      	ble.n	800cf40 <__kernel_rem_pio2f+0x2ec>
 800cf32:	a842      	add	r0, sp, #264	; 0x108
 800cf34:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800cf38:	edc0 7a00 	vstr	s15, [r0]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	e7df      	b.n	800cf00 <__kernel_rem_pio2f+0x2ac>
 800cf40:	ecfc 6a01 	vldmia	ip!, {s13}
 800cf44:	ed3e 7a01 	vldmdb	lr!, {s14}
 800cf48:	3001      	adds	r0, #1
 800cf4a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cf4e:	e7ee      	b.n	800cf2e <__kernel_rem_pio2f+0x2da>
 800cf50:	3b01      	subs	r3, #1
 800cf52:	e779      	b.n	800ce48 <__kernel_rem_pio2f+0x1f4>
 800cf54:	08012e14 	.word	0x08012e14
 800cf58:	08012de8 	.word	0x08012de8
 800cf5c:	43800000 	.word	0x43800000
 800cf60:	3b800000 	.word	0x3b800000
 800cf64:	00000000 	.word	0x00000000
 800cf68:	9b02      	ldr	r3, [sp, #8]
 800cf6a:	eeb0 0a48 	vmov.f32	s0, s16
 800cf6e:	1b98      	subs	r0, r3, r6
 800cf70:	f000 fb40 	bl	800d5f4 <scalbnf>
 800cf74:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800cf5c <__kernel_rem_pio2f+0x308>
 800cf78:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800cf7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf80:	db1b      	blt.n	800cfba <__kernel_rem_pio2f+0x366>
 800cf82:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800cf60 <__kernel_rem_pio2f+0x30c>
 800cf86:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cf8a:	aa06      	add	r2, sp, #24
 800cf8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf90:	a906      	add	r1, sp, #24
 800cf92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf96:	3408      	adds	r4, #8
 800cf98:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cf9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cfa0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cfa4:	ee10 3a10 	vmov	r3, s0
 800cfa8:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800cfac:	ee17 2a90 	vmov	r2, s15
 800cfb0:	f10a 0301 	add.w	r3, sl, #1
 800cfb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cfb8:	e74c      	b.n	800ce54 <__kernel_rem_pio2f+0x200>
 800cfba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cfbe:	aa06      	add	r2, sp, #24
 800cfc0:	ee10 3a10 	vmov	r3, s0
 800cfc4:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800cfc8:	4653      	mov	r3, sl
 800cfca:	e743      	b.n	800ce54 <__kernel_rem_pio2f+0x200>
 800cfcc:	aa42      	add	r2, sp, #264	; 0x108
 800cfce:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800cfd2:	aa06      	add	r2, sp, #24
 800cfd4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800cfd8:	9201      	str	r2, [sp, #4]
 800cfda:	ee07 2a90 	vmov	s15, r2
 800cfde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cfe2:	3901      	subs	r1, #1
 800cfe4:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cfe8:	ee20 0a07 	vmul.f32	s0, s0, s14
 800cfec:	edc0 7a00 	vstr	s15, [r0]
 800cff0:	e73a      	b.n	800ce68 <__kernel_rem_pio2f+0x214>
 800cff2:	ecf2 6a01 	vldmia	r2!, {s13}
 800cff6:	ecb6 7a01 	vldmia	r6!, {s14}
 800cffa:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cffe:	3101      	adds	r1, #1
 800d000:	42b9      	cmp	r1, r7
 800d002:	dc01      	bgt.n	800d008 <__kernel_rem_pio2f+0x3b4>
 800d004:	428c      	cmp	r4, r1
 800d006:	daf4      	bge.n	800cff2 <__kernel_rem_pio2f+0x39e>
 800d008:	aa56      	add	r2, sp, #344	; 0x158
 800d00a:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 800d00e:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800d012:	3801      	subs	r0, #1
 800d014:	3401      	adds	r4, #1
 800d016:	e72c      	b.n	800ce72 <__kernel_rem_pio2f+0x21e>
 800d018:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800d01a:	2a02      	cmp	r2, #2
 800d01c:	dc0a      	bgt.n	800d034 <__kernel_rem_pio2f+0x3e0>
 800d01e:	2a00      	cmp	r2, #0
 800d020:	dc61      	bgt.n	800d0e6 <__kernel_rem_pio2f+0x492>
 800d022:	d03c      	beq.n	800d09e <__kernel_rem_pio2f+0x44a>
 800d024:	9b00      	ldr	r3, [sp, #0]
 800d026:	f003 0007 	and.w	r0, r3, #7
 800d02a:	b057      	add	sp, #348	; 0x15c
 800d02c:	ecbd 8b04 	vpop	{d8-d9}
 800d030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d034:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800d036:	2a03      	cmp	r2, #3
 800d038:	d1f4      	bne.n	800d024 <__kernel_rem_pio2f+0x3d0>
 800d03a:	aa2e      	add	r2, sp, #184	; 0xb8
 800d03c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800d040:	4608      	mov	r0, r1
 800d042:	461c      	mov	r4, r3
 800d044:	2c00      	cmp	r4, #0
 800d046:	f1a0 0004 	sub.w	r0, r0, #4
 800d04a:	dc59      	bgt.n	800d100 <__kernel_rem_pio2f+0x4ac>
 800d04c:	4618      	mov	r0, r3
 800d04e:	2801      	cmp	r0, #1
 800d050:	f1a1 0104 	sub.w	r1, r1, #4
 800d054:	dc64      	bgt.n	800d120 <__kernel_rem_pio2f+0x4cc>
 800d056:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	dc70      	bgt.n	800d140 <__kernel_rem_pio2f+0x4ec>
 800d05e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800d062:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800d066:	f1bb 0f00 	cmp.w	fp, #0
 800d06a:	d172      	bne.n	800d152 <__kernel_rem_pio2f+0x4fe>
 800d06c:	edc5 6a00 	vstr	s13, [r5]
 800d070:	ed85 7a01 	vstr	s14, [r5, #4]
 800d074:	edc5 7a02 	vstr	s15, [r5, #8]
 800d078:	e7d4      	b.n	800d024 <__kernel_rem_pio2f+0x3d0>
 800d07a:	aa2e      	add	r2, sp, #184	; 0xb8
 800d07c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800d080:	ed91 7a00 	vldr	s14, [r1]
 800d084:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d088:	3b01      	subs	r3, #1
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	daf5      	bge.n	800d07a <__kernel_rem_pio2f+0x426>
 800d08e:	f1bb 0f00 	cmp.w	fp, #0
 800d092:	d001      	beq.n	800d098 <__kernel_rem_pio2f+0x444>
 800d094:	eef1 7a67 	vneg.f32	s15, s15
 800d098:	edc5 7a00 	vstr	s15, [r5]
 800d09c:	e7c2      	b.n	800d024 <__kernel_rem_pio2f+0x3d0>
 800d09e:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800d0a2:	e7f2      	b.n	800d08a <__kernel_rem_pio2f+0x436>
 800d0a4:	aa2e      	add	r2, sp, #184	; 0xb8
 800d0a6:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800d0aa:	edd0 7a00 	vldr	s15, [r0]
 800d0ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d0b2:	3901      	subs	r1, #1
 800d0b4:	2900      	cmp	r1, #0
 800d0b6:	daf5      	bge.n	800d0a4 <__kernel_rem_pio2f+0x450>
 800d0b8:	f1bb 0f00 	cmp.w	fp, #0
 800d0bc:	d017      	beq.n	800d0ee <__kernel_rem_pio2f+0x49a>
 800d0be:	eef1 7a47 	vneg.f32	s15, s14
 800d0c2:	edc5 7a00 	vstr	s15, [r5]
 800d0c6:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800d0ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0ce:	a82f      	add	r0, sp, #188	; 0xbc
 800d0d0:	2101      	movs	r1, #1
 800d0d2:	428b      	cmp	r3, r1
 800d0d4:	da0e      	bge.n	800d0f4 <__kernel_rem_pio2f+0x4a0>
 800d0d6:	f1bb 0f00 	cmp.w	fp, #0
 800d0da:	d001      	beq.n	800d0e0 <__kernel_rem_pio2f+0x48c>
 800d0dc:	eef1 7a67 	vneg.f32	s15, s15
 800d0e0:	edc5 7a01 	vstr	s15, [r5, #4]
 800d0e4:	e79e      	b.n	800d024 <__kernel_rem_pio2f+0x3d0>
 800d0e6:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 800cf64 <__kernel_rem_pio2f+0x310>
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	e7e2      	b.n	800d0b4 <__kernel_rem_pio2f+0x460>
 800d0ee:	eef0 7a47 	vmov.f32	s15, s14
 800d0f2:	e7e6      	b.n	800d0c2 <__kernel_rem_pio2f+0x46e>
 800d0f4:	ecb0 7a01 	vldmia	r0!, {s14}
 800d0f8:	3101      	adds	r1, #1
 800d0fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d0fe:	e7e8      	b.n	800d0d2 <__kernel_rem_pio2f+0x47e>
 800d100:	edd0 7a00 	vldr	s15, [r0]
 800d104:	edd0 6a01 	vldr	s13, [r0, #4]
 800d108:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d10c:	3c01      	subs	r4, #1
 800d10e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d112:	ed80 7a00 	vstr	s14, [r0]
 800d116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d11a:	edc0 7a01 	vstr	s15, [r0, #4]
 800d11e:	e791      	b.n	800d044 <__kernel_rem_pio2f+0x3f0>
 800d120:	edd1 7a00 	vldr	s15, [r1]
 800d124:	edd1 6a01 	vldr	s13, [r1, #4]
 800d128:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d12c:	3801      	subs	r0, #1
 800d12e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d132:	ed81 7a00 	vstr	s14, [r1]
 800d136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d13a:	edc1 7a01 	vstr	s15, [r1, #4]
 800d13e:	e786      	b.n	800d04e <__kernel_rem_pio2f+0x3fa>
 800d140:	aa2e      	add	r2, sp, #184	; 0xb8
 800d142:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800d146:	ed91 7a00 	vldr	s14, [r1]
 800d14a:	3b01      	subs	r3, #1
 800d14c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d150:	e783      	b.n	800d05a <__kernel_rem_pio2f+0x406>
 800d152:	eef1 6a66 	vneg.f32	s13, s13
 800d156:	eeb1 7a47 	vneg.f32	s14, s14
 800d15a:	edc5 6a00 	vstr	s13, [r5]
 800d15e:	ed85 7a01 	vstr	s14, [r5, #4]
 800d162:	eef1 7a67 	vneg.f32	s15, s15
 800d166:	e785      	b.n	800d074 <__kernel_rem_pio2f+0x420>

0800d168 <__kernel_sinf>:
 800d168:	ee10 3a10 	vmov	r3, s0
 800d16c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d170:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d174:	da04      	bge.n	800d180 <__kernel_sinf+0x18>
 800d176:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d17a:	ee17 3a90 	vmov	r3, s15
 800d17e:	b35b      	cbz	r3, 800d1d8 <__kernel_sinf+0x70>
 800d180:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d184:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d1dc <__kernel_sinf+0x74>
 800d188:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800d1e0 <__kernel_sinf+0x78>
 800d18c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d190:	eddf 7a14 	vldr	s15, [pc, #80]	; 800d1e4 <__kernel_sinf+0x7c>
 800d194:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d198:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800d1e8 <__kernel_sinf+0x80>
 800d19c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d1a0:	eddf 7a12 	vldr	s15, [pc, #72]	; 800d1ec <__kernel_sinf+0x84>
 800d1a4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d1a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d1ac:	b930      	cbnz	r0, 800d1bc <__kernel_sinf+0x54>
 800d1ae:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800d1f0 <__kernel_sinf+0x88>
 800d1b2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d1b6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d1ba:	4770      	bx	lr
 800d1bc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d1c0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800d1c4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d1c8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d1cc:	eddf 7a09 	vldr	s15, [pc, #36]	; 800d1f4 <__kernel_sinf+0x8c>
 800d1d0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d1d4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d1d8:	4770      	bx	lr
 800d1da:	bf00      	nop
 800d1dc:	2f2ec9d3 	.word	0x2f2ec9d3
 800d1e0:	b2d72f34 	.word	0xb2d72f34
 800d1e4:	3638ef1b 	.word	0x3638ef1b
 800d1e8:	b9500d01 	.word	0xb9500d01
 800d1ec:	3c088889 	.word	0x3c088889
 800d1f0:	be2aaaab 	.word	0xbe2aaaab
 800d1f4:	3e2aaaab 	.word	0x3e2aaaab

0800d1f8 <atan>:
 800d1f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1fc:	ec55 4b10 	vmov	r4, r5, d0
 800d200:	4bc3      	ldr	r3, [pc, #780]	; (800d510 <atan+0x318>)
 800d202:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d206:	429e      	cmp	r6, r3
 800d208:	46ab      	mov	fp, r5
 800d20a:	dd18      	ble.n	800d23e <atan+0x46>
 800d20c:	4bc1      	ldr	r3, [pc, #772]	; (800d514 <atan+0x31c>)
 800d20e:	429e      	cmp	r6, r3
 800d210:	dc01      	bgt.n	800d216 <atan+0x1e>
 800d212:	d109      	bne.n	800d228 <atan+0x30>
 800d214:	b144      	cbz	r4, 800d228 <atan+0x30>
 800d216:	4622      	mov	r2, r4
 800d218:	462b      	mov	r3, r5
 800d21a:	4620      	mov	r0, r4
 800d21c:	4629      	mov	r1, r5
 800d21e:	f7f3 f855 	bl	80002cc <__adddf3>
 800d222:	4604      	mov	r4, r0
 800d224:	460d      	mov	r5, r1
 800d226:	e006      	b.n	800d236 <atan+0x3e>
 800d228:	f1bb 0f00 	cmp.w	fp, #0
 800d22c:	f300 8131 	bgt.w	800d492 <atan+0x29a>
 800d230:	a59b      	add	r5, pc, #620	; (adr r5, 800d4a0 <atan+0x2a8>)
 800d232:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d236:	ec45 4b10 	vmov	d0, r4, r5
 800d23a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d23e:	4bb6      	ldr	r3, [pc, #728]	; (800d518 <atan+0x320>)
 800d240:	429e      	cmp	r6, r3
 800d242:	dc14      	bgt.n	800d26e <atan+0x76>
 800d244:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800d248:	429e      	cmp	r6, r3
 800d24a:	dc0d      	bgt.n	800d268 <atan+0x70>
 800d24c:	a396      	add	r3, pc, #600	; (adr r3, 800d4a8 <atan+0x2b0>)
 800d24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d252:	ee10 0a10 	vmov	r0, s0
 800d256:	4629      	mov	r1, r5
 800d258:	f7f3 f838 	bl	80002cc <__adddf3>
 800d25c:	4baf      	ldr	r3, [pc, #700]	; (800d51c <atan+0x324>)
 800d25e:	2200      	movs	r2, #0
 800d260:	f7f3 fc7a 	bl	8000b58 <__aeabi_dcmpgt>
 800d264:	2800      	cmp	r0, #0
 800d266:	d1e6      	bne.n	800d236 <atan+0x3e>
 800d268:	f04f 3aff 	mov.w	sl, #4294967295
 800d26c:	e02b      	b.n	800d2c6 <atan+0xce>
 800d26e:	f000 f963 	bl	800d538 <fabs>
 800d272:	4bab      	ldr	r3, [pc, #684]	; (800d520 <atan+0x328>)
 800d274:	429e      	cmp	r6, r3
 800d276:	ec55 4b10 	vmov	r4, r5, d0
 800d27a:	f300 80bf 	bgt.w	800d3fc <atan+0x204>
 800d27e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800d282:	429e      	cmp	r6, r3
 800d284:	f300 80a0 	bgt.w	800d3c8 <atan+0x1d0>
 800d288:	ee10 2a10 	vmov	r2, s0
 800d28c:	ee10 0a10 	vmov	r0, s0
 800d290:	462b      	mov	r3, r5
 800d292:	4629      	mov	r1, r5
 800d294:	f7f3 f81a 	bl	80002cc <__adddf3>
 800d298:	4ba0      	ldr	r3, [pc, #640]	; (800d51c <atan+0x324>)
 800d29a:	2200      	movs	r2, #0
 800d29c:	f7f3 f814 	bl	80002c8 <__aeabi_dsub>
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	4606      	mov	r6, r0
 800d2a4:	460f      	mov	r7, r1
 800d2a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	4629      	mov	r1, r5
 800d2ae:	f7f3 f80d 	bl	80002cc <__adddf3>
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	4630      	mov	r0, r6
 800d2b8:	4639      	mov	r1, r7
 800d2ba:	f7f3 fae7 	bl	800088c <__aeabi_ddiv>
 800d2be:	f04f 0a00 	mov.w	sl, #0
 800d2c2:	4604      	mov	r4, r0
 800d2c4:	460d      	mov	r5, r1
 800d2c6:	4622      	mov	r2, r4
 800d2c8:	462b      	mov	r3, r5
 800d2ca:	4620      	mov	r0, r4
 800d2cc:	4629      	mov	r1, r5
 800d2ce:	f7f3 f9b3 	bl	8000638 <__aeabi_dmul>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	4680      	mov	r8, r0
 800d2d8:	4689      	mov	r9, r1
 800d2da:	f7f3 f9ad 	bl	8000638 <__aeabi_dmul>
 800d2de:	a374      	add	r3, pc, #464	; (adr r3, 800d4b0 <atan+0x2b8>)
 800d2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e4:	4606      	mov	r6, r0
 800d2e6:	460f      	mov	r7, r1
 800d2e8:	f7f3 f9a6 	bl	8000638 <__aeabi_dmul>
 800d2ec:	a372      	add	r3, pc, #456	; (adr r3, 800d4b8 <atan+0x2c0>)
 800d2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f2:	f7f2 ffeb 	bl	80002cc <__adddf3>
 800d2f6:	4632      	mov	r2, r6
 800d2f8:	463b      	mov	r3, r7
 800d2fa:	f7f3 f99d 	bl	8000638 <__aeabi_dmul>
 800d2fe:	a370      	add	r3, pc, #448	; (adr r3, 800d4c0 <atan+0x2c8>)
 800d300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d304:	f7f2 ffe2 	bl	80002cc <__adddf3>
 800d308:	4632      	mov	r2, r6
 800d30a:	463b      	mov	r3, r7
 800d30c:	f7f3 f994 	bl	8000638 <__aeabi_dmul>
 800d310:	a36d      	add	r3, pc, #436	; (adr r3, 800d4c8 <atan+0x2d0>)
 800d312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d316:	f7f2 ffd9 	bl	80002cc <__adddf3>
 800d31a:	4632      	mov	r2, r6
 800d31c:	463b      	mov	r3, r7
 800d31e:	f7f3 f98b 	bl	8000638 <__aeabi_dmul>
 800d322:	a36b      	add	r3, pc, #428	; (adr r3, 800d4d0 <atan+0x2d8>)
 800d324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d328:	f7f2 ffd0 	bl	80002cc <__adddf3>
 800d32c:	4632      	mov	r2, r6
 800d32e:	463b      	mov	r3, r7
 800d330:	f7f3 f982 	bl	8000638 <__aeabi_dmul>
 800d334:	a368      	add	r3, pc, #416	; (adr r3, 800d4d8 <atan+0x2e0>)
 800d336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d33a:	f7f2 ffc7 	bl	80002cc <__adddf3>
 800d33e:	4642      	mov	r2, r8
 800d340:	464b      	mov	r3, r9
 800d342:	f7f3 f979 	bl	8000638 <__aeabi_dmul>
 800d346:	a366      	add	r3, pc, #408	; (adr r3, 800d4e0 <atan+0x2e8>)
 800d348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34c:	4680      	mov	r8, r0
 800d34e:	4689      	mov	r9, r1
 800d350:	4630      	mov	r0, r6
 800d352:	4639      	mov	r1, r7
 800d354:	f7f3 f970 	bl	8000638 <__aeabi_dmul>
 800d358:	a363      	add	r3, pc, #396	; (adr r3, 800d4e8 <atan+0x2f0>)
 800d35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35e:	f7f2 ffb3 	bl	80002c8 <__aeabi_dsub>
 800d362:	4632      	mov	r2, r6
 800d364:	463b      	mov	r3, r7
 800d366:	f7f3 f967 	bl	8000638 <__aeabi_dmul>
 800d36a:	a361      	add	r3, pc, #388	; (adr r3, 800d4f0 <atan+0x2f8>)
 800d36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d370:	f7f2 ffaa 	bl	80002c8 <__aeabi_dsub>
 800d374:	4632      	mov	r2, r6
 800d376:	463b      	mov	r3, r7
 800d378:	f7f3 f95e 	bl	8000638 <__aeabi_dmul>
 800d37c:	a35e      	add	r3, pc, #376	; (adr r3, 800d4f8 <atan+0x300>)
 800d37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d382:	f7f2 ffa1 	bl	80002c8 <__aeabi_dsub>
 800d386:	4632      	mov	r2, r6
 800d388:	463b      	mov	r3, r7
 800d38a:	f7f3 f955 	bl	8000638 <__aeabi_dmul>
 800d38e:	a35c      	add	r3, pc, #368	; (adr r3, 800d500 <atan+0x308>)
 800d390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d394:	f7f2 ff98 	bl	80002c8 <__aeabi_dsub>
 800d398:	4632      	mov	r2, r6
 800d39a:	463b      	mov	r3, r7
 800d39c:	f7f3 f94c 	bl	8000638 <__aeabi_dmul>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	460b      	mov	r3, r1
 800d3a4:	4640      	mov	r0, r8
 800d3a6:	4649      	mov	r1, r9
 800d3a8:	f7f2 ff90 	bl	80002cc <__adddf3>
 800d3ac:	4622      	mov	r2, r4
 800d3ae:	462b      	mov	r3, r5
 800d3b0:	f7f3 f942 	bl	8000638 <__aeabi_dmul>
 800d3b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d3b8:	4602      	mov	r2, r0
 800d3ba:	460b      	mov	r3, r1
 800d3bc:	d14b      	bne.n	800d456 <atan+0x25e>
 800d3be:	4620      	mov	r0, r4
 800d3c0:	4629      	mov	r1, r5
 800d3c2:	f7f2 ff81 	bl	80002c8 <__aeabi_dsub>
 800d3c6:	e72c      	b.n	800d222 <atan+0x2a>
 800d3c8:	ee10 0a10 	vmov	r0, s0
 800d3cc:	4b53      	ldr	r3, [pc, #332]	; (800d51c <atan+0x324>)
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	4629      	mov	r1, r5
 800d3d2:	f7f2 ff79 	bl	80002c8 <__aeabi_dsub>
 800d3d6:	4b51      	ldr	r3, [pc, #324]	; (800d51c <atan+0x324>)
 800d3d8:	4606      	mov	r6, r0
 800d3da:	460f      	mov	r7, r1
 800d3dc:	2200      	movs	r2, #0
 800d3de:	4620      	mov	r0, r4
 800d3e0:	4629      	mov	r1, r5
 800d3e2:	f7f2 ff73 	bl	80002cc <__adddf3>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	460b      	mov	r3, r1
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	4639      	mov	r1, r7
 800d3ee:	f7f3 fa4d 	bl	800088c <__aeabi_ddiv>
 800d3f2:	f04f 0a01 	mov.w	sl, #1
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	460d      	mov	r5, r1
 800d3fa:	e764      	b.n	800d2c6 <atan+0xce>
 800d3fc:	4b49      	ldr	r3, [pc, #292]	; (800d524 <atan+0x32c>)
 800d3fe:	429e      	cmp	r6, r3
 800d400:	da1d      	bge.n	800d43e <atan+0x246>
 800d402:	ee10 0a10 	vmov	r0, s0
 800d406:	4b48      	ldr	r3, [pc, #288]	; (800d528 <atan+0x330>)
 800d408:	2200      	movs	r2, #0
 800d40a:	4629      	mov	r1, r5
 800d40c:	f7f2 ff5c 	bl	80002c8 <__aeabi_dsub>
 800d410:	4b45      	ldr	r3, [pc, #276]	; (800d528 <atan+0x330>)
 800d412:	4606      	mov	r6, r0
 800d414:	460f      	mov	r7, r1
 800d416:	2200      	movs	r2, #0
 800d418:	4620      	mov	r0, r4
 800d41a:	4629      	mov	r1, r5
 800d41c:	f7f3 f90c 	bl	8000638 <__aeabi_dmul>
 800d420:	4b3e      	ldr	r3, [pc, #248]	; (800d51c <atan+0x324>)
 800d422:	2200      	movs	r2, #0
 800d424:	f7f2 ff52 	bl	80002cc <__adddf3>
 800d428:	4602      	mov	r2, r0
 800d42a:	460b      	mov	r3, r1
 800d42c:	4630      	mov	r0, r6
 800d42e:	4639      	mov	r1, r7
 800d430:	f7f3 fa2c 	bl	800088c <__aeabi_ddiv>
 800d434:	f04f 0a02 	mov.w	sl, #2
 800d438:	4604      	mov	r4, r0
 800d43a:	460d      	mov	r5, r1
 800d43c:	e743      	b.n	800d2c6 <atan+0xce>
 800d43e:	462b      	mov	r3, r5
 800d440:	ee10 2a10 	vmov	r2, s0
 800d444:	4939      	ldr	r1, [pc, #228]	; (800d52c <atan+0x334>)
 800d446:	2000      	movs	r0, #0
 800d448:	f7f3 fa20 	bl	800088c <__aeabi_ddiv>
 800d44c:	f04f 0a03 	mov.w	sl, #3
 800d450:	4604      	mov	r4, r0
 800d452:	460d      	mov	r5, r1
 800d454:	e737      	b.n	800d2c6 <atan+0xce>
 800d456:	4b36      	ldr	r3, [pc, #216]	; (800d530 <atan+0x338>)
 800d458:	4e36      	ldr	r6, [pc, #216]	; (800d534 <atan+0x33c>)
 800d45a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d45e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800d462:	e9da 2300 	ldrd	r2, r3, [sl]
 800d466:	f7f2 ff2f 	bl	80002c8 <__aeabi_dsub>
 800d46a:	4622      	mov	r2, r4
 800d46c:	462b      	mov	r3, r5
 800d46e:	f7f2 ff2b 	bl	80002c8 <__aeabi_dsub>
 800d472:	4602      	mov	r2, r0
 800d474:	460b      	mov	r3, r1
 800d476:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d47a:	f7f2 ff25 	bl	80002c8 <__aeabi_dsub>
 800d47e:	f1bb 0f00 	cmp.w	fp, #0
 800d482:	4604      	mov	r4, r0
 800d484:	460d      	mov	r5, r1
 800d486:	f6bf aed6 	bge.w	800d236 <atan+0x3e>
 800d48a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d48e:	461d      	mov	r5, r3
 800d490:	e6d1      	b.n	800d236 <atan+0x3e>
 800d492:	a51d      	add	r5, pc, #116	; (adr r5, 800d508 <atan+0x310>)
 800d494:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d498:	e6cd      	b.n	800d236 <atan+0x3e>
 800d49a:	bf00      	nop
 800d49c:	f3af 8000 	nop.w
 800d4a0:	54442d18 	.word	0x54442d18
 800d4a4:	bff921fb 	.word	0xbff921fb
 800d4a8:	8800759c 	.word	0x8800759c
 800d4ac:	7e37e43c 	.word	0x7e37e43c
 800d4b0:	e322da11 	.word	0xe322da11
 800d4b4:	3f90ad3a 	.word	0x3f90ad3a
 800d4b8:	24760deb 	.word	0x24760deb
 800d4bc:	3fa97b4b 	.word	0x3fa97b4b
 800d4c0:	a0d03d51 	.word	0xa0d03d51
 800d4c4:	3fb10d66 	.word	0x3fb10d66
 800d4c8:	c54c206e 	.word	0xc54c206e
 800d4cc:	3fb745cd 	.word	0x3fb745cd
 800d4d0:	920083ff 	.word	0x920083ff
 800d4d4:	3fc24924 	.word	0x3fc24924
 800d4d8:	5555550d 	.word	0x5555550d
 800d4dc:	3fd55555 	.word	0x3fd55555
 800d4e0:	2c6a6c2f 	.word	0x2c6a6c2f
 800d4e4:	bfa2b444 	.word	0xbfa2b444
 800d4e8:	52defd9a 	.word	0x52defd9a
 800d4ec:	3fadde2d 	.word	0x3fadde2d
 800d4f0:	af749a6d 	.word	0xaf749a6d
 800d4f4:	3fb3b0f2 	.word	0x3fb3b0f2
 800d4f8:	fe231671 	.word	0xfe231671
 800d4fc:	3fbc71c6 	.word	0x3fbc71c6
 800d500:	9998ebc4 	.word	0x9998ebc4
 800d504:	3fc99999 	.word	0x3fc99999
 800d508:	54442d18 	.word	0x54442d18
 800d50c:	3ff921fb 	.word	0x3ff921fb
 800d510:	440fffff 	.word	0x440fffff
 800d514:	7ff00000 	.word	0x7ff00000
 800d518:	3fdbffff 	.word	0x3fdbffff
 800d51c:	3ff00000 	.word	0x3ff00000
 800d520:	3ff2ffff 	.word	0x3ff2ffff
 800d524:	40038000 	.word	0x40038000
 800d528:	3ff80000 	.word	0x3ff80000
 800d52c:	bff00000 	.word	0xbff00000
 800d530:	08012e40 	.word	0x08012e40
 800d534:	08012e20 	.word	0x08012e20

0800d538 <fabs>:
 800d538:	ec51 0b10 	vmov	r0, r1, d0
 800d53c:	ee10 2a10 	vmov	r2, s0
 800d540:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d544:	ec43 2b10 	vmov	d0, r2, r3
 800d548:	4770      	bx	lr
 800d54a:	0000      	movs	r0, r0
 800d54c:	0000      	movs	r0, r0
	...

0800d550 <nan>:
 800d550:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d558 <nan+0x8>
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	00000000 	.word	0x00000000
 800d55c:	7ff80000 	.word	0x7ff80000

0800d560 <fabsf>:
 800d560:	ee10 3a10 	vmov	r3, s0
 800d564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d568:	ee00 3a10 	vmov	s0, r3
 800d56c:	4770      	bx	lr
	...

0800d570 <floorf>:
 800d570:	ee10 3a10 	vmov	r3, s0
 800d574:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d578:	3a7f      	subs	r2, #127	; 0x7f
 800d57a:	2a16      	cmp	r2, #22
 800d57c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d580:	dc2a      	bgt.n	800d5d8 <floorf+0x68>
 800d582:	2a00      	cmp	r2, #0
 800d584:	da11      	bge.n	800d5aa <floorf+0x3a>
 800d586:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d5e8 <floorf+0x78>
 800d58a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d58e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d596:	dd05      	ble.n	800d5a4 <floorf+0x34>
 800d598:	2b00      	cmp	r3, #0
 800d59a:	da23      	bge.n	800d5e4 <floorf+0x74>
 800d59c:	4a13      	ldr	r2, [pc, #76]	; (800d5ec <floorf+0x7c>)
 800d59e:	2900      	cmp	r1, #0
 800d5a0:	bf18      	it	ne
 800d5a2:	4613      	movne	r3, r2
 800d5a4:	ee00 3a10 	vmov	s0, r3
 800d5a8:	4770      	bx	lr
 800d5aa:	4911      	ldr	r1, [pc, #68]	; (800d5f0 <floorf+0x80>)
 800d5ac:	4111      	asrs	r1, r2
 800d5ae:	420b      	tst	r3, r1
 800d5b0:	d0fa      	beq.n	800d5a8 <floorf+0x38>
 800d5b2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d5e8 <floorf+0x78>
 800d5b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d5ba:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5c2:	ddef      	ble.n	800d5a4 <floorf+0x34>
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	bfbe      	ittt	lt
 800d5c8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d5cc:	fa40 f202 	asrlt.w	r2, r0, r2
 800d5d0:	189b      	addlt	r3, r3, r2
 800d5d2:	ea23 0301 	bic.w	r3, r3, r1
 800d5d6:	e7e5      	b.n	800d5a4 <floorf+0x34>
 800d5d8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d5dc:	d3e4      	bcc.n	800d5a8 <floorf+0x38>
 800d5de:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d5e2:	4770      	bx	lr
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	e7dd      	b.n	800d5a4 <floorf+0x34>
 800d5e8:	7149f2ca 	.word	0x7149f2ca
 800d5ec:	bf800000 	.word	0xbf800000
 800d5f0:	007fffff 	.word	0x007fffff

0800d5f4 <scalbnf>:
 800d5f4:	ee10 3a10 	vmov	r3, s0
 800d5f8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d5fc:	d025      	beq.n	800d64a <scalbnf+0x56>
 800d5fe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d602:	d302      	bcc.n	800d60a <scalbnf+0x16>
 800d604:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d608:	4770      	bx	lr
 800d60a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d60e:	d122      	bne.n	800d656 <scalbnf+0x62>
 800d610:	4b2a      	ldr	r3, [pc, #168]	; (800d6bc <scalbnf+0xc8>)
 800d612:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d6c0 <scalbnf+0xcc>
 800d616:	4298      	cmp	r0, r3
 800d618:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d61c:	db16      	blt.n	800d64c <scalbnf+0x58>
 800d61e:	ee10 3a10 	vmov	r3, s0
 800d622:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d626:	3a19      	subs	r2, #25
 800d628:	4402      	add	r2, r0
 800d62a:	2afe      	cmp	r2, #254	; 0xfe
 800d62c:	dd15      	ble.n	800d65a <scalbnf+0x66>
 800d62e:	ee10 3a10 	vmov	r3, s0
 800d632:	eddf 7a24 	vldr	s15, [pc, #144]	; 800d6c4 <scalbnf+0xd0>
 800d636:	eddf 6a24 	vldr	s13, [pc, #144]	; 800d6c8 <scalbnf+0xd4>
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	eeb0 7a67 	vmov.f32	s14, s15
 800d640:	bfb8      	it	lt
 800d642:	eef0 7a66 	vmovlt.f32	s15, s13
 800d646:	ee27 0a27 	vmul.f32	s0, s14, s15
 800d64a:	4770      	bx	lr
 800d64c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d6cc <scalbnf+0xd8>
 800d650:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d654:	4770      	bx	lr
 800d656:	0dd2      	lsrs	r2, r2, #23
 800d658:	e7e6      	b.n	800d628 <scalbnf+0x34>
 800d65a:	2a00      	cmp	r2, #0
 800d65c:	dd06      	ble.n	800d66c <scalbnf+0x78>
 800d65e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d662:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d666:	ee00 3a10 	vmov	s0, r3
 800d66a:	4770      	bx	lr
 800d66c:	f112 0f16 	cmn.w	r2, #22
 800d670:	da1a      	bge.n	800d6a8 <scalbnf+0xb4>
 800d672:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d676:	4298      	cmp	r0, r3
 800d678:	ee10 3a10 	vmov	r3, s0
 800d67c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d680:	dd0a      	ble.n	800d698 <scalbnf+0xa4>
 800d682:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d6c4 <scalbnf+0xd0>
 800d686:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800d6c8 <scalbnf+0xd4>
 800d68a:	eef0 7a40 	vmov.f32	s15, s0
 800d68e:	2b00      	cmp	r3, #0
 800d690:	bf18      	it	ne
 800d692:	eeb0 0a47 	vmovne.f32	s0, s14
 800d696:	e7db      	b.n	800d650 <scalbnf+0x5c>
 800d698:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800d6cc <scalbnf+0xd8>
 800d69c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800d6d0 <scalbnf+0xdc>
 800d6a0:	eef0 7a40 	vmov.f32	s15, s0
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	e7f3      	b.n	800d690 <scalbnf+0x9c>
 800d6a8:	3219      	adds	r2, #25
 800d6aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6ae:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d6b2:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d6d4 <scalbnf+0xe0>
 800d6b6:	ee07 3a10 	vmov	s14, r3
 800d6ba:	e7c4      	b.n	800d646 <scalbnf+0x52>
 800d6bc:	ffff3cb0 	.word	0xffff3cb0
 800d6c0:	4c000000 	.word	0x4c000000
 800d6c4:	7149f2ca 	.word	0x7149f2ca
 800d6c8:	f149f2ca 	.word	0xf149f2ca
 800d6cc:	0da24260 	.word	0x0da24260
 800d6d0:	8da24260 	.word	0x8da24260
 800d6d4:	33000000 	.word	0x33000000

0800d6d8 <abort>:
 800d6d8:	b508      	push	{r3, lr}
 800d6da:	2006      	movs	r0, #6
 800d6dc:	f000 ffd0 	bl	800e680 <raise>
 800d6e0:	2001      	movs	r0, #1
 800d6e2:	f7f8 fb67 	bl	8005db4 <_exit>
	...

0800d6e8 <__errno>:
 800d6e8:	4b01      	ldr	r3, [pc, #4]	; (800d6f0 <__errno+0x8>)
 800d6ea:	6818      	ldr	r0, [r3, #0]
 800d6ec:	4770      	bx	lr
 800d6ee:	bf00      	nop
 800d6f0:	2000000c 	.word	0x2000000c

0800d6f4 <__libc_init_array>:
 800d6f4:	b570      	push	{r4, r5, r6, lr}
 800d6f6:	4d0d      	ldr	r5, [pc, #52]	; (800d72c <__libc_init_array+0x38>)
 800d6f8:	4c0d      	ldr	r4, [pc, #52]	; (800d730 <__libc_init_array+0x3c>)
 800d6fa:	1b64      	subs	r4, r4, r5
 800d6fc:	10a4      	asrs	r4, r4, #2
 800d6fe:	2600      	movs	r6, #0
 800d700:	42a6      	cmp	r6, r4
 800d702:	d109      	bne.n	800d718 <__libc_init_array+0x24>
 800d704:	4d0b      	ldr	r5, [pc, #44]	; (800d734 <__libc_init_array+0x40>)
 800d706:	4c0c      	ldr	r4, [pc, #48]	; (800d738 <__libc_init_array+0x44>)
 800d708:	f005 f87a 	bl	8012800 <_init>
 800d70c:	1b64      	subs	r4, r4, r5
 800d70e:	10a4      	asrs	r4, r4, #2
 800d710:	2600      	movs	r6, #0
 800d712:	42a6      	cmp	r6, r4
 800d714:	d105      	bne.n	800d722 <__libc_init_array+0x2e>
 800d716:	bd70      	pop	{r4, r5, r6, pc}
 800d718:	f855 3b04 	ldr.w	r3, [r5], #4
 800d71c:	4798      	blx	r3
 800d71e:	3601      	adds	r6, #1
 800d720:	e7ee      	b.n	800d700 <__libc_init_array+0xc>
 800d722:	f855 3b04 	ldr.w	r3, [r5], #4
 800d726:	4798      	blx	r3
 800d728:	3601      	adds	r6, #1
 800d72a:	e7f2      	b.n	800d712 <__libc_init_array+0x1e>
 800d72c:	08013334 	.word	0x08013334
 800d730:	08013334 	.word	0x08013334
 800d734:	08013334 	.word	0x08013334
 800d738:	0801333c 	.word	0x0801333c

0800d73c <malloc>:
 800d73c:	4b02      	ldr	r3, [pc, #8]	; (800d748 <malloc+0xc>)
 800d73e:	4601      	mov	r1, r0
 800d740:	6818      	ldr	r0, [r3, #0]
 800d742:	f000 b88b 	b.w	800d85c <_malloc_r>
 800d746:	bf00      	nop
 800d748:	2000000c 	.word	0x2000000c

0800d74c <free>:
 800d74c:	4b02      	ldr	r3, [pc, #8]	; (800d758 <free+0xc>)
 800d74e:	4601      	mov	r1, r0
 800d750:	6818      	ldr	r0, [r3, #0]
 800d752:	f000 b833 	b.w	800d7bc <_free_r>
 800d756:	bf00      	nop
 800d758:	2000000c 	.word	0x2000000c

0800d75c <memcpy>:
 800d75c:	440a      	add	r2, r1
 800d75e:	4291      	cmp	r1, r2
 800d760:	f100 33ff 	add.w	r3, r0, #4294967295
 800d764:	d100      	bne.n	800d768 <memcpy+0xc>
 800d766:	4770      	bx	lr
 800d768:	b510      	push	{r4, lr}
 800d76a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d76e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d772:	4291      	cmp	r1, r2
 800d774:	d1f9      	bne.n	800d76a <memcpy+0xe>
 800d776:	bd10      	pop	{r4, pc}

0800d778 <memmove>:
 800d778:	4288      	cmp	r0, r1
 800d77a:	b510      	push	{r4, lr}
 800d77c:	eb01 0402 	add.w	r4, r1, r2
 800d780:	d902      	bls.n	800d788 <memmove+0x10>
 800d782:	4284      	cmp	r4, r0
 800d784:	4623      	mov	r3, r4
 800d786:	d807      	bhi.n	800d798 <memmove+0x20>
 800d788:	1e43      	subs	r3, r0, #1
 800d78a:	42a1      	cmp	r1, r4
 800d78c:	d008      	beq.n	800d7a0 <memmove+0x28>
 800d78e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d792:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d796:	e7f8      	b.n	800d78a <memmove+0x12>
 800d798:	4402      	add	r2, r0
 800d79a:	4601      	mov	r1, r0
 800d79c:	428a      	cmp	r2, r1
 800d79e:	d100      	bne.n	800d7a2 <memmove+0x2a>
 800d7a0:	bd10      	pop	{r4, pc}
 800d7a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d7a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d7aa:	e7f7      	b.n	800d79c <memmove+0x24>

0800d7ac <memset>:
 800d7ac:	4402      	add	r2, r0
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	4293      	cmp	r3, r2
 800d7b2:	d100      	bne.n	800d7b6 <memset+0xa>
 800d7b4:	4770      	bx	lr
 800d7b6:	f803 1b01 	strb.w	r1, [r3], #1
 800d7ba:	e7f9      	b.n	800d7b0 <memset+0x4>

0800d7bc <_free_r>:
 800d7bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7be:	2900      	cmp	r1, #0
 800d7c0:	d048      	beq.n	800d854 <_free_r+0x98>
 800d7c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7c6:	9001      	str	r0, [sp, #4]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f1a1 0404 	sub.w	r4, r1, #4
 800d7ce:	bfb8      	it	lt
 800d7d0:	18e4      	addlt	r4, r4, r3
 800d7d2:	f003 f8e9 	bl	80109a8 <__malloc_lock>
 800d7d6:	4a20      	ldr	r2, [pc, #128]	; (800d858 <_free_r+0x9c>)
 800d7d8:	9801      	ldr	r0, [sp, #4]
 800d7da:	6813      	ldr	r3, [r2, #0]
 800d7dc:	4615      	mov	r5, r2
 800d7de:	b933      	cbnz	r3, 800d7ee <_free_r+0x32>
 800d7e0:	6063      	str	r3, [r4, #4]
 800d7e2:	6014      	str	r4, [r2, #0]
 800d7e4:	b003      	add	sp, #12
 800d7e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7ea:	f003 b8e3 	b.w	80109b4 <__malloc_unlock>
 800d7ee:	42a3      	cmp	r3, r4
 800d7f0:	d90b      	bls.n	800d80a <_free_r+0x4e>
 800d7f2:	6821      	ldr	r1, [r4, #0]
 800d7f4:	1862      	adds	r2, r4, r1
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	bf04      	itt	eq
 800d7fa:	681a      	ldreq	r2, [r3, #0]
 800d7fc:	685b      	ldreq	r3, [r3, #4]
 800d7fe:	6063      	str	r3, [r4, #4]
 800d800:	bf04      	itt	eq
 800d802:	1852      	addeq	r2, r2, r1
 800d804:	6022      	streq	r2, [r4, #0]
 800d806:	602c      	str	r4, [r5, #0]
 800d808:	e7ec      	b.n	800d7e4 <_free_r+0x28>
 800d80a:	461a      	mov	r2, r3
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	b10b      	cbz	r3, 800d814 <_free_r+0x58>
 800d810:	42a3      	cmp	r3, r4
 800d812:	d9fa      	bls.n	800d80a <_free_r+0x4e>
 800d814:	6811      	ldr	r1, [r2, #0]
 800d816:	1855      	adds	r5, r2, r1
 800d818:	42a5      	cmp	r5, r4
 800d81a:	d10b      	bne.n	800d834 <_free_r+0x78>
 800d81c:	6824      	ldr	r4, [r4, #0]
 800d81e:	4421      	add	r1, r4
 800d820:	1854      	adds	r4, r2, r1
 800d822:	42a3      	cmp	r3, r4
 800d824:	6011      	str	r1, [r2, #0]
 800d826:	d1dd      	bne.n	800d7e4 <_free_r+0x28>
 800d828:	681c      	ldr	r4, [r3, #0]
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	6053      	str	r3, [r2, #4]
 800d82e:	4421      	add	r1, r4
 800d830:	6011      	str	r1, [r2, #0]
 800d832:	e7d7      	b.n	800d7e4 <_free_r+0x28>
 800d834:	d902      	bls.n	800d83c <_free_r+0x80>
 800d836:	230c      	movs	r3, #12
 800d838:	6003      	str	r3, [r0, #0]
 800d83a:	e7d3      	b.n	800d7e4 <_free_r+0x28>
 800d83c:	6825      	ldr	r5, [r4, #0]
 800d83e:	1961      	adds	r1, r4, r5
 800d840:	428b      	cmp	r3, r1
 800d842:	bf04      	itt	eq
 800d844:	6819      	ldreq	r1, [r3, #0]
 800d846:	685b      	ldreq	r3, [r3, #4]
 800d848:	6063      	str	r3, [r4, #4]
 800d84a:	bf04      	itt	eq
 800d84c:	1949      	addeq	r1, r1, r5
 800d84e:	6021      	streq	r1, [r4, #0]
 800d850:	6054      	str	r4, [r2, #4]
 800d852:	e7c7      	b.n	800d7e4 <_free_r+0x28>
 800d854:	b003      	add	sp, #12
 800d856:	bd30      	pop	{r4, r5, pc}
 800d858:	2000025c 	.word	0x2000025c

0800d85c <_malloc_r>:
 800d85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85e:	1ccd      	adds	r5, r1, #3
 800d860:	f025 0503 	bic.w	r5, r5, #3
 800d864:	3508      	adds	r5, #8
 800d866:	2d0c      	cmp	r5, #12
 800d868:	bf38      	it	cc
 800d86a:	250c      	movcc	r5, #12
 800d86c:	2d00      	cmp	r5, #0
 800d86e:	4606      	mov	r6, r0
 800d870:	db01      	blt.n	800d876 <_malloc_r+0x1a>
 800d872:	42a9      	cmp	r1, r5
 800d874:	d903      	bls.n	800d87e <_malloc_r+0x22>
 800d876:	230c      	movs	r3, #12
 800d878:	6033      	str	r3, [r6, #0]
 800d87a:	2000      	movs	r0, #0
 800d87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d87e:	f003 f893 	bl	80109a8 <__malloc_lock>
 800d882:	4921      	ldr	r1, [pc, #132]	; (800d908 <_malloc_r+0xac>)
 800d884:	680a      	ldr	r2, [r1, #0]
 800d886:	4614      	mov	r4, r2
 800d888:	b99c      	cbnz	r4, 800d8b2 <_malloc_r+0x56>
 800d88a:	4f20      	ldr	r7, [pc, #128]	; (800d90c <_malloc_r+0xb0>)
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	b923      	cbnz	r3, 800d89a <_malloc_r+0x3e>
 800d890:	4621      	mov	r1, r4
 800d892:	4630      	mov	r0, r6
 800d894:	f000 feb6 	bl	800e604 <_sbrk_r>
 800d898:	6038      	str	r0, [r7, #0]
 800d89a:	4629      	mov	r1, r5
 800d89c:	4630      	mov	r0, r6
 800d89e:	f000 feb1 	bl	800e604 <_sbrk_r>
 800d8a2:	1c43      	adds	r3, r0, #1
 800d8a4:	d123      	bne.n	800d8ee <_malloc_r+0x92>
 800d8a6:	230c      	movs	r3, #12
 800d8a8:	6033      	str	r3, [r6, #0]
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	f003 f882 	bl	80109b4 <__malloc_unlock>
 800d8b0:	e7e3      	b.n	800d87a <_malloc_r+0x1e>
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	1b5b      	subs	r3, r3, r5
 800d8b6:	d417      	bmi.n	800d8e8 <_malloc_r+0x8c>
 800d8b8:	2b0b      	cmp	r3, #11
 800d8ba:	d903      	bls.n	800d8c4 <_malloc_r+0x68>
 800d8bc:	6023      	str	r3, [r4, #0]
 800d8be:	441c      	add	r4, r3
 800d8c0:	6025      	str	r5, [r4, #0]
 800d8c2:	e004      	b.n	800d8ce <_malloc_r+0x72>
 800d8c4:	6863      	ldr	r3, [r4, #4]
 800d8c6:	42a2      	cmp	r2, r4
 800d8c8:	bf0c      	ite	eq
 800d8ca:	600b      	streq	r3, [r1, #0]
 800d8cc:	6053      	strne	r3, [r2, #4]
 800d8ce:	4630      	mov	r0, r6
 800d8d0:	f003 f870 	bl	80109b4 <__malloc_unlock>
 800d8d4:	f104 000b 	add.w	r0, r4, #11
 800d8d8:	1d23      	adds	r3, r4, #4
 800d8da:	f020 0007 	bic.w	r0, r0, #7
 800d8de:	1ac2      	subs	r2, r0, r3
 800d8e0:	d0cc      	beq.n	800d87c <_malloc_r+0x20>
 800d8e2:	1a1b      	subs	r3, r3, r0
 800d8e4:	50a3      	str	r3, [r4, r2]
 800d8e6:	e7c9      	b.n	800d87c <_malloc_r+0x20>
 800d8e8:	4622      	mov	r2, r4
 800d8ea:	6864      	ldr	r4, [r4, #4]
 800d8ec:	e7cc      	b.n	800d888 <_malloc_r+0x2c>
 800d8ee:	1cc4      	adds	r4, r0, #3
 800d8f0:	f024 0403 	bic.w	r4, r4, #3
 800d8f4:	42a0      	cmp	r0, r4
 800d8f6:	d0e3      	beq.n	800d8c0 <_malloc_r+0x64>
 800d8f8:	1a21      	subs	r1, r4, r0
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f000 fe82 	bl	800e604 <_sbrk_r>
 800d900:	3001      	adds	r0, #1
 800d902:	d1dd      	bne.n	800d8c0 <_malloc_r+0x64>
 800d904:	e7cf      	b.n	800d8a6 <_malloc_r+0x4a>
 800d906:	bf00      	nop
 800d908:	2000025c 	.word	0x2000025c
 800d90c:	20000260 	.word	0x20000260

0800d910 <__cvt>:
 800d910:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d914:	ec55 4b10 	vmov	r4, r5, d0
 800d918:	2d00      	cmp	r5, #0
 800d91a:	460e      	mov	r6, r1
 800d91c:	4619      	mov	r1, r3
 800d91e:	462b      	mov	r3, r5
 800d920:	bfbb      	ittet	lt
 800d922:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d926:	461d      	movlt	r5, r3
 800d928:	2300      	movge	r3, #0
 800d92a:	232d      	movlt	r3, #45	; 0x2d
 800d92c:	700b      	strb	r3, [r1, #0]
 800d92e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d930:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d934:	4691      	mov	r9, r2
 800d936:	f023 0820 	bic.w	r8, r3, #32
 800d93a:	bfbc      	itt	lt
 800d93c:	4622      	movlt	r2, r4
 800d93e:	4614      	movlt	r4, r2
 800d940:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d944:	d005      	beq.n	800d952 <__cvt+0x42>
 800d946:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d94a:	d100      	bne.n	800d94e <__cvt+0x3e>
 800d94c:	3601      	adds	r6, #1
 800d94e:	2102      	movs	r1, #2
 800d950:	e000      	b.n	800d954 <__cvt+0x44>
 800d952:	2103      	movs	r1, #3
 800d954:	ab03      	add	r3, sp, #12
 800d956:	9301      	str	r3, [sp, #4]
 800d958:	ab02      	add	r3, sp, #8
 800d95a:	9300      	str	r3, [sp, #0]
 800d95c:	ec45 4b10 	vmov	d0, r4, r5
 800d960:	4653      	mov	r3, sl
 800d962:	4632      	mov	r2, r6
 800d964:	f001 fe9c 	bl	800f6a0 <_dtoa_r>
 800d968:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d96c:	4607      	mov	r7, r0
 800d96e:	d102      	bne.n	800d976 <__cvt+0x66>
 800d970:	f019 0f01 	tst.w	r9, #1
 800d974:	d022      	beq.n	800d9bc <__cvt+0xac>
 800d976:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d97a:	eb07 0906 	add.w	r9, r7, r6
 800d97e:	d110      	bne.n	800d9a2 <__cvt+0x92>
 800d980:	783b      	ldrb	r3, [r7, #0]
 800d982:	2b30      	cmp	r3, #48	; 0x30
 800d984:	d10a      	bne.n	800d99c <__cvt+0x8c>
 800d986:	2200      	movs	r2, #0
 800d988:	2300      	movs	r3, #0
 800d98a:	4620      	mov	r0, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	f7f3 f8bb 	bl	8000b08 <__aeabi_dcmpeq>
 800d992:	b918      	cbnz	r0, 800d99c <__cvt+0x8c>
 800d994:	f1c6 0601 	rsb	r6, r6, #1
 800d998:	f8ca 6000 	str.w	r6, [sl]
 800d99c:	f8da 3000 	ldr.w	r3, [sl]
 800d9a0:	4499      	add	r9, r3
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	4629      	mov	r1, r5
 800d9aa:	f7f3 f8ad 	bl	8000b08 <__aeabi_dcmpeq>
 800d9ae:	b108      	cbz	r0, 800d9b4 <__cvt+0xa4>
 800d9b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800d9b4:	2230      	movs	r2, #48	; 0x30
 800d9b6:	9b03      	ldr	r3, [sp, #12]
 800d9b8:	454b      	cmp	r3, r9
 800d9ba:	d307      	bcc.n	800d9cc <__cvt+0xbc>
 800d9bc:	9b03      	ldr	r3, [sp, #12]
 800d9be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9c0:	1bdb      	subs	r3, r3, r7
 800d9c2:	4638      	mov	r0, r7
 800d9c4:	6013      	str	r3, [r2, #0]
 800d9c6:	b004      	add	sp, #16
 800d9c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9cc:	1c59      	adds	r1, r3, #1
 800d9ce:	9103      	str	r1, [sp, #12]
 800d9d0:	701a      	strb	r2, [r3, #0]
 800d9d2:	e7f0      	b.n	800d9b6 <__cvt+0xa6>

0800d9d4 <__exponent>:
 800d9d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	2900      	cmp	r1, #0
 800d9da:	bfb8      	it	lt
 800d9dc:	4249      	neglt	r1, r1
 800d9de:	f803 2b02 	strb.w	r2, [r3], #2
 800d9e2:	bfb4      	ite	lt
 800d9e4:	222d      	movlt	r2, #45	; 0x2d
 800d9e6:	222b      	movge	r2, #43	; 0x2b
 800d9e8:	2909      	cmp	r1, #9
 800d9ea:	7042      	strb	r2, [r0, #1]
 800d9ec:	dd2a      	ble.n	800da44 <__exponent+0x70>
 800d9ee:	f10d 0407 	add.w	r4, sp, #7
 800d9f2:	46a4      	mov	ip, r4
 800d9f4:	270a      	movs	r7, #10
 800d9f6:	46a6      	mov	lr, r4
 800d9f8:	460a      	mov	r2, r1
 800d9fa:	fb91 f6f7 	sdiv	r6, r1, r7
 800d9fe:	fb07 1516 	mls	r5, r7, r6, r1
 800da02:	3530      	adds	r5, #48	; 0x30
 800da04:	2a63      	cmp	r2, #99	; 0x63
 800da06:	f104 34ff 	add.w	r4, r4, #4294967295
 800da0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800da0e:	4631      	mov	r1, r6
 800da10:	dcf1      	bgt.n	800d9f6 <__exponent+0x22>
 800da12:	3130      	adds	r1, #48	; 0x30
 800da14:	f1ae 0502 	sub.w	r5, lr, #2
 800da18:	f804 1c01 	strb.w	r1, [r4, #-1]
 800da1c:	1c44      	adds	r4, r0, #1
 800da1e:	4629      	mov	r1, r5
 800da20:	4561      	cmp	r1, ip
 800da22:	d30a      	bcc.n	800da3a <__exponent+0x66>
 800da24:	f10d 0209 	add.w	r2, sp, #9
 800da28:	eba2 020e 	sub.w	r2, r2, lr
 800da2c:	4565      	cmp	r5, ip
 800da2e:	bf88      	it	hi
 800da30:	2200      	movhi	r2, #0
 800da32:	4413      	add	r3, r2
 800da34:	1a18      	subs	r0, r3, r0
 800da36:	b003      	add	sp, #12
 800da38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800da42:	e7ed      	b.n	800da20 <__exponent+0x4c>
 800da44:	2330      	movs	r3, #48	; 0x30
 800da46:	3130      	adds	r1, #48	; 0x30
 800da48:	7083      	strb	r3, [r0, #2]
 800da4a:	70c1      	strb	r1, [r0, #3]
 800da4c:	1d03      	adds	r3, r0, #4
 800da4e:	e7f1      	b.n	800da34 <__exponent+0x60>

0800da50 <_printf_float>:
 800da50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da54:	ed2d 8b02 	vpush	{d8}
 800da58:	b08d      	sub	sp, #52	; 0x34
 800da5a:	460c      	mov	r4, r1
 800da5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800da60:	4616      	mov	r6, r2
 800da62:	461f      	mov	r7, r3
 800da64:	4605      	mov	r5, r0
 800da66:	f002 ff77 	bl	8010958 <_localeconv_r>
 800da6a:	f8d0 a000 	ldr.w	sl, [r0]
 800da6e:	4650      	mov	r0, sl
 800da70:	f7f2 fc1e 	bl	80002b0 <strlen>
 800da74:	2300      	movs	r3, #0
 800da76:	930a      	str	r3, [sp, #40]	; 0x28
 800da78:	6823      	ldr	r3, [r4, #0]
 800da7a:	9305      	str	r3, [sp, #20]
 800da7c:	f8d8 3000 	ldr.w	r3, [r8]
 800da80:	f894 b018 	ldrb.w	fp, [r4, #24]
 800da84:	3307      	adds	r3, #7
 800da86:	f023 0307 	bic.w	r3, r3, #7
 800da8a:	f103 0208 	add.w	r2, r3, #8
 800da8e:	f8c8 2000 	str.w	r2, [r8]
 800da92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800da9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800daa2:	9307      	str	r3, [sp, #28]
 800daa4:	f8cd 8018 	str.w	r8, [sp, #24]
 800daa8:	ee08 0a10 	vmov	s16, r0
 800daac:	4b9f      	ldr	r3, [pc, #636]	; (800dd2c <_printf_float+0x2dc>)
 800daae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dab2:	f04f 32ff 	mov.w	r2, #4294967295
 800dab6:	f7f3 f859 	bl	8000b6c <__aeabi_dcmpun>
 800daba:	bb88      	cbnz	r0, 800db20 <_printf_float+0xd0>
 800dabc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dac0:	4b9a      	ldr	r3, [pc, #616]	; (800dd2c <_printf_float+0x2dc>)
 800dac2:	f04f 32ff 	mov.w	r2, #4294967295
 800dac6:	f7f3 f833 	bl	8000b30 <__aeabi_dcmple>
 800daca:	bb48      	cbnz	r0, 800db20 <_printf_float+0xd0>
 800dacc:	2200      	movs	r2, #0
 800dace:	2300      	movs	r3, #0
 800dad0:	4640      	mov	r0, r8
 800dad2:	4649      	mov	r1, r9
 800dad4:	f7f3 f822 	bl	8000b1c <__aeabi_dcmplt>
 800dad8:	b110      	cbz	r0, 800dae0 <_printf_float+0x90>
 800dada:	232d      	movs	r3, #45	; 0x2d
 800dadc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dae0:	4b93      	ldr	r3, [pc, #588]	; (800dd30 <_printf_float+0x2e0>)
 800dae2:	4894      	ldr	r0, [pc, #592]	; (800dd34 <_printf_float+0x2e4>)
 800dae4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dae8:	bf94      	ite	ls
 800daea:	4698      	movls	r8, r3
 800daec:	4680      	movhi	r8, r0
 800daee:	2303      	movs	r3, #3
 800daf0:	6123      	str	r3, [r4, #16]
 800daf2:	9b05      	ldr	r3, [sp, #20]
 800daf4:	f023 0204 	bic.w	r2, r3, #4
 800daf8:	6022      	str	r2, [r4, #0]
 800dafa:	f04f 0900 	mov.w	r9, #0
 800dafe:	9700      	str	r7, [sp, #0]
 800db00:	4633      	mov	r3, r6
 800db02:	aa0b      	add	r2, sp, #44	; 0x2c
 800db04:	4621      	mov	r1, r4
 800db06:	4628      	mov	r0, r5
 800db08:	f000 f9d8 	bl	800debc <_printf_common>
 800db0c:	3001      	adds	r0, #1
 800db0e:	f040 8090 	bne.w	800dc32 <_printf_float+0x1e2>
 800db12:	f04f 30ff 	mov.w	r0, #4294967295
 800db16:	b00d      	add	sp, #52	; 0x34
 800db18:	ecbd 8b02 	vpop	{d8}
 800db1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db20:	4642      	mov	r2, r8
 800db22:	464b      	mov	r3, r9
 800db24:	4640      	mov	r0, r8
 800db26:	4649      	mov	r1, r9
 800db28:	f7f3 f820 	bl	8000b6c <__aeabi_dcmpun>
 800db2c:	b140      	cbz	r0, 800db40 <_printf_float+0xf0>
 800db2e:	464b      	mov	r3, r9
 800db30:	2b00      	cmp	r3, #0
 800db32:	bfbc      	itt	lt
 800db34:	232d      	movlt	r3, #45	; 0x2d
 800db36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800db3a:	487f      	ldr	r0, [pc, #508]	; (800dd38 <_printf_float+0x2e8>)
 800db3c:	4b7f      	ldr	r3, [pc, #508]	; (800dd3c <_printf_float+0x2ec>)
 800db3e:	e7d1      	b.n	800dae4 <_printf_float+0x94>
 800db40:	6863      	ldr	r3, [r4, #4]
 800db42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800db46:	9206      	str	r2, [sp, #24]
 800db48:	1c5a      	adds	r2, r3, #1
 800db4a:	d13f      	bne.n	800dbcc <_printf_float+0x17c>
 800db4c:	2306      	movs	r3, #6
 800db4e:	6063      	str	r3, [r4, #4]
 800db50:	9b05      	ldr	r3, [sp, #20]
 800db52:	6861      	ldr	r1, [r4, #4]
 800db54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800db58:	2300      	movs	r3, #0
 800db5a:	9303      	str	r3, [sp, #12]
 800db5c:	ab0a      	add	r3, sp, #40	; 0x28
 800db5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800db62:	ab09      	add	r3, sp, #36	; 0x24
 800db64:	ec49 8b10 	vmov	d0, r8, r9
 800db68:	9300      	str	r3, [sp, #0]
 800db6a:	6022      	str	r2, [r4, #0]
 800db6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800db70:	4628      	mov	r0, r5
 800db72:	f7ff fecd 	bl	800d910 <__cvt>
 800db76:	9b06      	ldr	r3, [sp, #24]
 800db78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db7a:	2b47      	cmp	r3, #71	; 0x47
 800db7c:	4680      	mov	r8, r0
 800db7e:	d108      	bne.n	800db92 <_printf_float+0x142>
 800db80:	1cc8      	adds	r0, r1, #3
 800db82:	db02      	blt.n	800db8a <_printf_float+0x13a>
 800db84:	6863      	ldr	r3, [r4, #4]
 800db86:	4299      	cmp	r1, r3
 800db88:	dd41      	ble.n	800dc0e <_printf_float+0x1be>
 800db8a:	f1ab 0b02 	sub.w	fp, fp, #2
 800db8e:	fa5f fb8b 	uxtb.w	fp, fp
 800db92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800db96:	d820      	bhi.n	800dbda <_printf_float+0x18a>
 800db98:	3901      	subs	r1, #1
 800db9a:	465a      	mov	r2, fp
 800db9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dba0:	9109      	str	r1, [sp, #36]	; 0x24
 800dba2:	f7ff ff17 	bl	800d9d4 <__exponent>
 800dba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dba8:	1813      	adds	r3, r2, r0
 800dbaa:	2a01      	cmp	r2, #1
 800dbac:	4681      	mov	r9, r0
 800dbae:	6123      	str	r3, [r4, #16]
 800dbb0:	dc02      	bgt.n	800dbb8 <_printf_float+0x168>
 800dbb2:	6822      	ldr	r2, [r4, #0]
 800dbb4:	07d2      	lsls	r2, r2, #31
 800dbb6:	d501      	bpl.n	800dbbc <_printf_float+0x16c>
 800dbb8:	3301      	adds	r3, #1
 800dbba:	6123      	str	r3, [r4, #16]
 800dbbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d09c      	beq.n	800dafe <_printf_float+0xae>
 800dbc4:	232d      	movs	r3, #45	; 0x2d
 800dbc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dbca:	e798      	b.n	800dafe <_printf_float+0xae>
 800dbcc:	9a06      	ldr	r2, [sp, #24]
 800dbce:	2a47      	cmp	r2, #71	; 0x47
 800dbd0:	d1be      	bne.n	800db50 <_printf_float+0x100>
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d1bc      	bne.n	800db50 <_printf_float+0x100>
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	e7b9      	b.n	800db4e <_printf_float+0xfe>
 800dbda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800dbde:	d118      	bne.n	800dc12 <_printf_float+0x1c2>
 800dbe0:	2900      	cmp	r1, #0
 800dbe2:	6863      	ldr	r3, [r4, #4]
 800dbe4:	dd0b      	ble.n	800dbfe <_printf_float+0x1ae>
 800dbe6:	6121      	str	r1, [r4, #16]
 800dbe8:	b913      	cbnz	r3, 800dbf0 <_printf_float+0x1a0>
 800dbea:	6822      	ldr	r2, [r4, #0]
 800dbec:	07d0      	lsls	r0, r2, #31
 800dbee:	d502      	bpl.n	800dbf6 <_printf_float+0x1a6>
 800dbf0:	3301      	adds	r3, #1
 800dbf2:	440b      	add	r3, r1
 800dbf4:	6123      	str	r3, [r4, #16]
 800dbf6:	65a1      	str	r1, [r4, #88]	; 0x58
 800dbf8:	f04f 0900 	mov.w	r9, #0
 800dbfc:	e7de      	b.n	800dbbc <_printf_float+0x16c>
 800dbfe:	b913      	cbnz	r3, 800dc06 <_printf_float+0x1b6>
 800dc00:	6822      	ldr	r2, [r4, #0]
 800dc02:	07d2      	lsls	r2, r2, #31
 800dc04:	d501      	bpl.n	800dc0a <_printf_float+0x1ba>
 800dc06:	3302      	adds	r3, #2
 800dc08:	e7f4      	b.n	800dbf4 <_printf_float+0x1a4>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	e7f2      	b.n	800dbf4 <_printf_float+0x1a4>
 800dc0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800dc12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc14:	4299      	cmp	r1, r3
 800dc16:	db05      	blt.n	800dc24 <_printf_float+0x1d4>
 800dc18:	6823      	ldr	r3, [r4, #0]
 800dc1a:	6121      	str	r1, [r4, #16]
 800dc1c:	07d8      	lsls	r0, r3, #31
 800dc1e:	d5ea      	bpl.n	800dbf6 <_printf_float+0x1a6>
 800dc20:	1c4b      	adds	r3, r1, #1
 800dc22:	e7e7      	b.n	800dbf4 <_printf_float+0x1a4>
 800dc24:	2900      	cmp	r1, #0
 800dc26:	bfd4      	ite	le
 800dc28:	f1c1 0202 	rsble	r2, r1, #2
 800dc2c:	2201      	movgt	r2, #1
 800dc2e:	4413      	add	r3, r2
 800dc30:	e7e0      	b.n	800dbf4 <_printf_float+0x1a4>
 800dc32:	6823      	ldr	r3, [r4, #0]
 800dc34:	055a      	lsls	r2, r3, #21
 800dc36:	d407      	bmi.n	800dc48 <_printf_float+0x1f8>
 800dc38:	6923      	ldr	r3, [r4, #16]
 800dc3a:	4642      	mov	r2, r8
 800dc3c:	4631      	mov	r1, r6
 800dc3e:	4628      	mov	r0, r5
 800dc40:	47b8      	blx	r7
 800dc42:	3001      	adds	r0, #1
 800dc44:	d12c      	bne.n	800dca0 <_printf_float+0x250>
 800dc46:	e764      	b.n	800db12 <_printf_float+0xc2>
 800dc48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dc4c:	f240 80e0 	bls.w	800de10 <_printf_float+0x3c0>
 800dc50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc54:	2200      	movs	r2, #0
 800dc56:	2300      	movs	r3, #0
 800dc58:	f7f2 ff56 	bl	8000b08 <__aeabi_dcmpeq>
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	d034      	beq.n	800dcca <_printf_float+0x27a>
 800dc60:	4a37      	ldr	r2, [pc, #220]	; (800dd40 <_printf_float+0x2f0>)
 800dc62:	2301      	movs	r3, #1
 800dc64:	4631      	mov	r1, r6
 800dc66:	4628      	mov	r0, r5
 800dc68:	47b8      	blx	r7
 800dc6a:	3001      	adds	r0, #1
 800dc6c:	f43f af51 	beq.w	800db12 <_printf_float+0xc2>
 800dc70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc74:	429a      	cmp	r2, r3
 800dc76:	db02      	blt.n	800dc7e <_printf_float+0x22e>
 800dc78:	6823      	ldr	r3, [r4, #0]
 800dc7a:	07d8      	lsls	r0, r3, #31
 800dc7c:	d510      	bpl.n	800dca0 <_printf_float+0x250>
 800dc7e:	ee18 3a10 	vmov	r3, s16
 800dc82:	4652      	mov	r2, sl
 800dc84:	4631      	mov	r1, r6
 800dc86:	4628      	mov	r0, r5
 800dc88:	47b8      	blx	r7
 800dc8a:	3001      	adds	r0, #1
 800dc8c:	f43f af41 	beq.w	800db12 <_printf_float+0xc2>
 800dc90:	f04f 0800 	mov.w	r8, #0
 800dc94:	f104 091a 	add.w	r9, r4, #26
 800dc98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc9a:	3b01      	subs	r3, #1
 800dc9c:	4543      	cmp	r3, r8
 800dc9e:	dc09      	bgt.n	800dcb4 <_printf_float+0x264>
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	079b      	lsls	r3, r3, #30
 800dca4:	f100 8105 	bmi.w	800deb2 <_printf_float+0x462>
 800dca8:	68e0      	ldr	r0, [r4, #12]
 800dcaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcac:	4298      	cmp	r0, r3
 800dcae:	bfb8      	it	lt
 800dcb0:	4618      	movlt	r0, r3
 800dcb2:	e730      	b.n	800db16 <_printf_float+0xc6>
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	464a      	mov	r2, r9
 800dcb8:	4631      	mov	r1, r6
 800dcba:	4628      	mov	r0, r5
 800dcbc:	47b8      	blx	r7
 800dcbe:	3001      	adds	r0, #1
 800dcc0:	f43f af27 	beq.w	800db12 <_printf_float+0xc2>
 800dcc4:	f108 0801 	add.w	r8, r8, #1
 800dcc8:	e7e6      	b.n	800dc98 <_printf_float+0x248>
 800dcca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	dc39      	bgt.n	800dd44 <_printf_float+0x2f4>
 800dcd0:	4a1b      	ldr	r2, [pc, #108]	; (800dd40 <_printf_float+0x2f0>)
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	4631      	mov	r1, r6
 800dcd6:	4628      	mov	r0, r5
 800dcd8:	47b8      	blx	r7
 800dcda:	3001      	adds	r0, #1
 800dcdc:	f43f af19 	beq.w	800db12 <_printf_float+0xc2>
 800dce0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dce4:	4313      	orrs	r3, r2
 800dce6:	d102      	bne.n	800dcee <_printf_float+0x29e>
 800dce8:	6823      	ldr	r3, [r4, #0]
 800dcea:	07d9      	lsls	r1, r3, #31
 800dcec:	d5d8      	bpl.n	800dca0 <_printf_float+0x250>
 800dcee:	ee18 3a10 	vmov	r3, s16
 800dcf2:	4652      	mov	r2, sl
 800dcf4:	4631      	mov	r1, r6
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	47b8      	blx	r7
 800dcfa:	3001      	adds	r0, #1
 800dcfc:	f43f af09 	beq.w	800db12 <_printf_float+0xc2>
 800dd00:	f04f 0900 	mov.w	r9, #0
 800dd04:	f104 0a1a 	add.w	sl, r4, #26
 800dd08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd0a:	425b      	negs	r3, r3
 800dd0c:	454b      	cmp	r3, r9
 800dd0e:	dc01      	bgt.n	800dd14 <_printf_float+0x2c4>
 800dd10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd12:	e792      	b.n	800dc3a <_printf_float+0x1ea>
 800dd14:	2301      	movs	r3, #1
 800dd16:	4652      	mov	r2, sl
 800dd18:	4631      	mov	r1, r6
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b8      	blx	r7
 800dd1e:	3001      	adds	r0, #1
 800dd20:	f43f aef7 	beq.w	800db12 <_printf_float+0xc2>
 800dd24:	f109 0901 	add.w	r9, r9, #1
 800dd28:	e7ee      	b.n	800dd08 <_printf_float+0x2b8>
 800dd2a:	bf00      	nop
 800dd2c:	7fefffff 	.word	0x7fefffff
 800dd30:	08012e64 	.word	0x08012e64
 800dd34:	08012e68 	.word	0x08012e68
 800dd38:	08012e70 	.word	0x08012e70
 800dd3c:	08012e6c 	.word	0x08012e6c
 800dd40:	08013279 	.word	0x08013279
 800dd44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd48:	429a      	cmp	r2, r3
 800dd4a:	bfa8      	it	ge
 800dd4c:	461a      	movge	r2, r3
 800dd4e:	2a00      	cmp	r2, #0
 800dd50:	4691      	mov	r9, r2
 800dd52:	dc37      	bgt.n	800ddc4 <_printf_float+0x374>
 800dd54:	f04f 0b00 	mov.w	fp, #0
 800dd58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd5c:	f104 021a 	add.w	r2, r4, #26
 800dd60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd62:	9305      	str	r3, [sp, #20]
 800dd64:	eba3 0309 	sub.w	r3, r3, r9
 800dd68:	455b      	cmp	r3, fp
 800dd6a:	dc33      	bgt.n	800ddd4 <_printf_float+0x384>
 800dd6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd70:	429a      	cmp	r2, r3
 800dd72:	db3b      	blt.n	800ddec <_printf_float+0x39c>
 800dd74:	6823      	ldr	r3, [r4, #0]
 800dd76:	07da      	lsls	r2, r3, #31
 800dd78:	d438      	bmi.n	800ddec <_printf_float+0x39c>
 800dd7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd7c:	9b05      	ldr	r3, [sp, #20]
 800dd7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd80:	1ad3      	subs	r3, r2, r3
 800dd82:	eba2 0901 	sub.w	r9, r2, r1
 800dd86:	4599      	cmp	r9, r3
 800dd88:	bfa8      	it	ge
 800dd8a:	4699      	movge	r9, r3
 800dd8c:	f1b9 0f00 	cmp.w	r9, #0
 800dd90:	dc35      	bgt.n	800ddfe <_printf_float+0x3ae>
 800dd92:	f04f 0800 	mov.w	r8, #0
 800dd96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd9a:	f104 0a1a 	add.w	sl, r4, #26
 800dd9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dda2:	1a9b      	subs	r3, r3, r2
 800dda4:	eba3 0309 	sub.w	r3, r3, r9
 800dda8:	4543      	cmp	r3, r8
 800ddaa:	f77f af79 	ble.w	800dca0 <_printf_float+0x250>
 800ddae:	2301      	movs	r3, #1
 800ddb0:	4652      	mov	r2, sl
 800ddb2:	4631      	mov	r1, r6
 800ddb4:	4628      	mov	r0, r5
 800ddb6:	47b8      	blx	r7
 800ddb8:	3001      	adds	r0, #1
 800ddba:	f43f aeaa 	beq.w	800db12 <_printf_float+0xc2>
 800ddbe:	f108 0801 	add.w	r8, r8, #1
 800ddc2:	e7ec      	b.n	800dd9e <_printf_float+0x34e>
 800ddc4:	4613      	mov	r3, r2
 800ddc6:	4631      	mov	r1, r6
 800ddc8:	4642      	mov	r2, r8
 800ddca:	4628      	mov	r0, r5
 800ddcc:	47b8      	blx	r7
 800ddce:	3001      	adds	r0, #1
 800ddd0:	d1c0      	bne.n	800dd54 <_printf_float+0x304>
 800ddd2:	e69e      	b.n	800db12 <_printf_float+0xc2>
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	4631      	mov	r1, r6
 800ddd8:	4628      	mov	r0, r5
 800ddda:	9205      	str	r2, [sp, #20]
 800dddc:	47b8      	blx	r7
 800ddde:	3001      	adds	r0, #1
 800dde0:	f43f ae97 	beq.w	800db12 <_printf_float+0xc2>
 800dde4:	9a05      	ldr	r2, [sp, #20]
 800dde6:	f10b 0b01 	add.w	fp, fp, #1
 800ddea:	e7b9      	b.n	800dd60 <_printf_float+0x310>
 800ddec:	ee18 3a10 	vmov	r3, s16
 800ddf0:	4652      	mov	r2, sl
 800ddf2:	4631      	mov	r1, r6
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	47b8      	blx	r7
 800ddf8:	3001      	adds	r0, #1
 800ddfa:	d1be      	bne.n	800dd7a <_printf_float+0x32a>
 800ddfc:	e689      	b.n	800db12 <_printf_float+0xc2>
 800ddfe:	9a05      	ldr	r2, [sp, #20]
 800de00:	464b      	mov	r3, r9
 800de02:	4442      	add	r2, r8
 800de04:	4631      	mov	r1, r6
 800de06:	4628      	mov	r0, r5
 800de08:	47b8      	blx	r7
 800de0a:	3001      	adds	r0, #1
 800de0c:	d1c1      	bne.n	800dd92 <_printf_float+0x342>
 800de0e:	e680      	b.n	800db12 <_printf_float+0xc2>
 800de10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de12:	2a01      	cmp	r2, #1
 800de14:	dc01      	bgt.n	800de1a <_printf_float+0x3ca>
 800de16:	07db      	lsls	r3, r3, #31
 800de18:	d538      	bpl.n	800de8c <_printf_float+0x43c>
 800de1a:	2301      	movs	r3, #1
 800de1c:	4642      	mov	r2, r8
 800de1e:	4631      	mov	r1, r6
 800de20:	4628      	mov	r0, r5
 800de22:	47b8      	blx	r7
 800de24:	3001      	adds	r0, #1
 800de26:	f43f ae74 	beq.w	800db12 <_printf_float+0xc2>
 800de2a:	ee18 3a10 	vmov	r3, s16
 800de2e:	4652      	mov	r2, sl
 800de30:	4631      	mov	r1, r6
 800de32:	4628      	mov	r0, r5
 800de34:	47b8      	blx	r7
 800de36:	3001      	adds	r0, #1
 800de38:	f43f ae6b 	beq.w	800db12 <_printf_float+0xc2>
 800de3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de40:	2200      	movs	r2, #0
 800de42:	2300      	movs	r3, #0
 800de44:	f7f2 fe60 	bl	8000b08 <__aeabi_dcmpeq>
 800de48:	b9d8      	cbnz	r0, 800de82 <_printf_float+0x432>
 800de4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de4c:	f108 0201 	add.w	r2, r8, #1
 800de50:	3b01      	subs	r3, #1
 800de52:	4631      	mov	r1, r6
 800de54:	4628      	mov	r0, r5
 800de56:	47b8      	blx	r7
 800de58:	3001      	adds	r0, #1
 800de5a:	d10e      	bne.n	800de7a <_printf_float+0x42a>
 800de5c:	e659      	b.n	800db12 <_printf_float+0xc2>
 800de5e:	2301      	movs	r3, #1
 800de60:	4652      	mov	r2, sl
 800de62:	4631      	mov	r1, r6
 800de64:	4628      	mov	r0, r5
 800de66:	47b8      	blx	r7
 800de68:	3001      	adds	r0, #1
 800de6a:	f43f ae52 	beq.w	800db12 <_printf_float+0xc2>
 800de6e:	f108 0801 	add.w	r8, r8, #1
 800de72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de74:	3b01      	subs	r3, #1
 800de76:	4543      	cmp	r3, r8
 800de78:	dcf1      	bgt.n	800de5e <_printf_float+0x40e>
 800de7a:	464b      	mov	r3, r9
 800de7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de80:	e6dc      	b.n	800dc3c <_printf_float+0x1ec>
 800de82:	f04f 0800 	mov.w	r8, #0
 800de86:	f104 0a1a 	add.w	sl, r4, #26
 800de8a:	e7f2      	b.n	800de72 <_printf_float+0x422>
 800de8c:	2301      	movs	r3, #1
 800de8e:	4642      	mov	r2, r8
 800de90:	e7df      	b.n	800de52 <_printf_float+0x402>
 800de92:	2301      	movs	r3, #1
 800de94:	464a      	mov	r2, r9
 800de96:	4631      	mov	r1, r6
 800de98:	4628      	mov	r0, r5
 800de9a:	47b8      	blx	r7
 800de9c:	3001      	adds	r0, #1
 800de9e:	f43f ae38 	beq.w	800db12 <_printf_float+0xc2>
 800dea2:	f108 0801 	add.w	r8, r8, #1
 800dea6:	68e3      	ldr	r3, [r4, #12]
 800dea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800deaa:	1a5b      	subs	r3, r3, r1
 800deac:	4543      	cmp	r3, r8
 800deae:	dcf0      	bgt.n	800de92 <_printf_float+0x442>
 800deb0:	e6fa      	b.n	800dca8 <_printf_float+0x258>
 800deb2:	f04f 0800 	mov.w	r8, #0
 800deb6:	f104 0919 	add.w	r9, r4, #25
 800deba:	e7f4      	b.n	800dea6 <_printf_float+0x456>

0800debc <_printf_common>:
 800debc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dec0:	4616      	mov	r6, r2
 800dec2:	4699      	mov	r9, r3
 800dec4:	688a      	ldr	r2, [r1, #8]
 800dec6:	690b      	ldr	r3, [r1, #16]
 800dec8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800decc:	4293      	cmp	r3, r2
 800dece:	bfb8      	it	lt
 800ded0:	4613      	movlt	r3, r2
 800ded2:	6033      	str	r3, [r6, #0]
 800ded4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ded8:	4607      	mov	r7, r0
 800deda:	460c      	mov	r4, r1
 800dedc:	b10a      	cbz	r2, 800dee2 <_printf_common+0x26>
 800dede:	3301      	adds	r3, #1
 800dee0:	6033      	str	r3, [r6, #0]
 800dee2:	6823      	ldr	r3, [r4, #0]
 800dee4:	0699      	lsls	r1, r3, #26
 800dee6:	bf42      	ittt	mi
 800dee8:	6833      	ldrmi	r3, [r6, #0]
 800deea:	3302      	addmi	r3, #2
 800deec:	6033      	strmi	r3, [r6, #0]
 800deee:	6825      	ldr	r5, [r4, #0]
 800def0:	f015 0506 	ands.w	r5, r5, #6
 800def4:	d106      	bne.n	800df04 <_printf_common+0x48>
 800def6:	f104 0a19 	add.w	sl, r4, #25
 800defa:	68e3      	ldr	r3, [r4, #12]
 800defc:	6832      	ldr	r2, [r6, #0]
 800defe:	1a9b      	subs	r3, r3, r2
 800df00:	42ab      	cmp	r3, r5
 800df02:	dc26      	bgt.n	800df52 <_printf_common+0x96>
 800df04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800df08:	1e13      	subs	r3, r2, #0
 800df0a:	6822      	ldr	r2, [r4, #0]
 800df0c:	bf18      	it	ne
 800df0e:	2301      	movne	r3, #1
 800df10:	0692      	lsls	r2, r2, #26
 800df12:	d42b      	bmi.n	800df6c <_printf_common+0xb0>
 800df14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df18:	4649      	mov	r1, r9
 800df1a:	4638      	mov	r0, r7
 800df1c:	47c0      	blx	r8
 800df1e:	3001      	adds	r0, #1
 800df20:	d01e      	beq.n	800df60 <_printf_common+0xa4>
 800df22:	6823      	ldr	r3, [r4, #0]
 800df24:	68e5      	ldr	r5, [r4, #12]
 800df26:	6832      	ldr	r2, [r6, #0]
 800df28:	f003 0306 	and.w	r3, r3, #6
 800df2c:	2b04      	cmp	r3, #4
 800df2e:	bf08      	it	eq
 800df30:	1aad      	subeq	r5, r5, r2
 800df32:	68a3      	ldr	r3, [r4, #8]
 800df34:	6922      	ldr	r2, [r4, #16]
 800df36:	bf0c      	ite	eq
 800df38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df3c:	2500      	movne	r5, #0
 800df3e:	4293      	cmp	r3, r2
 800df40:	bfc4      	itt	gt
 800df42:	1a9b      	subgt	r3, r3, r2
 800df44:	18ed      	addgt	r5, r5, r3
 800df46:	2600      	movs	r6, #0
 800df48:	341a      	adds	r4, #26
 800df4a:	42b5      	cmp	r5, r6
 800df4c:	d11a      	bne.n	800df84 <_printf_common+0xc8>
 800df4e:	2000      	movs	r0, #0
 800df50:	e008      	b.n	800df64 <_printf_common+0xa8>
 800df52:	2301      	movs	r3, #1
 800df54:	4652      	mov	r2, sl
 800df56:	4649      	mov	r1, r9
 800df58:	4638      	mov	r0, r7
 800df5a:	47c0      	blx	r8
 800df5c:	3001      	adds	r0, #1
 800df5e:	d103      	bne.n	800df68 <_printf_common+0xac>
 800df60:	f04f 30ff 	mov.w	r0, #4294967295
 800df64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df68:	3501      	adds	r5, #1
 800df6a:	e7c6      	b.n	800defa <_printf_common+0x3e>
 800df6c:	18e1      	adds	r1, r4, r3
 800df6e:	1c5a      	adds	r2, r3, #1
 800df70:	2030      	movs	r0, #48	; 0x30
 800df72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df76:	4422      	add	r2, r4
 800df78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df80:	3302      	adds	r3, #2
 800df82:	e7c7      	b.n	800df14 <_printf_common+0x58>
 800df84:	2301      	movs	r3, #1
 800df86:	4622      	mov	r2, r4
 800df88:	4649      	mov	r1, r9
 800df8a:	4638      	mov	r0, r7
 800df8c:	47c0      	blx	r8
 800df8e:	3001      	adds	r0, #1
 800df90:	d0e6      	beq.n	800df60 <_printf_common+0xa4>
 800df92:	3601      	adds	r6, #1
 800df94:	e7d9      	b.n	800df4a <_printf_common+0x8e>
	...

0800df98 <_printf_i>:
 800df98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df9c:	460c      	mov	r4, r1
 800df9e:	4691      	mov	r9, r2
 800dfa0:	7e27      	ldrb	r7, [r4, #24]
 800dfa2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dfa4:	2f78      	cmp	r7, #120	; 0x78
 800dfa6:	4680      	mov	r8, r0
 800dfa8:	469a      	mov	sl, r3
 800dfaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dfae:	d807      	bhi.n	800dfc0 <_printf_i+0x28>
 800dfb0:	2f62      	cmp	r7, #98	; 0x62
 800dfb2:	d80a      	bhi.n	800dfca <_printf_i+0x32>
 800dfb4:	2f00      	cmp	r7, #0
 800dfb6:	f000 80d8 	beq.w	800e16a <_printf_i+0x1d2>
 800dfba:	2f58      	cmp	r7, #88	; 0x58
 800dfbc:	f000 80a3 	beq.w	800e106 <_printf_i+0x16e>
 800dfc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dfc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dfc8:	e03a      	b.n	800e040 <_printf_i+0xa8>
 800dfca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dfce:	2b15      	cmp	r3, #21
 800dfd0:	d8f6      	bhi.n	800dfc0 <_printf_i+0x28>
 800dfd2:	a001      	add	r0, pc, #4	; (adr r0, 800dfd8 <_printf_i+0x40>)
 800dfd4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800dfd8:	0800e031 	.word	0x0800e031
 800dfdc:	0800e045 	.word	0x0800e045
 800dfe0:	0800dfc1 	.word	0x0800dfc1
 800dfe4:	0800dfc1 	.word	0x0800dfc1
 800dfe8:	0800dfc1 	.word	0x0800dfc1
 800dfec:	0800dfc1 	.word	0x0800dfc1
 800dff0:	0800e045 	.word	0x0800e045
 800dff4:	0800dfc1 	.word	0x0800dfc1
 800dff8:	0800dfc1 	.word	0x0800dfc1
 800dffc:	0800dfc1 	.word	0x0800dfc1
 800e000:	0800dfc1 	.word	0x0800dfc1
 800e004:	0800e151 	.word	0x0800e151
 800e008:	0800e075 	.word	0x0800e075
 800e00c:	0800e133 	.word	0x0800e133
 800e010:	0800dfc1 	.word	0x0800dfc1
 800e014:	0800dfc1 	.word	0x0800dfc1
 800e018:	0800e173 	.word	0x0800e173
 800e01c:	0800dfc1 	.word	0x0800dfc1
 800e020:	0800e075 	.word	0x0800e075
 800e024:	0800dfc1 	.word	0x0800dfc1
 800e028:	0800dfc1 	.word	0x0800dfc1
 800e02c:	0800e13b 	.word	0x0800e13b
 800e030:	680b      	ldr	r3, [r1, #0]
 800e032:	1d1a      	adds	r2, r3, #4
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	600a      	str	r2, [r1, #0]
 800e038:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e03c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e040:	2301      	movs	r3, #1
 800e042:	e0a3      	b.n	800e18c <_printf_i+0x1f4>
 800e044:	6825      	ldr	r5, [r4, #0]
 800e046:	6808      	ldr	r0, [r1, #0]
 800e048:	062e      	lsls	r6, r5, #24
 800e04a:	f100 0304 	add.w	r3, r0, #4
 800e04e:	d50a      	bpl.n	800e066 <_printf_i+0xce>
 800e050:	6805      	ldr	r5, [r0, #0]
 800e052:	600b      	str	r3, [r1, #0]
 800e054:	2d00      	cmp	r5, #0
 800e056:	da03      	bge.n	800e060 <_printf_i+0xc8>
 800e058:	232d      	movs	r3, #45	; 0x2d
 800e05a:	426d      	negs	r5, r5
 800e05c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e060:	485e      	ldr	r0, [pc, #376]	; (800e1dc <_printf_i+0x244>)
 800e062:	230a      	movs	r3, #10
 800e064:	e019      	b.n	800e09a <_printf_i+0x102>
 800e066:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e06a:	6805      	ldr	r5, [r0, #0]
 800e06c:	600b      	str	r3, [r1, #0]
 800e06e:	bf18      	it	ne
 800e070:	b22d      	sxthne	r5, r5
 800e072:	e7ef      	b.n	800e054 <_printf_i+0xbc>
 800e074:	680b      	ldr	r3, [r1, #0]
 800e076:	6825      	ldr	r5, [r4, #0]
 800e078:	1d18      	adds	r0, r3, #4
 800e07a:	6008      	str	r0, [r1, #0]
 800e07c:	0628      	lsls	r0, r5, #24
 800e07e:	d501      	bpl.n	800e084 <_printf_i+0xec>
 800e080:	681d      	ldr	r5, [r3, #0]
 800e082:	e002      	b.n	800e08a <_printf_i+0xf2>
 800e084:	0669      	lsls	r1, r5, #25
 800e086:	d5fb      	bpl.n	800e080 <_printf_i+0xe8>
 800e088:	881d      	ldrh	r5, [r3, #0]
 800e08a:	4854      	ldr	r0, [pc, #336]	; (800e1dc <_printf_i+0x244>)
 800e08c:	2f6f      	cmp	r7, #111	; 0x6f
 800e08e:	bf0c      	ite	eq
 800e090:	2308      	moveq	r3, #8
 800e092:	230a      	movne	r3, #10
 800e094:	2100      	movs	r1, #0
 800e096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e09a:	6866      	ldr	r6, [r4, #4]
 800e09c:	60a6      	str	r6, [r4, #8]
 800e09e:	2e00      	cmp	r6, #0
 800e0a0:	bfa2      	ittt	ge
 800e0a2:	6821      	ldrge	r1, [r4, #0]
 800e0a4:	f021 0104 	bicge.w	r1, r1, #4
 800e0a8:	6021      	strge	r1, [r4, #0]
 800e0aa:	b90d      	cbnz	r5, 800e0b0 <_printf_i+0x118>
 800e0ac:	2e00      	cmp	r6, #0
 800e0ae:	d04d      	beq.n	800e14c <_printf_i+0x1b4>
 800e0b0:	4616      	mov	r6, r2
 800e0b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800e0b6:	fb03 5711 	mls	r7, r3, r1, r5
 800e0ba:	5dc7      	ldrb	r7, [r0, r7]
 800e0bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e0c0:	462f      	mov	r7, r5
 800e0c2:	42bb      	cmp	r3, r7
 800e0c4:	460d      	mov	r5, r1
 800e0c6:	d9f4      	bls.n	800e0b2 <_printf_i+0x11a>
 800e0c8:	2b08      	cmp	r3, #8
 800e0ca:	d10b      	bne.n	800e0e4 <_printf_i+0x14c>
 800e0cc:	6823      	ldr	r3, [r4, #0]
 800e0ce:	07df      	lsls	r7, r3, #31
 800e0d0:	d508      	bpl.n	800e0e4 <_printf_i+0x14c>
 800e0d2:	6923      	ldr	r3, [r4, #16]
 800e0d4:	6861      	ldr	r1, [r4, #4]
 800e0d6:	4299      	cmp	r1, r3
 800e0d8:	bfde      	ittt	le
 800e0da:	2330      	movle	r3, #48	; 0x30
 800e0dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e0e4:	1b92      	subs	r2, r2, r6
 800e0e6:	6122      	str	r2, [r4, #16]
 800e0e8:	f8cd a000 	str.w	sl, [sp]
 800e0ec:	464b      	mov	r3, r9
 800e0ee:	aa03      	add	r2, sp, #12
 800e0f0:	4621      	mov	r1, r4
 800e0f2:	4640      	mov	r0, r8
 800e0f4:	f7ff fee2 	bl	800debc <_printf_common>
 800e0f8:	3001      	adds	r0, #1
 800e0fa:	d14c      	bne.n	800e196 <_printf_i+0x1fe>
 800e0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800e100:	b004      	add	sp, #16
 800e102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e106:	4835      	ldr	r0, [pc, #212]	; (800e1dc <_printf_i+0x244>)
 800e108:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e10c:	6823      	ldr	r3, [r4, #0]
 800e10e:	680e      	ldr	r6, [r1, #0]
 800e110:	061f      	lsls	r7, r3, #24
 800e112:	f856 5b04 	ldr.w	r5, [r6], #4
 800e116:	600e      	str	r6, [r1, #0]
 800e118:	d514      	bpl.n	800e144 <_printf_i+0x1ac>
 800e11a:	07d9      	lsls	r1, r3, #31
 800e11c:	bf44      	itt	mi
 800e11e:	f043 0320 	orrmi.w	r3, r3, #32
 800e122:	6023      	strmi	r3, [r4, #0]
 800e124:	b91d      	cbnz	r5, 800e12e <_printf_i+0x196>
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	f023 0320 	bic.w	r3, r3, #32
 800e12c:	6023      	str	r3, [r4, #0]
 800e12e:	2310      	movs	r3, #16
 800e130:	e7b0      	b.n	800e094 <_printf_i+0xfc>
 800e132:	6823      	ldr	r3, [r4, #0]
 800e134:	f043 0320 	orr.w	r3, r3, #32
 800e138:	6023      	str	r3, [r4, #0]
 800e13a:	2378      	movs	r3, #120	; 0x78
 800e13c:	4828      	ldr	r0, [pc, #160]	; (800e1e0 <_printf_i+0x248>)
 800e13e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e142:	e7e3      	b.n	800e10c <_printf_i+0x174>
 800e144:	065e      	lsls	r6, r3, #25
 800e146:	bf48      	it	mi
 800e148:	b2ad      	uxthmi	r5, r5
 800e14a:	e7e6      	b.n	800e11a <_printf_i+0x182>
 800e14c:	4616      	mov	r6, r2
 800e14e:	e7bb      	b.n	800e0c8 <_printf_i+0x130>
 800e150:	680b      	ldr	r3, [r1, #0]
 800e152:	6826      	ldr	r6, [r4, #0]
 800e154:	6960      	ldr	r0, [r4, #20]
 800e156:	1d1d      	adds	r5, r3, #4
 800e158:	600d      	str	r5, [r1, #0]
 800e15a:	0635      	lsls	r5, r6, #24
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	d501      	bpl.n	800e164 <_printf_i+0x1cc>
 800e160:	6018      	str	r0, [r3, #0]
 800e162:	e002      	b.n	800e16a <_printf_i+0x1d2>
 800e164:	0671      	lsls	r1, r6, #25
 800e166:	d5fb      	bpl.n	800e160 <_printf_i+0x1c8>
 800e168:	8018      	strh	r0, [r3, #0]
 800e16a:	2300      	movs	r3, #0
 800e16c:	6123      	str	r3, [r4, #16]
 800e16e:	4616      	mov	r6, r2
 800e170:	e7ba      	b.n	800e0e8 <_printf_i+0x150>
 800e172:	680b      	ldr	r3, [r1, #0]
 800e174:	1d1a      	adds	r2, r3, #4
 800e176:	600a      	str	r2, [r1, #0]
 800e178:	681e      	ldr	r6, [r3, #0]
 800e17a:	6862      	ldr	r2, [r4, #4]
 800e17c:	2100      	movs	r1, #0
 800e17e:	4630      	mov	r0, r6
 800e180:	f7f2 f846 	bl	8000210 <memchr>
 800e184:	b108      	cbz	r0, 800e18a <_printf_i+0x1f2>
 800e186:	1b80      	subs	r0, r0, r6
 800e188:	6060      	str	r0, [r4, #4]
 800e18a:	6863      	ldr	r3, [r4, #4]
 800e18c:	6123      	str	r3, [r4, #16]
 800e18e:	2300      	movs	r3, #0
 800e190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e194:	e7a8      	b.n	800e0e8 <_printf_i+0x150>
 800e196:	6923      	ldr	r3, [r4, #16]
 800e198:	4632      	mov	r2, r6
 800e19a:	4649      	mov	r1, r9
 800e19c:	4640      	mov	r0, r8
 800e19e:	47d0      	blx	sl
 800e1a0:	3001      	adds	r0, #1
 800e1a2:	d0ab      	beq.n	800e0fc <_printf_i+0x164>
 800e1a4:	6823      	ldr	r3, [r4, #0]
 800e1a6:	079b      	lsls	r3, r3, #30
 800e1a8:	d413      	bmi.n	800e1d2 <_printf_i+0x23a>
 800e1aa:	68e0      	ldr	r0, [r4, #12]
 800e1ac:	9b03      	ldr	r3, [sp, #12]
 800e1ae:	4298      	cmp	r0, r3
 800e1b0:	bfb8      	it	lt
 800e1b2:	4618      	movlt	r0, r3
 800e1b4:	e7a4      	b.n	800e100 <_printf_i+0x168>
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	4632      	mov	r2, r6
 800e1ba:	4649      	mov	r1, r9
 800e1bc:	4640      	mov	r0, r8
 800e1be:	47d0      	blx	sl
 800e1c0:	3001      	adds	r0, #1
 800e1c2:	d09b      	beq.n	800e0fc <_printf_i+0x164>
 800e1c4:	3501      	adds	r5, #1
 800e1c6:	68e3      	ldr	r3, [r4, #12]
 800e1c8:	9903      	ldr	r1, [sp, #12]
 800e1ca:	1a5b      	subs	r3, r3, r1
 800e1cc:	42ab      	cmp	r3, r5
 800e1ce:	dcf2      	bgt.n	800e1b6 <_printf_i+0x21e>
 800e1d0:	e7eb      	b.n	800e1aa <_printf_i+0x212>
 800e1d2:	2500      	movs	r5, #0
 800e1d4:	f104 0619 	add.w	r6, r4, #25
 800e1d8:	e7f5      	b.n	800e1c6 <_printf_i+0x22e>
 800e1da:	bf00      	nop
 800e1dc:	08012e74 	.word	0x08012e74
 800e1e0:	08012e85 	.word	0x08012e85

0800e1e4 <_scanf_float>:
 800e1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e8:	b087      	sub	sp, #28
 800e1ea:	4617      	mov	r7, r2
 800e1ec:	9303      	str	r3, [sp, #12]
 800e1ee:	688b      	ldr	r3, [r1, #8]
 800e1f0:	1e5a      	subs	r2, r3, #1
 800e1f2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e1f6:	bf83      	ittte	hi
 800e1f8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e1fc:	195b      	addhi	r3, r3, r5
 800e1fe:	9302      	strhi	r3, [sp, #8]
 800e200:	2300      	movls	r3, #0
 800e202:	bf86      	itte	hi
 800e204:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e208:	608b      	strhi	r3, [r1, #8]
 800e20a:	9302      	strls	r3, [sp, #8]
 800e20c:	680b      	ldr	r3, [r1, #0]
 800e20e:	468b      	mov	fp, r1
 800e210:	2500      	movs	r5, #0
 800e212:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e216:	f84b 3b1c 	str.w	r3, [fp], #28
 800e21a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e21e:	4680      	mov	r8, r0
 800e220:	460c      	mov	r4, r1
 800e222:	465e      	mov	r6, fp
 800e224:	46aa      	mov	sl, r5
 800e226:	46a9      	mov	r9, r5
 800e228:	9501      	str	r5, [sp, #4]
 800e22a:	68a2      	ldr	r2, [r4, #8]
 800e22c:	b152      	cbz	r2, 800e244 <_scanf_float+0x60>
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	2b4e      	cmp	r3, #78	; 0x4e
 800e234:	d864      	bhi.n	800e300 <_scanf_float+0x11c>
 800e236:	2b40      	cmp	r3, #64	; 0x40
 800e238:	d83c      	bhi.n	800e2b4 <_scanf_float+0xd0>
 800e23a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e23e:	b2c8      	uxtb	r0, r1
 800e240:	280e      	cmp	r0, #14
 800e242:	d93a      	bls.n	800e2ba <_scanf_float+0xd6>
 800e244:	f1b9 0f00 	cmp.w	r9, #0
 800e248:	d003      	beq.n	800e252 <_scanf_float+0x6e>
 800e24a:	6823      	ldr	r3, [r4, #0]
 800e24c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e250:	6023      	str	r3, [r4, #0]
 800e252:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e256:	f1ba 0f01 	cmp.w	sl, #1
 800e25a:	f200 8113 	bhi.w	800e484 <_scanf_float+0x2a0>
 800e25e:	455e      	cmp	r6, fp
 800e260:	f200 8105 	bhi.w	800e46e <_scanf_float+0x28a>
 800e264:	2501      	movs	r5, #1
 800e266:	4628      	mov	r0, r5
 800e268:	b007      	add	sp, #28
 800e26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e26e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e272:	2a0d      	cmp	r2, #13
 800e274:	d8e6      	bhi.n	800e244 <_scanf_float+0x60>
 800e276:	a101      	add	r1, pc, #4	; (adr r1, 800e27c <_scanf_float+0x98>)
 800e278:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e27c:	0800e3bb 	.word	0x0800e3bb
 800e280:	0800e245 	.word	0x0800e245
 800e284:	0800e245 	.word	0x0800e245
 800e288:	0800e245 	.word	0x0800e245
 800e28c:	0800e41b 	.word	0x0800e41b
 800e290:	0800e3f3 	.word	0x0800e3f3
 800e294:	0800e245 	.word	0x0800e245
 800e298:	0800e245 	.word	0x0800e245
 800e29c:	0800e3c9 	.word	0x0800e3c9
 800e2a0:	0800e245 	.word	0x0800e245
 800e2a4:	0800e245 	.word	0x0800e245
 800e2a8:	0800e245 	.word	0x0800e245
 800e2ac:	0800e245 	.word	0x0800e245
 800e2b0:	0800e381 	.word	0x0800e381
 800e2b4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e2b8:	e7db      	b.n	800e272 <_scanf_float+0x8e>
 800e2ba:	290e      	cmp	r1, #14
 800e2bc:	d8c2      	bhi.n	800e244 <_scanf_float+0x60>
 800e2be:	a001      	add	r0, pc, #4	; (adr r0, 800e2c4 <_scanf_float+0xe0>)
 800e2c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e2c4:	0800e373 	.word	0x0800e373
 800e2c8:	0800e245 	.word	0x0800e245
 800e2cc:	0800e373 	.word	0x0800e373
 800e2d0:	0800e407 	.word	0x0800e407
 800e2d4:	0800e245 	.word	0x0800e245
 800e2d8:	0800e321 	.word	0x0800e321
 800e2dc:	0800e35d 	.word	0x0800e35d
 800e2e0:	0800e35d 	.word	0x0800e35d
 800e2e4:	0800e35d 	.word	0x0800e35d
 800e2e8:	0800e35d 	.word	0x0800e35d
 800e2ec:	0800e35d 	.word	0x0800e35d
 800e2f0:	0800e35d 	.word	0x0800e35d
 800e2f4:	0800e35d 	.word	0x0800e35d
 800e2f8:	0800e35d 	.word	0x0800e35d
 800e2fc:	0800e35d 	.word	0x0800e35d
 800e300:	2b6e      	cmp	r3, #110	; 0x6e
 800e302:	d809      	bhi.n	800e318 <_scanf_float+0x134>
 800e304:	2b60      	cmp	r3, #96	; 0x60
 800e306:	d8b2      	bhi.n	800e26e <_scanf_float+0x8a>
 800e308:	2b54      	cmp	r3, #84	; 0x54
 800e30a:	d077      	beq.n	800e3fc <_scanf_float+0x218>
 800e30c:	2b59      	cmp	r3, #89	; 0x59
 800e30e:	d199      	bne.n	800e244 <_scanf_float+0x60>
 800e310:	2d07      	cmp	r5, #7
 800e312:	d197      	bne.n	800e244 <_scanf_float+0x60>
 800e314:	2508      	movs	r5, #8
 800e316:	e029      	b.n	800e36c <_scanf_float+0x188>
 800e318:	2b74      	cmp	r3, #116	; 0x74
 800e31a:	d06f      	beq.n	800e3fc <_scanf_float+0x218>
 800e31c:	2b79      	cmp	r3, #121	; 0x79
 800e31e:	e7f6      	b.n	800e30e <_scanf_float+0x12a>
 800e320:	6821      	ldr	r1, [r4, #0]
 800e322:	05c8      	lsls	r0, r1, #23
 800e324:	d51a      	bpl.n	800e35c <_scanf_float+0x178>
 800e326:	9b02      	ldr	r3, [sp, #8]
 800e328:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e32c:	6021      	str	r1, [r4, #0]
 800e32e:	f109 0901 	add.w	r9, r9, #1
 800e332:	b11b      	cbz	r3, 800e33c <_scanf_float+0x158>
 800e334:	3b01      	subs	r3, #1
 800e336:	3201      	adds	r2, #1
 800e338:	9302      	str	r3, [sp, #8]
 800e33a:	60a2      	str	r2, [r4, #8]
 800e33c:	68a3      	ldr	r3, [r4, #8]
 800e33e:	3b01      	subs	r3, #1
 800e340:	60a3      	str	r3, [r4, #8]
 800e342:	6923      	ldr	r3, [r4, #16]
 800e344:	3301      	adds	r3, #1
 800e346:	6123      	str	r3, [r4, #16]
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	3b01      	subs	r3, #1
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	607b      	str	r3, [r7, #4]
 800e350:	f340 8084 	ble.w	800e45c <_scanf_float+0x278>
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	3301      	adds	r3, #1
 800e358:	603b      	str	r3, [r7, #0]
 800e35a:	e766      	b.n	800e22a <_scanf_float+0x46>
 800e35c:	eb1a 0f05 	cmn.w	sl, r5
 800e360:	f47f af70 	bne.w	800e244 <_scanf_float+0x60>
 800e364:	6822      	ldr	r2, [r4, #0]
 800e366:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e36a:	6022      	str	r2, [r4, #0]
 800e36c:	f806 3b01 	strb.w	r3, [r6], #1
 800e370:	e7e4      	b.n	800e33c <_scanf_float+0x158>
 800e372:	6822      	ldr	r2, [r4, #0]
 800e374:	0610      	lsls	r0, r2, #24
 800e376:	f57f af65 	bpl.w	800e244 <_scanf_float+0x60>
 800e37a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e37e:	e7f4      	b.n	800e36a <_scanf_float+0x186>
 800e380:	f1ba 0f00 	cmp.w	sl, #0
 800e384:	d10e      	bne.n	800e3a4 <_scanf_float+0x1c0>
 800e386:	f1b9 0f00 	cmp.w	r9, #0
 800e38a:	d10e      	bne.n	800e3aa <_scanf_float+0x1c6>
 800e38c:	6822      	ldr	r2, [r4, #0]
 800e38e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e392:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e396:	d108      	bne.n	800e3aa <_scanf_float+0x1c6>
 800e398:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e39c:	6022      	str	r2, [r4, #0]
 800e39e:	f04f 0a01 	mov.w	sl, #1
 800e3a2:	e7e3      	b.n	800e36c <_scanf_float+0x188>
 800e3a4:	f1ba 0f02 	cmp.w	sl, #2
 800e3a8:	d055      	beq.n	800e456 <_scanf_float+0x272>
 800e3aa:	2d01      	cmp	r5, #1
 800e3ac:	d002      	beq.n	800e3b4 <_scanf_float+0x1d0>
 800e3ae:	2d04      	cmp	r5, #4
 800e3b0:	f47f af48 	bne.w	800e244 <_scanf_float+0x60>
 800e3b4:	3501      	adds	r5, #1
 800e3b6:	b2ed      	uxtb	r5, r5
 800e3b8:	e7d8      	b.n	800e36c <_scanf_float+0x188>
 800e3ba:	f1ba 0f01 	cmp.w	sl, #1
 800e3be:	f47f af41 	bne.w	800e244 <_scanf_float+0x60>
 800e3c2:	f04f 0a02 	mov.w	sl, #2
 800e3c6:	e7d1      	b.n	800e36c <_scanf_float+0x188>
 800e3c8:	b97d      	cbnz	r5, 800e3ea <_scanf_float+0x206>
 800e3ca:	f1b9 0f00 	cmp.w	r9, #0
 800e3ce:	f47f af3c 	bne.w	800e24a <_scanf_float+0x66>
 800e3d2:	6822      	ldr	r2, [r4, #0]
 800e3d4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e3d8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e3dc:	f47f af39 	bne.w	800e252 <_scanf_float+0x6e>
 800e3e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e3e4:	6022      	str	r2, [r4, #0]
 800e3e6:	2501      	movs	r5, #1
 800e3e8:	e7c0      	b.n	800e36c <_scanf_float+0x188>
 800e3ea:	2d03      	cmp	r5, #3
 800e3ec:	d0e2      	beq.n	800e3b4 <_scanf_float+0x1d0>
 800e3ee:	2d05      	cmp	r5, #5
 800e3f0:	e7de      	b.n	800e3b0 <_scanf_float+0x1cc>
 800e3f2:	2d02      	cmp	r5, #2
 800e3f4:	f47f af26 	bne.w	800e244 <_scanf_float+0x60>
 800e3f8:	2503      	movs	r5, #3
 800e3fa:	e7b7      	b.n	800e36c <_scanf_float+0x188>
 800e3fc:	2d06      	cmp	r5, #6
 800e3fe:	f47f af21 	bne.w	800e244 <_scanf_float+0x60>
 800e402:	2507      	movs	r5, #7
 800e404:	e7b2      	b.n	800e36c <_scanf_float+0x188>
 800e406:	6822      	ldr	r2, [r4, #0]
 800e408:	0591      	lsls	r1, r2, #22
 800e40a:	f57f af1b 	bpl.w	800e244 <_scanf_float+0x60>
 800e40e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e412:	6022      	str	r2, [r4, #0]
 800e414:	f8cd 9004 	str.w	r9, [sp, #4]
 800e418:	e7a8      	b.n	800e36c <_scanf_float+0x188>
 800e41a:	6822      	ldr	r2, [r4, #0]
 800e41c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e420:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e424:	d006      	beq.n	800e434 <_scanf_float+0x250>
 800e426:	0550      	lsls	r0, r2, #21
 800e428:	f57f af0c 	bpl.w	800e244 <_scanf_float+0x60>
 800e42c:	f1b9 0f00 	cmp.w	r9, #0
 800e430:	f43f af0f 	beq.w	800e252 <_scanf_float+0x6e>
 800e434:	0591      	lsls	r1, r2, #22
 800e436:	bf58      	it	pl
 800e438:	9901      	ldrpl	r1, [sp, #4]
 800e43a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e43e:	bf58      	it	pl
 800e440:	eba9 0101 	subpl.w	r1, r9, r1
 800e444:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e448:	bf58      	it	pl
 800e44a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e44e:	6022      	str	r2, [r4, #0]
 800e450:	f04f 0900 	mov.w	r9, #0
 800e454:	e78a      	b.n	800e36c <_scanf_float+0x188>
 800e456:	f04f 0a03 	mov.w	sl, #3
 800e45a:	e787      	b.n	800e36c <_scanf_float+0x188>
 800e45c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e460:	4639      	mov	r1, r7
 800e462:	4640      	mov	r0, r8
 800e464:	4798      	blx	r3
 800e466:	2800      	cmp	r0, #0
 800e468:	f43f aedf 	beq.w	800e22a <_scanf_float+0x46>
 800e46c:	e6ea      	b.n	800e244 <_scanf_float+0x60>
 800e46e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e472:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e476:	463a      	mov	r2, r7
 800e478:	4640      	mov	r0, r8
 800e47a:	4798      	blx	r3
 800e47c:	6923      	ldr	r3, [r4, #16]
 800e47e:	3b01      	subs	r3, #1
 800e480:	6123      	str	r3, [r4, #16]
 800e482:	e6ec      	b.n	800e25e <_scanf_float+0x7a>
 800e484:	1e6b      	subs	r3, r5, #1
 800e486:	2b06      	cmp	r3, #6
 800e488:	d825      	bhi.n	800e4d6 <_scanf_float+0x2f2>
 800e48a:	2d02      	cmp	r5, #2
 800e48c:	d836      	bhi.n	800e4fc <_scanf_float+0x318>
 800e48e:	455e      	cmp	r6, fp
 800e490:	f67f aee8 	bls.w	800e264 <_scanf_float+0x80>
 800e494:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e498:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e49c:	463a      	mov	r2, r7
 800e49e:	4640      	mov	r0, r8
 800e4a0:	4798      	blx	r3
 800e4a2:	6923      	ldr	r3, [r4, #16]
 800e4a4:	3b01      	subs	r3, #1
 800e4a6:	6123      	str	r3, [r4, #16]
 800e4a8:	e7f1      	b.n	800e48e <_scanf_float+0x2aa>
 800e4aa:	9802      	ldr	r0, [sp, #8]
 800e4ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4b0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e4b4:	9002      	str	r0, [sp, #8]
 800e4b6:	463a      	mov	r2, r7
 800e4b8:	4640      	mov	r0, r8
 800e4ba:	4798      	blx	r3
 800e4bc:	6923      	ldr	r3, [r4, #16]
 800e4be:	3b01      	subs	r3, #1
 800e4c0:	6123      	str	r3, [r4, #16]
 800e4c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4c6:	fa5f fa8a 	uxtb.w	sl, sl
 800e4ca:	f1ba 0f02 	cmp.w	sl, #2
 800e4ce:	d1ec      	bne.n	800e4aa <_scanf_float+0x2c6>
 800e4d0:	3d03      	subs	r5, #3
 800e4d2:	b2ed      	uxtb	r5, r5
 800e4d4:	1b76      	subs	r6, r6, r5
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	05da      	lsls	r2, r3, #23
 800e4da:	d52f      	bpl.n	800e53c <_scanf_float+0x358>
 800e4dc:	055b      	lsls	r3, r3, #21
 800e4de:	d510      	bpl.n	800e502 <_scanf_float+0x31e>
 800e4e0:	455e      	cmp	r6, fp
 800e4e2:	f67f aebf 	bls.w	800e264 <_scanf_float+0x80>
 800e4e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e4ee:	463a      	mov	r2, r7
 800e4f0:	4640      	mov	r0, r8
 800e4f2:	4798      	blx	r3
 800e4f4:	6923      	ldr	r3, [r4, #16]
 800e4f6:	3b01      	subs	r3, #1
 800e4f8:	6123      	str	r3, [r4, #16]
 800e4fa:	e7f1      	b.n	800e4e0 <_scanf_float+0x2fc>
 800e4fc:	46aa      	mov	sl, r5
 800e4fe:	9602      	str	r6, [sp, #8]
 800e500:	e7df      	b.n	800e4c2 <_scanf_float+0x2de>
 800e502:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e506:	6923      	ldr	r3, [r4, #16]
 800e508:	2965      	cmp	r1, #101	; 0x65
 800e50a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e50e:	f106 35ff 	add.w	r5, r6, #4294967295
 800e512:	6123      	str	r3, [r4, #16]
 800e514:	d00c      	beq.n	800e530 <_scanf_float+0x34c>
 800e516:	2945      	cmp	r1, #69	; 0x45
 800e518:	d00a      	beq.n	800e530 <_scanf_float+0x34c>
 800e51a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e51e:	463a      	mov	r2, r7
 800e520:	4640      	mov	r0, r8
 800e522:	4798      	blx	r3
 800e524:	6923      	ldr	r3, [r4, #16]
 800e526:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e52a:	3b01      	subs	r3, #1
 800e52c:	1eb5      	subs	r5, r6, #2
 800e52e:	6123      	str	r3, [r4, #16]
 800e530:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e534:	463a      	mov	r2, r7
 800e536:	4640      	mov	r0, r8
 800e538:	4798      	blx	r3
 800e53a:	462e      	mov	r6, r5
 800e53c:	6825      	ldr	r5, [r4, #0]
 800e53e:	f015 0510 	ands.w	r5, r5, #16
 800e542:	d158      	bne.n	800e5f6 <_scanf_float+0x412>
 800e544:	7035      	strb	r5, [r6, #0]
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e54c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e550:	d11c      	bne.n	800e58c <_scanf_float+0x3a8>
 800e552:	9b01      	ldr	r3, [sp, #4]
 800e554:	454b      	cmp	r3, r9
 800e556:	eba3 0209 	sub.w	r2, r3, r9
 800e55a:	d124      	bne.n	800e5a6 <_scanf_float+0x3c2>
 800e55c:	2200      	movs	r2, #0
 800e55e:	4659      	mov	r1, fp
 800e560:	4640      	mov	r0, r8
 800e562:	f000 ff63 	bl	800f42c <_strtod_r>
 800e566:	9b03      	ldr	r3, [sp, #12]
 800e568:	6821      	ldr	r1, [r4, #0]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f011 0f02 	tst.w	r1, #2
 800e570:	ec57 6b10 	vmov	r6, r7, d0
 800e574:	f103 0204 	add.w	r2, r3, #4
 800e578:	d020      	beq.n	800e5bc <_scanf_float+0x3d8>
 800e57a:	9903      	ldr	r1, [sp, #12]
 800e57c:	600a      	str	r2, [r1, #0]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	e9c3 6700 	strd	r6, r7, [r3]
 800e584:	68e3      	ldr	r3, [r4, #12]
 800e586:	3301      	adds	r3, #1
 800e588:	60e3      	str	r3, [r4, #12]
 800e58a:	e66c      	b.n	800e266 <_scanf_float+0x82>
 800e58c:	9b04      	ldr	r3, [sp, #16]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d0e4      	beq.n	800e55c <_scanf_float+0x378>
 800e592:	9905      	ldr	r1, [sp, #20]
 800e594:	230a      	movs	r3, #10
 800e596:	462a      	mov	r2, r5
 800e598:	3101      	adds	r1, #1
 800e59a:	4640      	mov	r0, r8
 800e59c:	f000 ffd0 	bl	800f540 <_strtol_r>
 800e5a0:	9b04      	ldr	r3, [sp, #16]
 800e5a2:	9e05      	ldr	r6, [sp, #20]
 800e5a4:	1ac2      	subs	r2, r0, r3
 800e5a6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e5aa:	429e      	cmp	r6, r3
 800e5ac:	bf28      	it	cs
 800e5ae:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e5b2:	4912      	ldr	r1, [pc, #72]	; (800e5fc <_scanf_float+0x418>)
 800e5b4:	4630      	mov	r0, r6
 800e5b6:	f000 f87f 	bl	800e6b8 <siprintf>
 800e5ba:	e7cf      	b.n	800e55c <_scanf_float+0x378>
 800e5bc:	f011 0f04 	tst.w	r1, #4
 800e5c0:	9903      	ldr	r1, [sp, #12]
 800e5c2:	600a      	str	r2, [r1, #0]
 800e5c4:	d1db      	bne.n	800e57e <_scanf_float+0x39a>
 800e5c6:	f8d3 8000 	ldr.w	r8, [r3]
 800e5ca:	ee10 2a10 	vmov	r2, s0
 800e5ce:	ee10 0a10 	vmov	r0, s0
 800e5d2:	463b      	mov	r3, r7
 800e5d4:	4639      	mov	r1, r7
 800e5d6:	f7f2 fac9 	bl	8000b6c <__aeabi_dcmpun>
 800e5da:	b128      	cbz	r0, 800e5e8 <_scanf_float+0x404>
 800e5dc:	4808      	ldr	r0, [pc, #32]	; (800e600 <_scanf_float+0x41c>)
 800e5de:	f000 f821 	bl	800e624 <nanf>
 800e5e2:	ed88 0a00 	vstr	s0, [r8]
 800e5e6:	e7cd      	b.n	800e584 <_scanf_float+0x3a0>
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	4639      	mov	r1, r7
 800e5ec:	f7f2 fb1c 	bl	8000c28 <__aeabi_d2f>
 800e5f0:	f8c8 0000 	str.w	r0, [r8]
 800e5f4:	e7c6      	b.n	800e584 <_scanf_float+0x3a0>
 800e5f6:	2500      	movs	r5, #0
 800e5f8:	e635      	b.n	800e266 <_scanf_float+0x82>
 800e5fa:	bf00      	nop
 800e5fc:	08012e96 	.word	0x08012e96
 800e600:	080132cb 	.word	0x080132cb

0800e604 <_sbrk_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d06      	ldr	r5, [pc, #24]	; (800e620 <_sbrk_r+0x1c>)
 800e608:	2300      	movs	r3, #0
 800e60a:	4604      	mov	r4, r0
 800e60c:	4608      	mov	r0, r1
 800e60e:	602b      	str	r3, [r5, #0]
 800e610:	f7f7 fc48 	bl	8005ea4 <_sbrk>
 800e614:	1c43      	adds	r3, r0, #1
 800e616:	d102      	bne.n	800e61e <_sbrk_r+0x1a>
 800e618:	682b      	ldr	r3, [r5, #0]
 800e61a:	b103      	cbz	r3, 800e61e <_sbrk_r+0x1a>
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	bd38      	pop	{r3, r4, r5, pc}
 800e620:	20000624 	.word	0x20000624

0800e624 <nanf>:
 800e624:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e62c <nanf+0x8>
 800e628:	4770      	bx	lr
 800e62a:	bf00      	nop
 800e62c:	7fc00000 	.word	0x7fc00000

0800e630 <_raise_r>:
 800e630:	291f      	cmp	r1, #31
 800e632:	b538      	push	{r3, r4, r5, lr}
 800e634:	4604      	mov	r4, r0
 800e636:	460d      	mov	r5, r1
 800e638:	d904      	bls.n	800e644 <_raise_r+0x14>
 800e63a:	2316      	movs	r3, #22
 800e63c:	6003      	str	r3, [r0, #0]
 800e63e:	f04f 30ff 	mov.w	r0, #4294967295
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e646:	b112      	cbz	r2, 800e64e <_raise_r+0x1e>
 800e648:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e64c:	b94b      	cbnz	r3, 800e662 <_raise_r+0x32>
 800e64e:	4620      	mov	r0, r4
 800e650:	f000 f830 	bl	800e6b4 <_getpid_r>
 800e654:	462a      	mov	r2, r5
 800e656:	4601      	mov	r1, r0
 800e658:	4620      	mov	r0, r4
 800e65a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e65e:	f000 b817 	b.w	800e690 <_kill_r>
 800e662:	2b01      	cmp	r3, #1
 800e664:	d00a      	beq.n	800e67c <_raise_r+0x4c>
 800e666:	1c59      	adds	r1, r3, #1
 800e668:	d103      	bne.n	800e672 <_raise_r+0x42>
 800e66a:	2316      	movs	r3, #22
 800e66c:	6003      	str	r3, [r0, #0]
 800e66e:	2001      	movs	r0, #1
 800e670:	e7e7      	b.n	800e642 <_raise_r+0x12>
 800e672:	2400      	movs	r4, #0
 800e674:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e678:	4628      	mov	r0, r5
 800e67a:	4798      	blx	r3
 800e67c:	2000      	movs	r0, #0
 800e67e:	e7e0      	b.n	800e642 <_raise_r+0x12>

0800e680 <raise>:
 800e680:	4b02      	ldr	r3, [pc, #8]	; (800e68c <raise+0xc>)
 800e682:	4601      	mov	r1, r0
 800e684:	6818      	ldr	r0, [r3, #0]
 800e686:	f7ff bfd3 	b.w	800e630 <_raise_r>
 800e68a:	bf00      	nop
 800e68c:	2000000c 	.word	0x2000000c

0800e690 <_kill_r>:
 800e690:	b538      	push	{r3, r4, r5, lr}
 800e692:	4d07      	ldr	r5, [pc, #28]	; (800e6b0 <_kill_r+0x20>)
 800e694:	2300      	movs	r3, #0
 800e696:	4604      	mov	r4, r0
 800e698:	4608      	mov	r0, r1
 800e69a:	4611      	mov	r1, r2
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	f7f7 fb79 	bl	8005d94 <_kill>
 800e6a2:	1c43      	adds	r3, r0, #1
 800e6a4:	d102      	bne.n	800e6ac <_kill_r+0x1c>
 800e6a6:	682b      	ldr	r3, [r5, #0]
 800e6a8:	b103      	cbz	r3, 800e6ac <_kill_r+0x1c>
 800e6aa:	6023      	str	r3, [r4, #0]
 800e6ac:	bd38      	pop	{r3, r4, r5, pc}
 800e6ae:	bf00      	nop
 800e6b0:	20000624 	.word	0x20000624

0800e6b4 <_getpid_r>:
 800e6b4:	f7f7 bb66 	b.w	8005d84 <_getpid>

0800e6b8 <siprintf>:
 800e6b8:	b40e      	push	{r1, r2, r3}
 800e6ba:	b500      	push	{lr}
 800e6bc:	b09c      	sub	sp, #112	; 0x70
 800e6be:	ab1d      	add	r3, sp, #116	; 0x74
 800e6c0:	9002      	str	r0, [sp, #8]
 800e6c2:	9006      	str	r0, [sp, #24]
 800e6c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e6c8:	4809      	ldr	r0, [pc, #36]	; (800e6f0 <siprintf+0x38>)
 800e6ca:	9107      	str	r1, [sp, #28]
 800e6cc:	9104      	str	r1, [sp, #16]
 800e6ce:	4909      	ldr	r1, [pc, #36]	; (800e6f4 <siprintf+0x3c>)
 800e6d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6d4:	9105      	str	r1, [sp, #20]
 800e6d6:	6800      	ldr	r0, [r0, #0]
 800e6d8:	9301      	str	r3, [sp, #4]
 800e6da:	a902      	add	r1, sp, #8
 800e6dc:	f002 fe96 	bl	801140c <_svfiprintf_r>
 800e6e0:	9b02      	ldr	r3, [sp, #8]
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	701a      	strb	r2, [r3, #0]
 800e6e6:	b01c      	add	sp, #112	; 0x70
 800e6e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6ec:	b003      	add	sp, #12
 800e6ee:	4770      	bx	lr
 800e6f0:	2000000c 	.word	0x2000000c
 800e6f4:	ffff0208 	.word	0xffff0208

0800e6f8 <siscanf>:
 800e6f8:	b40e      	push	{r1, r2, r3}
 800e6fa:	b510      	push	{r4, lr}
 800e6fc:	b09f      	sub	sp, #124	; 0x7c
 800e6fe:	ac21      	add	r4, sp, #132	; 0x84
 800e700:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e704:	f854 2b04 	ldr.w	r2, [r4], #4
 800e708:	9201      	str	r2, [sp, #4]
 800e70a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e70e:	9004      	str	r0, [sp, #16]
 800e710:	9008      	str	r0, [sp, #32]
 800e712:	f7f1 fdcd 	bl	80002b0 <strlen>
 800e716:	4b0c      	ldr	r3, [pc, #48]	; (800e748 <siscanf+0x50>)
 800e718:	9005      	str	r0, [sp, #20]
 800e71a:	9009      	str	r0, [sp, #36]	; 0x24
 800e71c:	930d      	str	r3, [sp, #52]	; 0x34
 800e71e:	480b      	ldr	r0, [pc, #44]	; (800e74c <siscanf+0x54>)
 800e720:	9a01      	ldr	r2, [sp, #4]
 800e722:	6800      	ldr	r0, [r0, #0]
 800e724:	9403      	str	r4, [sp, #12]
 800e726:	2300      	movs	r3, #0
 800e728:	9311      	str	r3, [sp, #68]	; 0x44
 800e72a:	9316      	str	r3, [sp, #88]	; 0x58
 800e72c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e730:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e734:	a904      	add	r1, sp, #16
 800e736:	4623      	mov	r3, r4
 800e738:	f002 ffc2 	bl	80116c0 <__ssvfiscanf_r>
 800e73c:	b01f      	add	sp, #124	; 0x7c
 800e73e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e742:	b003      	add	sp, #12
 800e744:	4770      	bx	lr
 800e746:	bf00      	nop
 800e748:	0800e773 	.word	0x0800e773
 800e74c:	2000000c 	.word	0x2000000c

0800e750 <__sread>:
 800e750:	b510      	push	{r4, lr}
 800e752:	460c      	mov	r4, r1
 800e754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e758:	f003 fa76 	bl	8011c48 <_read_r>
 800e75c:	2800      	cmp	r0, #0
 800e75e:	bfab      	itete	ge
 800e760:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e762:	89a3      	ldrhlt	r3, [r4, #12]
 800e764:	181b      	addge	r3, r3, r0
 800e766:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e76a:	bfac      	ite	ge
 800e76c:	6563      	strge	r3, [r4, #84]	; 0x54
 800e76e:	81a3      	strhlt	r3, [r4, #12]
 800e770:	bd10      	pop	{r4, pc}

0800e772 <__seofread>:
 800e772:	2000      	movs	r0, #0
 800e774:	4770      	bx	lr

0800e776 <__swrite>:
 800e776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e77a:	461f      	mov	r7, r3
 800e77c:	898b      	ldrh	r3, [r1, #12]
 800e77e:	05db      	lsls	r3, r3, #23
 800e780:	4605      	mov	r5, r0
 800e782:	460c      	mov	r4, r1
 800e784:	4616      	mov	r6, r2
 800e786:	d505      	bpl.n	800e794 <__swrite+0x1e>
 800e788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e78c:	2302      	movs	r3, #2
 800e78e:	2200      	movs	r2, #0
 800e790:	f002 f8e6 	bl	8010960 <_lseek_r>
 800e794:	89a3      	ldrh	r3, [r4, #12]
 800e796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e79a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e79e:	81a3      	strh	r3, [r4, #12]
 800e7a0:	4632      	mov	r2, r6
 800e7a2:	463b      	mov	r3, r7
 800e7a4:	4628      	mov	r0, r5
 800e7a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7aa:	f000 becb 	b.w	800f544 <_write_r>

0800e7ae <__sseek>:
 800e7ae:	b510      	push	{r4, lr}
 800e7b0:	460c      	mov	r4, r1
 800e7b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7b6:	f002 f8d3 	bl	8010960 <_lseek_r>
 800e7ba:	1c43      	adds	r3, r0, #1
 800e7bc:	89a3      	ldrh	r3, [r4, #12]
 800e7be:	bf15      	itete	ne
 800e7c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800e7c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e7c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e7ca:	81a3      	strheq	r3, [r4, #12]
 800e7cc:	bf18      	it	ne
 800e7ce:	81a3      	strhne	r3, [r4, #12]
 800e7d0:	bd10      	pop	{r4, pc}

0800e7d2 <__sclose>:
 800e7d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7d6:	f000 bec7 	b.w	800f568 <_close_r>

0800e7da <sulp>:
 800e7da:	b570      	push	{r4, r5, r6, lr}
 800e7dc:	4604      	mov	r4, r0
 800e7de:	460d      	mov	r5, r1
 800e7e0:	ec45 4b10 	vmov	d0, r4, r5
 800e7e4:	4616      	mov	r6, r2
 800e7e6:	f002 fc57 	bl	8011098 <__ulp>
 800e7ea:	ec51 0b10 	vmov	r0, r1, d0
 800e7ee:	b17e      	cbz	r6, 800e810 <sulp+0x36>
 800e7f0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e7f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	dd09      	ble.n	800e810 <sulp+0x36>
 800e7fc:	051b      	lsls	r3, r3, #20
 800e7fe:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e802:	2400      	movs	r4, #0
 800e804:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e808:	4622      	mov	r2, r4
 800e80a:	462b      	mov	r3, r5
 800e80c:	f7f1 ff14 	bl	8000638 <__aeabi_dmul>
 800e810:	bd70      	pop	{r4, r5, r6, pc}
 800e812:	0000      	movs	r0, r0
 800e814:	0000      	movs	r0, r0
	...

0800e818 <_strtod_l>:
 800e818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e81c:	b0a3      	sub	sp, #140	; 0x8c
 800e81e:	461f      	mov	r7, r3
 800e820:	2300      	movs	r3, #0
 800e822:	931e      	str	r3, [sp, #120]	; 0x78
 800e824:	4ba4      	ldr	r3, [pc, #656]	; (800eab8 <_strtod_l+0x2a0>)
 800e826:	9219      	str	r2, [sp, #100]	; 0x64
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	9307      	str	r3, [sp, #28]
 800e82c:	4604      	mov	r4, r0
 800e82e:	4618      	mov	r0, r3
 800e830:	4688      	mov	r8, r1
 800e832:	f7f1 fd3d 	bl	80002b0 <strlen>
 800e836:	f04f 0a00 	mov.w	sl, #0
 800e83a:	4605      	mov	r5, r0
 800e83c:	f04f 0b00 	mov.w	fp, #0
 800e840:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e844:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e846:	781a      	ldrb	r2, [r3, #0]
 800e848:	2a2b      	cmp	r2, #43	; 0x2b
 800e84a:	d04c      	beq.n	800e8e6 <_strtod_l+0xce>
 800e84c:	d839      	bhi.n	800e8c2 <_strtod_l+0xaa>
 800e84e:	2a0d      	cmp	r2, #13
 800e850:	d832      	bhi.n	800e8b8 <_strtod_l+0xa0>
 800e852:	2a08      	cmp	r2, #8
 800e854:	d832      	bhi.n	800e8bc <_strtod_l+0xa4>
 800e856:	2a00      	cmp	r2, #0
 800e858:	d03c      	beq.n	800e8d4 <_strtod_l+0xbc>
 800e85a:	2300      	movs	r3, #0
 800e85c:	930e      	str	r3, [sp, #56]	; 0x38
 800e85e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e860:	7833      	ldrb	r3, [r6, #0]
 800e862:	2b30      	cmp	r3, #48	; 0x30
 800e864:	f040 80b4 	bne.w	800e9d0 <_strtod_l+0x1b8>
 800e868:	7873      	ldrb	r3, [r6, #1]
 800e86a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e86e:	2b58      	cmp	r3, #88	; 0x58
 800e870:	d16c      	bne.n	800e94c <_strtod_l+0x134>
 800e872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e874:	9301      	str	r3, [sp, #4]
 800e876:	ab1e      	add	r3, sp, #120	; 0x78
 800e878:	9702      	str	r7, [sp, #8]
 800e87a:	9300      	str	r3, [sp, #0]
 800e87c:	4a8f      	ldr	r2, [pc, #572]	; (800eabc <_strtod_l+0x2a4>)
 800e87e:	ab1f      	add	r3, sp, #124	; 0x7c
 800e880:	a91d      	add	r1, sp, #116	; 0x74
 800e882:	4620      	mov	r0, r4
 800e884:	f001 fd60 	bl	8010348 <__gethex>
 800e888:	f010 0707 	ands.w	r7, r0, #7
 800e88c:	4605      	mov	r5, r0
 800e88e:	d005      	beq.n	800e89c <_strtod_l+0x84>
 800e890:	2f06      	cmp	r7, #6
 800e892:	d12a      	bne.n	800e8ea <_strtod_l+0xd2>
 800e894:	3601      	adds	r6, #1
 800e896:	2300      	movs	r3, #0
 800e898:	961d      	str	r6, [sp, #116]	; 0x74
 800e89a:	930e      	str	r3, [sp, #56]	; 0x38
 800e89c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	f040 8596 	bne.w	800f3d0 <_strtod_l+0xbb8>
 800e8a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8a6:	b1db      	cbz	r3, 800e8e0 <_strtod_l+0xc8>
 800e8a8:	4652      	mov	r2, sl
 800e8aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e8ae:	ec43 2b10 	vmov	d0, r2, r3
 800e8b2:	b023      	add	sp, #140	; 0x8c
 800e8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b8:	2a20      	cmp	r2, #32
 800e8ba:	d1ce      	bne.n	800e85a <_strtod_l+0x42>
 800e8bc:	3301      	adds	r3, #1
 800e8be:	931d      	str	r3, [sp, #116]	; 0x74
 800e8c0:	e7c0      	b.n	800e844 <_strtod_l+0x2c>
 800e8c2:	2a2d      	cmp	r2, #45	; 0x2d
 800e8c4:	d1c9      	bne.n	800e85a <_strtod_l+0x42>
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	920e      	str	r2, [sp, #56]	; 0x38
 800e8ca:	1c5a      	adds	r2, r3, #1
 800e8cc:	921d      	str	r2, [sp, #116]	; 0x74
 800e8ce:	785b      	ldrb	r3, [r3, #1]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d1c4      	bne.n	800e85e <_strtod_l+0x46>
 800e8d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e8d6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	f040 8576 	bne.w	800f3cc <_strtod_l+0xbb4>
 800e8e0:	4652      	mov	r2, sl
 800e8e2:	465b      	mov	r3, fp
 800e8e4:	e7e3      	b.n	800e8ae <_strtod_l+0x96>
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	e7ee      	b.n	800e8c8 <_strtod_l+0xb0>
 800e8ea:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e8ec:	b13a      	cbz	r2, 800e8fe <_strtod_l+0xe6>
 800e8ee:	2135      	movs	r1, #53	; 0x35
 800e8f0:	a820      	add	r0, sp, #128	; 0x80
 800e8f2:	f002 fcdc 	bl	80112ae <__copybits>
 800e8f6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e8f8:	4620      	mov	r0, r4
 800e8fa:	f002 f8a1 	bl	8010a40 <_Bfree>
 800e8fe:	3f01      	subs	r7, #1
 800e900:	2f05      	cmp	r7, #5
 800e902:	d807      	bhi.n	800e914 <_strtod_l+0xfc>
 800e904:	e8df f007 	tbb	[pc, r7]
 800e908:	1d180b0e 	.word	0x1d180b0e
 800e90c:	030e      	.short	0x030e
 800e90e:	f04f 0b00 	mov.w	fp, #0
 800e912:	46da      	mov	sl, fp
 800e914:	0728      	lsls	r0, r5, #28
 800e916:	d5c1      	bpl.n	800e89c <_strtod_l+0x84>
 800e918:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e91c:	e7be      	b.n	800e89c <_strtod_l+0x84>
 800e91e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800e922:	e7f7      	b.n	800e914 <_strtod_l+0xfc>
 800e924:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800e928:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e92a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e92e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e932:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e936:	e7ed      	b.n	800e914 <_strtod_l+0xfc>
 800e938:	f8df b184 	ldr.w	fp, [pc, #388]	; 800eac0 <_strtod_l+0x2a8>
 800e93c:	f04f 0a00 	mov.w	sl, #0
 800e940:	e7e8      	b.n	800e914 <_strtod_l+0xfc>
 800e942:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e946:	f04f 3aff 	mov.w	sl, #4294967295
 800e94a:	e7e3      	b.n	800e914 <_strtod_l+0xfc>
 800e94c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e94e:	1c5a      	adds	r2, r3, #1
 800e950:	921d      	str	r2, [sp, #116]	; 0x74
 800e952:	785b      	ldrb	r3, [r3, #1]
 800e954:	2b30      	cmp	r3, #48	; 0x30
 800e956:	d0f9      	beq.n	800e94c <_strtod_l+0x134>
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d09f      	beq.n	800e89c <_strtod_l+0x84>
 800e95c:	2301      	movs	r3, #1
 800e95e:	f04f 0900 	mov.w	r9, #0
 800e962:	9304      	str	r3, [sp, #16]
 800e964:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e966:	930a      	str	r3, [sp, #40]	; 0x28
 800e968:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e96c:	464f      	mov	r7, r9
 800e96e:	220a      	movs	r2, #10
 800e970:	981d      	ldr	r0, [sp, #116]	; 0x74
 800e972:	7806      	ldrb	r6, [r0, #0]
 800e974:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e978:	b2d9      	uxtb	r1, r3
 800e97a:	2909      	cmp	r1, #9
 800e97c:	d92a      	bls.n	800e9d4 <_strtod_l+0x1bc>
 800e97e:	9907      	ldr	r1, [sp, #28]
 800e980:	462a      	mov	r2, r5
 800e982:	f003 f9ad 	bl	8011ce0 <strncmp>
 800e986:	b398      	cbz	r0, 800e9f0 <_strtod_l+0x1d8>
 800e988:	2000      	movs	r0, #0
 800e98a:	4633      	mov	r3, r6
 800e98c:	463d      	mov	r5, r7
 800e98e:	9007      	str	r0, [sp, #28]
 800e990:	4602      	mov	r2, r0
 800e992:	2b65      	cmp	r3, #101	; 0x65
 800e994:	d001      	beq.n	800e99a <_strtod_l+0x182>
 800e996:	2b45      	cmp	r3, #69	; 0x45
 800e998:	d118      	bne.n	800e9cc <_strtod_l+0x1b4>
 800e99a:	b91d      	cbnz	r5, 800e9a4 <_strtod_l+0x18c>
 800e99c:	9b04      	ldr	r3, [sp, #16]
 800e99e:	4303      	orrs	r3, r0
 800e9a0:	d098      	beq.n	800e8d4 <_strtod_l+0xbc>
 800e9a2:	2500      	movs	r5, #0
 800e9a4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800e9a8:	f108 0301 	add.w	r3, r8, #1
 800e9ac:	931d      	str	r3, [sp, #116]	; 0x74
 800e9ae:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e9b2:	2b2b      	cmp	r3, #43	; 0x2b
 800e9b4:	d075      	beq.n	800eaa2 <_strtod_l+0x28a>
 800e9b6:	2b2d      	cmp	r3, #45	; 0x2d
 800e9b8:	d07b      	beq.n	800eab2 <_strtod_l+0x29a>
 800e9ba:	f04f 0c00 	mov.w	ip, #0
 800e9be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e9c2:	2909      	cmp	r1, #9
 800e9c4:	f240 8082 	bls.w	800eacc <_strtod_l+0x2b4>
 800e9c8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e9cc:	2600      	movs	r6, #0
 800e9ce:	e09d      	b.n	800eb0c <_strtod_l+0x2f4>
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	e7c4      	b.n	800e95e <_strtod_l+0x146>
 800e9d4:	2f08      	cmp	r7, #8
 800e9d6:	bfd8      	it	le
 800e9d8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e9da:	f100 0001 	add.w	r0, r0, #1
 800e9de:	bfda      	itte	le
 800e9e0:	fb02 3301 	mlale	r3, r2, r1, r3
 800e9e4:	9309      	strle	r3, [sp, #36]	; 0x24
 800e9e6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e9ea:	3701      	adds	r7, #1
 800e9ec:	901d      	str	r0, [sp, #116]	; 0x74
 800e9ee:	e7bf      	b.n	800e970 <_strtod_l+0x158>
 800e9f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e9f2:	195a      	adds	r2, r3, r5
 800e9f4:	921d      	str	r2, [sp, #116]	; 0x74
 800e9f6:	5d5b      	ldrb	r3, [r3, r5]
 800e9f8:	2f00      	cmp	r7, #0
 800e9fa:	d037      	beq.n	800ea6c <_strtod_l+0x254>
 800e9fc:	9007      	str	r0, [sp, #28]
 800e9fe:	463d      	mov	r5, r7
 800ea00:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ea04:	2a09      	cmp	r2, #9
 800ea06:	d912      	bls.n	800ea2e <_strtod_l+0x216>
 800ea08:	2201      	movs	r2, #1
 800ea0a:	e7c2      	b.n	800e992 <_strtod_l+0x17a>
 800ea0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ea0e:	1c5a      	adds	r2, r3, #1
 800ea10:	921d      	str	r2, [sp, #116]	; 0x74
 800ea12:	785b      	ldrb	r3, [r3, #1]
 800ea14:	3001      	adds	r0, #1
 800ea16:	2b30      	cmp	r3, #48	; 0x30
 800ea18:	d0f8      	beq.n	800ea0c <_strtod_l+0x1f4>
 800ea1a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ea1e:	2a08      	cmp	r2, #8
 800ea20:	f200 84db 	bhi.w	800f3da <_strtod_l+0xbc2>
 800ea24:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ea26:	9007      	str	r0, [sp, #28]
 800ea28:	2000      	movs	r0, #0
 800ea2a:	920a      	str	r2, [sp, #40]	; 0x28
 800ea2c:	4605      	mov	r5, r0
 800ea2e:	3b30      	subs	r3, #48	; 0x30
 800ea30:	f100 0201 	add.w	r2, r0, #1
 800ea34:	d014      	beq.n	800ea60 <_strtod_l+0x248>
 800ea36:	9907      	ldr	r1, [sp, #28]
 800ea38:	4411      	add	r1, r2
 800ea3a:	9107      	str	r1, [sp, #28]
 800ea3c:	462a      	mov	r2, r5
 800ea3e:	eb00 0e05 	add.w	lr, r0, r5
 800ea42:	210a      	movs	r1, #10
 800ea44:	4572      	cmp	r2, lr
 800ea46:	d113      	bne.n	800ea70 <_strtod_l+0x258>
 800ea48:	182a      	adds	r2, r5, r0
 800ea4a:	2a08      	cmp	r2, #8
 800ea4c:	f105 0501 	add.w	r5, r5, #1
 800ea50:	4405      	add	r5, r0
 800ea52:	dc1c      	bgt.n	800ea8e <_strtod_l+0x276>
 800ea54:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea56:	220a      	movs	r2, #10
 800ea58:	fb02 3301 	mla	r3, r2, r1, r3
 800ea5c:	9309      	str	r3, [sp, #36]	; 0x24
 800ea5e:	2200      	movs	r2, #0
 800ea60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ea62:	1c59      	adds	r1, r3, #1
 800ea64:	911d      	str	r1, [sp, #116]	; 0x74
 800ea66:	785b      	ldrb	r3, [r3, #1]
 800ea68:	4610      	mov	r0, r2
 800ea6a:	e7c9      	b.n	800ea00 <_strtod_l+0x1e8>
 800ea6c:	4638      	mov	r0, r7
 800ea6e:	e7d2      	b.n	800ea16 <_strtod_l+0x1fe>
 800ea70:	2a08      	cmp	r2, #8
 800ea72:	dc04      	bgt.n	800ea7e <_strtod_l+0x266>
 800ea74:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ea76:	434e      	muls	r6, r1
 800ea78:	9609      	str	r6, [sp, #36]	; 0x24
 800ea7a:	3201      	adds	r2, #1
 800ea7c:	e7e2      	b.n	800ea44 <_strtod_l+0x22c>
 800ea7e:	f102 0c01 	add.w	ip, r2, #1
 800ea82:	f1bc 0f10 	cmp.w	ip, #16
 800ea86:	bfd8      	it	le
 800ea88:	fb01 f909 	mulle.w	r9, r1, r9
 800ea8c:	e7f5      	b.n	800ea7a <_strtod_l+0x262>
 800ea8e:	2d10      	cmp	r5, #16
 800ea90:	bfdc      	itt	le
 800ea92:	220a      	movle	r2, #10
 800ea94:	fb02 3909 	mlale	r9, r2, r9, r3
 800ea98:	e7e1      	b.n	800ea5e <_strtod_l+0x246>
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	9307      	str	r3, [sp, #28]
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	e77c      	b.n	800e99c <_strtod_l+0x184>
 800eaa2:	f04f 0c00 	mov.w	ip, #0
 800eaa6:	f108 0302 	add.w	r3, r8, #2
 800eaaa:	931d      	str	r3, [sp, #116]	; 0x74
 800eaac:	f898 3002 	ldrb.w	r3, [r8, #2]
 800eab0:	e785      	b.n	800e9be <_strtod_l+0x1a6>
 800eab2:	f04f 0c01 	mov.w	ip, #1
 800eab6:	e7f6      	b.n	800eaa6 <_strtod_l+0x28e>
 800eab8:	080130f0 	.word	0x080130f0
 800eabc:	08012e9c 	.word	0x08012e9c
 800eac0:	7ff00000 	.word	0x7ff00000
 800eac4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eac6:	1c59      	adds	r1, r3, #1
 800eac8:	911d      	str	r1, [sp, #116]	; 0x74
 800eaca:	785b      	ldrb	r3, [r3, #1]
 800eacc:	2b30      	cmp	r3, #48	; 0x30
 800eace:	d0f9      	beq.n	800eac4 <_strtod_l+0x2ac>
 800ead0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800ead4:	2908      	cmp	r1, #8
 800ead6:	f63f af79 	bhi.w	800e9cc <_strtod_l+0x1b4>
 800eada:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800eade:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eae0:	9308      	str	r3, [sp, #32]
 800eae2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eae4:	1c59      	adds	r1, r3, #1
 800eae6:	911d      	str	r1, [sp, #116]	; 0x74
 800eae8:	785b      	ldrb	r3, [r3, #1]
 800eaea:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800eaee:	2e09      	cmp	r6, #9
 800eaf0:	d937      	bls.n	800eb62 <_strtod_l+0x34a>
 800eaf2:	9e08      	ldr	r6, [sp, #32]
 800eaf4:	1b89      	subs	r1, r1, r6
 800eaf6:	2908      	cmp	r1, #8
 800eaf8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800eafc:	dc02      	bgt.n	800eb04 <_strtod_l+0x2ec>
 800eafe:	4576      	cmp	r6, lr
 800eb00:	bfa8      	it	ge
 800eb02:	4676      	movge	r6, lr
 800eb04:	f1bc 0f00 	cmp.w	ip, #0
 800eb08:	d000      	beq.n	800eb0c <_strtod_l+0x2f4>
 800eb0a:	4276      	negs	r6, r6
 800eb0c:	2d00      	cmp	r5, #0
 800eb0e:	d14f      	bne.n	800ebb0 <_strtod_l+0x398>
 800eb10:	9904      	ldr	r1, [sp, #16]
 800eb12:	4301      	orrs	r1, r0
 800eb14:	f47f aec2 	bne.w	800e89c <_strtod_l+0x84>
 800eb18:	2a00      	cmp	r2, #0
 800eb1a:	f47f aedb 	bne.w	800e8d4 <_strtod_l+0xbc>
 800eb1e:	2b69      	cmp	r3, #105	; 0x69
 800eb20:	d027      	beq.n	800eb72 <_strtod_l+0x35a>
 800eb22:	dc24      	bgt.n	800eb6e <_strtod_l+0x356>
 800eb24:	2b49      	cmp	r3, #73	; 0x49
 800eb26:	d024      	beq.n	800eb72 <_strtod_l+0x35a>
 800eb28:	2b4e      	cmp	r3, #78	; 0x4e
 800eb2a:	f47f aed3 	bne.w	800e8d4 <_strtod_l+0xbc>
 800eb2e:	499e      	ldr	r1, [pc, #632]	; (800eda8 <_strtod_l+0x590>)
 800eb30:	a81d      	add	r0, sp, #116	; 0x74
 800eb32:	f001 fe61 	bl	80107f8 <__match>
 800eb36:	2800      	cmp	r0, #0
 800eb38:	f43f aecc 	beq.w	800e8d4 <_strtod_l+0xbc>
 800eb3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb3e:	781b      	ldrb	r3, [r3, #0]
 800eb40:	2b28      	cmp	r3, #40	; 0x28
 800eb42:	d12d      	bne.n	800eba0 <_strtod_l+0x388>
 800eb44:	4999      	ldr	r1, [pc, #612]	; (800edac <_strtod_l+0x594>)
 800eb46:	aa20      	add	r2, sp, #128	; 0x80
 800eb48:	a81d      	add	r0, sp, #116	; 0x74
 800eb4a:	f001 fe69 	bl	8010820 <__hexnan>
 800eb4e:	2805      	cmp	r0, #5
 800eb50:	d126      	bne.n	800eba0 <_strtod_l+0x388>
 800eb52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eb54:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800eb58:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800eb5c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800eb60:	e69c      	b.n	800e89c <_strtod_l+0x84>
 800eb62:	210a      	movs	r1, #10
 800eb64:	fb01 3e0e 	mla	lr, r1, lr, r3
 800eb68:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800eb6c:	e7b9      	b.n	800eae2 <_strtod_l+0x2ca>
 800eb6e:	2b6e      	cmp	r3, #110	; 0x6e
 800eb70:	e7db      	b.n	800eb2a <_strtod_l+0x312>
 800eb72:	498f      	ldr	r1, [pc, #572]	; (800edb0 <_strtod_l+0x598>)
 800eb74:	a81d      	add	r0, sp, #116	; 0x74
 800eb76:	f001 fe3f 	bl	80107f8 <__match>
 800eb7a:	2800      	cmp	r0, #0
 800eb7c:	f43f aeaa 	beq.w	800e8d4 <_strtod_l+0xbc>
 800eb80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb82:	498c      	ldr	r1, [pc, #560]	; (800edb4 <_strtod_l+0x59c>)
 800eb84:	3b01      	subs	r3, #1
 800eb86:	a81d      	add	r0, sp, #116	; 0x74
 800eb88:	931d      	str	r3, [sp, #116]	; 0x74
 800eb8a:	f001 fe35 	bl	80107f8 <__match>
 800eb8e:	b910      	cbnz	r0, 800eb96 <_strtod_l+0x37e>
 800eb90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb92:	3301      	adds	r3, #1
 800eb94:	931d      	str	r3, [sp, #116]	; 0x74
 800eb96:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800edc4 <_strtod_l+0x5ac>
 800eb9a:	f04f 0a00 	mov.w	sl, #0
 800eb9e:	e67d      	b.n	800e89c <_strtod_l+0x84>
 800eba0:	4885      	ldr	r0, [pc, #532]	; (800edb8 <_strtod_l+0x5a0>)
 800eba2:	f7fe fcd5 	bl	800d550 <nan>
 800eba6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ebaa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ebae:	e675      	b.n	800e89c <_strtod_l+0x84>
 800ebb0:	9b07      	ldr	r3, [sp, #28]
 800ebb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebb4:	1af3      	subs	r3, r6, r3
 800ebb6:	2f00      	cmp	r7, #0
 800ebb8:	bf08      	it	eq
 800ebba:	462f      	moveq	r7, r5
 800ebbc:	2d10      	cmp	r5, #16
 800ebbe:	9308      	str	r3, [sp, #32]
 800ebc0:	46a8      	mov	r8, r5
 800ebc2:	bfa8      	it	ge
 800ebc4:	f04f 0810 	movge.w	r8, #16
 800ebc8:	f7f1 fcbc 	bl	8000544 <__aeabi_ui2d>
 800ebcc:	2d09      	cmp	r5, #9
 800ebce:	4682      	mov	sl, r0
 800ebd0:	468b      	mov	fp, r1
 800ebd2:	dd13      	ble.n	800ebfc <_strtod_l+0x3e4>
 800ebd4:	4b79      	ldr	r3, [pc, #484]	; (800edbc <_strtod_l+0x5a4>)
 800ebd6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ebda:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ebde:	f7f1 fd2b 	bl	8000638 <__aeabi_dmul>
 800ebe2:	4682      	mov	sl, r0
 800ebe4:	4648      	mov	r0, r9
 800ebe6:	468b      	mov	fp, r1
 800ebe8:	f7f1 fcac 	bl	8000544 <__aeabi_ui2d>
 800ebec:	4602      	mov	r2, r0
 800ebee:	460b      	mov	r3, r1
 800ebf0:	4650      	mov	r0, sl
 800ebf2:	4659      	mov	r1, fp
 800ebf4:	f7f1 fb6a 	bl	80002cc <__adddf3>
 800ebf8:	4682      	mov	sl, r0
 800ebfa:	468b      	mov	fp, r1
 800ebfc:	2d0f      	cmp	r5, #15
 800ebfe:	dc38      	bgt.n	800ec72 <_strtod_l+0x45a>
 800ec00:	9b08      	ldr	r3, [sp, #32]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f43f ae4a 	beq.w	800e89c <_strtod_l+0x84>
 800ec08:	dd24      	ble.n	800ec54 <_strtod_l+0x43c>
 800ec0a:	2b16      	cmp	r3, #22
 800ec0c:	dc0b      	bgt.n	800ec26 <_strtod_l+0x40e>
 800ec0e:	4d6b      	ldr	r5, [pc, #428]	; (800edbc <_strtod_l+0x5a4>)
 800ec10:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800ec14:	e9d5 0100 	ldrd	r0, r1, [r5]
 800ec18:	4652      	mov	r2, sl
 800ec1a:	465b      	mov	r3, fp
 800ec1c:	f7f1 fd0c 	bl	8000638 <__aeabi_dmul>
 800ec20:	4682      	mov	sl, r0
 800ec22:	468b      	mov	fp, r1
 800ec24:	e63a      	b.n	800e89c <_strtod_l+0x84>
 800ec26:	9a08      	ldr	r2, [sp, #32]
 800ec28:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	db20      	blt.n	800ec72 <_strtod_l+0x45a>
 800ec30:	4c62      	ldr	r4, [pc, #392]	; (800edbc <_strtod_l+0x5a4>)
 800ec32:	f1c5 050f 	rsb	r5, r5, #15
 800ec36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ec3a:	4652      	mov	r2, sl
 800ec3c:	465b      	mov	r3, fp
 800ec3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec42:	f7f1 fcf9 	bl	8000638 <__aeabi_dmul>
 800ec46:	9b08      	ldr	r3, [sp, #32]
 800ec48:	1b5d      	subs	r5, r3, r5
 800ec4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ec4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ec52:	e7e3      	b.n	800ec1c <_strtod_l+0x404>
 800ec54:	9b08      	ldr	r3, [sp, #32]
 800ec56:	3316      	adds	r3, #22
 800ec58:	db0b      	blt.n	800ec72 <_strtod_l+0x45a>
 800ec5a:	9b07      	ldr	r3, [sp, #28]
 800ec5c:	4a57      	ldr	r2, [pc, #348]	; (800edbc <_strtod_l+0x5a4>)
 800ec5e:	1b9e      	subs	r6, r3, r6
 800ec60:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ec64:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ec68:	4650      	mov	r0, sl
 800ec6a:	4659      	mov	r1, fp
 800ec6c:	f7f1 fe0e 	bl	800088c <__aeabi_ddiv>
 800ec70:	e7d6      	b.n	800ec20 <_strtod_l+0x408>
 800ec72:	9b08      	ldr	r3, [sp, #32]
 800ec74:	eba5 0808 	sub.w	r8, r5, r8
 800ec78:	4498      	add	r8, r3
 800ec7a:	f1b8 0f00 	cmp.w	r8, #0
 800ec7e:	dd71      	ble.n	800ed64 <_strtod_l+0x54c>
 800ec80:	f018 030f 	ands.w	r3, r8, #15
 800ec84:	d00a      	beq.n	800ec9c <_strtod_l+0x484>
 800ec86:	494d      	ldr	r1, [pc, #308]	; (800edbc <_strtod_l+0x5a4>)
 800ec88:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ec8c:	4652      	mov	r2, sl
 800ec8e:	465b      	mov	r3, fp
 800ec90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec94:	f7f1 fcd0 	bl	8000638 <__aeabi_dmul>
 800ec98:	4682      	mov	sl, r0
 800ec9a:	468b      	mov	fp, r1
 800ec9c:	f038 080f 	bics.w	r8, r8, #15
 800eca0:	d04d      	beq.n	800ed3e <_strtod_l+0x526>
 800eca2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800eca6:	dd22      	ble.n	800ecee <_strtod_l+0x4d6>
 800eca8:	2500      	movs	r5, #0
 800ecaa:	462e      	mov	r6, r5
 800ecac:	9509      	str	r5, [sp, #36]	; 0x24
 800ecae:	9507      	str	r5, [sp, #28]
 800ecb0:	2322      	movs	r3, #34	; 0x22
 800ecb2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800edc4 <_strtod_l+0x5ac>
 800ecb6:	6023      	str	r3, [r4, #0]
 800ecb8:	f04f 0a00 	mov.w	sl, #0
 800ecbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	f43f adec 	beq.w	800e89c <_strtod_l+0x84>
 800ecc4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ecc6:	4620      	mov	r0, r4
 800ecc8:	f001 feba 	bl	8010a40 <_Bfree>
 800eccc:	9907      	ldr	r1, [sp, #28]
 800ecce:	4620      	mov	r0, r4
 800ecd0:	f001 feb6 	bl	8010a40 <_Bfree>
 800ecd4:	4631      	mov	r1, r6
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	f001 feb2 	bl	8010a40 <_Bfree>
 800ecdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecde:	4620      	mov	r0, r4
 800ece0:	f001 feae 	bl	8010a40 <_Bfree>
 800ece4:	4629      	mov	r1, r5
 800ece6:	4620      	mov	r0, r4
 800ece8:	f001 feaa 	bl	8010a40 <_Bfree>
 800ecec:	e5d6      	b.n	800e89c <_strtod_l+0x84>
 800ecee:	2300      	movs	r3, #0
 800ecf0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ecf4:	4650      	mov	r0, sl
 800ecf6:	4659      	mov	r1, fp
 800ecf8:	4699      	mov	r9, r3
 800ecfa:	f1b8 0f01 	cmp.w	r8, #1
 800ecfe:	dc21      	bgt.n	800ed44 <_strtod_l+0x52c>
 800ed00:	b10b      	cbz	r3, 800ed06 <_strtod_l+0x4ee>
 800ed02:	4682      	mov	sl, r0
 800ed04:	468b      	mov	fp, r1
 800ed06:	4b2e      	ldr	r3, [pc, #184]	; (800edc0 <_strtod_l+0x5a8>)
 800ed08:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ed0c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ed10:	4652      	mov	r2, sl
 800ed12:	465b      	mov	r3, fp
 800ed14:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ed18:	f7f1 fc8e 	bl	8000638 <__aeabi_dmul>
 800ed1c:	4b29      	ldr	r3, [pc, #164]	; (800edc4 <_strtod_l+0x5ac>)
 800ed1e:	460a      	mov	r2, r1
 800ed20:	400b      	ands	r3, r1
 800ed22:	4929      	ldr	r1, [pc, #164]	; (800edc8 <_strtod_l+0x5b0>)
 800ed24:	428b      	cmp	r3, r1
 800ed26:	4682      	mov	sl, r0
 800ed28:	d8be      	bhi.n	800eca8 <_strtod_l+0x490>
 800ed2a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ed2e:	428b      	cmp	r3, r1
 800ed30:	bf86      	itte	hi
 800ed32:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800edcc <_strtod_l+0x5b4>
 800ed36:	f04f 3aff 	movhi.w	sl, #4294967295
 800ed3a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ed3e:	2300      	movs	r3, #0
 800ed40:	9304      	str	r3, [sp, #16]
 800ed42:	e081      	b.n	800ee48 <_strtod_l+0x630>
 800ed44:	f018 0f01 	tst.w	r8, #1
 800ed48:	d007      	beq.n	800ed5a <_strtod_l+0x542>
 800ed4a:	4b1d      	ldr	r3, [pc, #116]	; (800edc0 <_strtod_l+0x5a8>)
 800ed4c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800ed50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed54:	f7f1 fc70 	bl	8000638 <__aeabi_dmul>
 800ed58:	2301      	movs	r3, #1
 800ed5a:	f109 0901 	add.w	r9, r9, #1
 800ed5e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ed62:	e7ca      	b.n	800ecfa <_strtod_l+0x4e2>
 800ed64:	d0eb      	beq.n	800ed3e <_strtod_l+0x526>
 800ed66:	f1c8 0800 	rsb	r8, r8, #0
 800ed6a:	f018 020f 	ands.w	r2, r8, #15
 800ed6e:	d00a      	beq.n	800ed86 <_strtod_l+0x56e>
 800ed70:	4b12      	ldr	r3, [pc, #72]	; (800edbc <_strtod_l+0x5a4>)
 800ed72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed76:	4650      	mov	r0, sl
 800ed78:	4659      	mov	r1, fp
 800ed7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7e:	f7f1 fd85 	bl	800088c <__aeabi_ddiv>
 800ed82:	4682      	mov	sl, r0
 800ed84:	468b      	mov	fp, r1
 800ed86:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ed8a:	d0d8      	beq.n	800ed3e <_strtod_l+0x526>
 800ed8c:	f1b8 0f1f 	cmp.w	r8, #31
 800ed90:	dd1e      	ble.n	800edd0 <_strtod_l+0x5b8>
 800ed92:	2500      	movs	r5, #0
 800ed94:	462e      	mov	r6, r5
 800ed96:	9509      	str	r5, [sp, #36]	; 0x24
 800ed98:	9507      	str	r5, [sp, #28]
 800ed9a:	2322      	movs	r3, #34	; 0x22
 800ed9c:	f04f 0a00 	mov.w	sl, #0
 800eda0:	f04f 0b00 	mov.w	fp, #0
 800eda4:	6023      	str	r3, [r4, #0]
 800eda6:	e789      	b.n	800ecbc <_strtod_l+0x4a4>
 800eda8:	08012e71 	.word	0x08012e71
 800edac:	08012eb0 	.word	0x08012eb0
 800edb0:	08012e69 	.word	0x08012e69
 800edb4:	08012ff4 	.word	0x08012ff4
 800edb8:	080132cb 	.word	0x080132cb
 800edbc:	08013190 	.word	0x08013190
 800edc0:	08013168 	.word	0x08013168
 800edc4:	7ff00000 	.word	0x7ff00000
 800edc8:	7ca00000 	.word	0x7ca00000
 800edcc:	7fefffff 	.word	0x7fefffff
 800edd0:	f018 0310 	ands.w	r3, r8, #16
 800edd4:	bf18      	it	ne
 800edd6:	236a      	movne	r3, #106	; 0x6a
 800edd8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800f190 <_strtod_l+0x978>
 800eddc:	9304      	str	r3, [sp, #16]
 800edde:	4650      	mov	r0, sl
 800ede0:	4659      	mov	r1, fp
 800ede2:	2300      	movs	r3, #0
 800ede4:	f018 0f01 	tst.w	r8, #1
 800ede8:	d004      	beq.n	800edf4 <_strtod_l+0x5dc>
 800edea:	e9d9 2300 	ldrd	r2, r3, [r9]
 800edee:	f7f1 fc23 	bl	8000638 <__aeabi_dmul>
 800edf2:	2301      	movs	r3, #1
 800edf4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800edf8:	f109 0908 	add.w	r9, r9, #8
 800edfc:	d1f2      	bne.n	800ede4 <_strtod_l+0x5cc>
 800edfe:	b10b      	cbz	r3, 800ee04 <_strtod_l+0x5ec>
 800ee00:	4682      	mov	sl, r0
 800ee02:	468b      	mov	fp, r1
 800ee04:	9b04      	ldr	r3, [sp, #16]
 800ee06:	b1bb      	cbz	r3, 800ee38 <_strtod_l+0x620>
 800ee08:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ee0c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	4659      	mov	r1, fp
 800ee14:	dd10      	ble.n	800ee38 <_strtod_l+0x620>
 800ee16:	2b1f      	cmp	r3, #31
 800ee18:	f340 8128 	ble.w	800f06c <_strtod_l+0x854>
 800ee1c:	2b34      	cmp	r3, #52	; 0x34
 800ee1e:	bfde      	ittt	le
 800ee20:	3b20      	suble	r3, #32
 800ee22:	f04f 32ff 	movle.w	r2, #4294967295
 800ee26:	fa02 f303 	lslle.w	r3, r2, r3
 800ee2a:	f04f 0a00 	mov.w	sl, #0
 800ee2e:	bfcc      	ite	gt
 800ee30:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ee34:	ea03 0b01 	andle.w	fp, r3, r1
 800ee38:	2200      	movs	r2, #0
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	4650      	mov	r0, sl
 800ee3e:	4659      	mov	r1, fp
 800ee40:	f7f1 fe62 	bl	8000b08 <__aeabi_dcmpeq>
 800ee44:	2800      	cmp	r0, #0
 800ee46:	d1a4      	bne.n	800ed92 <_strtod_l+0x57a>
 800ee48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee4a:	9300      	str	r3, [sp, #0]
 800ee4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ee4e:	462b      	mov	r3, r5
 800ee50:	463a      	mov	r2, r7
 800ee52:	4620      	mov	r0, r4
 800ee54:	f001 fe60 	bl	8010b18 <__s2b>
 800ee58:	9009      	str	r0, [sp, #36]	; 0x24
 800ee5a:	2800      	cmp	r0, #0
 800ee5c:	f43f af24 	beq.w	800eca8 <_strtod_l+0x490>
 800ee60:	9b07      	ldr	r3, [sp, #28]
 800ee62:	1b9e      	subs	r6, r3, r6
 800ee64:	9b08      	ldr	r3, [sp, #32]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	bfb4      	ite	lt
 800ee6a:	4633      	movlt	r3, r6
 800ee6c:	2300      	movge	r3, #0
 800ee6e:	9310      	str	r3, [sp, #64]	; 0x40
 800ee70:	9b08      	ldr	r3, [sp, #32]
 800ee72:	2500      	movs	r5, #0
 800ee74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ee78:	9318      	str	r3, [sp, #96]	; 0x60
 800ee7a:	462e      	mov	r6, r5
 800ee7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee7e:	4620      	mov	r0, r4
 800ee80:	6859      	ldr	r1, [r3, #4]
 800ee82:	f001 fd9d 	bl	80109c0 <_Balloc>
 800ee86:	9007      	str	r0, [sp, #28]
 800ee88:	2800      	cmp	r0, #0
 800ee8a:	f43f af11 	beq.w	800ecb0 <_strtod_l+0x498>
 800ee8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee90:	691a      	ldr	r2, [r3, #16]
 800ee92:	3202      	adds	r2, #2
 800ee94:	f103 010c 	add.w	r1, r3, #12
 800ee98:	0092      	lsls	r2, r2, #2
 800ee9a:	300c      	adds	r0, #12
 800ee9c:	f7fe fc5e 	bl	800d75c <memcpy>
 800eea0:	ec4b ab10 	vmov	d0, sl, fp
 800eea4:	aa20      	add	r2, sp, #128	; 0x80
 800eea6:	a91f      	add	r1, sp, #124	; 0x7c
 800eea8:	4620      	mov	r0, r4
 800eeaa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800eeae:	f002 f96f 	bl	8011190 <__d2b>
 800eeb2:	901e      	str	r0, [sp, #120]	; 0x78
 800eeb4:	2800      	cmp	r0, #0
 800eeb6:	f43f aefb 	beq.w	800ecb0 <_strtod_l+0x498>
 800eeba:	2101      	movs	r1, #1
 800eebc:	4620      	mov	r0, r4
 800eebe:	f001 fec5 	bl	8010c4c <__i2b>
 800eec2:	4606      	mov	r6, r0
 800eec4:	2800      	cmp	r0, #0
 800eec6:	f43f aef3 	beq.w	800ecb0 <_strtod_l+0x498>
 800eeca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eecc:	9904      	ldr	r1, [sp, #16]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	bfab      	itete	ge
 800eed2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800eed4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800eed6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800eed8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800eedc:	bfac      	ite	ge
 800eede:	eb03 0902 	addge.w	r9, r3, r2
 800eee2:	1ad7      	sublt	r7, r2, r3
 800eee4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eee6:	eba3 0801 	sub.w	r8, r3, r1
 800eeea:	4490      	add	r8, r2
 800eeec:	4ba3      	ldr	r3, [pc, #652]	; (800f17c <_strtod_l+0x964>)
 800eeee:	f108 38ff 	add.w	r8, r8, #4294967295
 800eef2:	4598      	cmp	r8, r3
 800eef4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800eef8:	f280 80cc 	bge.w	800f094 <_strtod_l+0x87c>
 800eefc:	eba3 0308 	sub.w	r3, r3, r8
 800ef00:	2b1f      	cmp	r3, #31
 800ef02:	eba2 0203 	sub.w	r2, r2, r3
 800ef06:	f04f 0101 	mov.w	r1, #1
 800ef0a:	f300 80b6 	bgt.w	800f07a <_strtod_l+0x862>
 800ef0e:	fa01 f303 	lsl.w	r3, r1, r3
 800ef12:	9311      	str	r3, [sp, #68]	; 0x44
 800ef14:	2300      	movs	r3, #0
 800ef16:	930c      	str	r3, [sp, #48]	; 0x30
 800ef18:	eb09 0802 	add.w	r8, r9, r2
 800ef1c:	9b04      	ldr	r3, [sp, #16]
 800ef1e:	45c1      	cmp	r9, r8
 800ef20:	4417      	add	r7, r2
 800ef22:	441f      	add	r7, r3
 800ef24:	464b      	mov	r3, r9
 800ef26:	bfa8      	it	ge
 800ef28:	4643      	movge	r3, r8
 800ef2a:	42bb      	cmp	r3, r7
 800ef2c:	bfa8      	it	ge
 800ef2e:	463b      	movge	r3, r7
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	bfc2      	ittt	gt
 800ef34:	eba8 0803 	subgt.w	r8, r8, r3
 800ef38:	1aff      	subgt	r7, r7, r3
 800ef3a:	eba9 0903 	subgt.w	r9, r9, r3
 800ef3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	dd17      	ble.n	800ef74 <_strtod_l+0x75c>
 800ef44:	4631      	mov	r1, r6
 800ef46:	461a      	mov	r2, r3
 800ef48:	4620      	mov	r0, r4
 800ef4a:	f001 ff3b 	bl	8010dc4 <__pow5mult>
 800ef4e:	4606      	mov	r6, r0
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f43f aead 	beq.w	800ecb0 <_strtod_l+0x498>
 800ef56:	4601      	mov	r1, r0
 800ef58:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ef5a:	4620      	mov	r0, r4
 800ef5c:	f001 fe8c 	bl	8010c78 <__multiply>
 800ef60:	900f      	str	r0, [sp, #60]	; 0x3c
 800ef62:	2800      	cmp	r0, #0
 800ef64:	f43f aea4 	beq.w	800ecb0 <_strtod_l+0x498>
 800ef68:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ef6a:	4620      	mov	r0, r4
 800ef6c:	f001 fd68 	bl	8010a40 <_Bfree>
 800ef70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef72:	931e      	str	r3, [sp, #120]	; 0x78
 800ef74:	f1b8 0f00 	cmp.w	r8, #0
 800ef78:	f300 8091 	bgt.w	800f09e <_strtod_l+0x886>
 800ef7c:	9b08      	ldr	r3, [sp, #32]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	dd08      	ble.n	800ef94 <_strtod_l+0x77c>
 800ef82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ef84:	9907      	ldr	r1, [sp, #28]
 800ef86:	4620      	mov	r0, r4
 800ef88:	f001 ff1c 	bl	8010dc4 <__pow5mult>
 800ef8c:	9007      	str	r0, [sp, #28]
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	f43f ae8e 	beq.w	800ecb0 <_strtod_l+0x498>
 800ef94:	2f00      	cmp	r7, #0
 800ef96:	dd08      	ble.n	800efaa <_strtod_l+0x792>
 800ef98:	9907      	ldr	r1, [sp, #28]
 800ef9a:	463a      	mov	r2, r7
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	f001 ff6b 	bl	8010e78 <__lshift>
 800efa2:	9007      	str	r0, [sp, #28]
 800efa4:	2800      	cmp	r0, #0
 800efa6:	f43f ae83 	beq.w	800ecb0 <_strtod_l+0x498>
 800efaa:	f1b9 0f00 	cmp.w	r9, #0
 800efae:	dd08      	ble.n	800efc2 <_strtod_l+0x7aa>
 800efb0:	4631      	mov	r1, r6
 800efb2:	464a      	mov	r2, r9
 800efb4:	4620      	mov	r0, r4
 800efb6:	f001 ff5f 	bl	8010e78 <__lshift>
 800efba:	4606      	mov	r6, r0
 800efbc:	2800      	cmp	r0, #0
 800efbe:	f43f ae77 	beq.w	800ecb0 <_strtod_l+0x498>
 800efc2:	9a07      	ldr	r2, [sp, #28]
 800efc4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800efc6:	4620      	mov	r0, r4
 800efc8:	f001 ffde 	bl	8010f88 <__mdiff>
 800efcc:	4605      	mov	r5, r0
 800efce:	2800      	cmp	r0, #0
 800efd0:	f43f ae6e 	beq.w	800ecb0 <_strtod_l+0x498>
 800efd4:	68c3      	ldr	r3, [r0, #12]
 800efd6:	930f      	str	r3, [sp, #60]	; 0x3c
 800efd8:	2300      	movs	r3, #0
 800efda:	60c3      	str	r3, [r0, #12]
 800efdc:	4631      	mov	r1, r6
 800efde:	f001 ffb7 	bl	8010f50 <__mcmp>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	da65      	bge.n	800f0b2 <_strtod_l+0x89a>
 800efe6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800efe8:	ea53 030a 	orrs.w	r3, r3, sl
 800efec:	f040 8087 	bne.w	800f0fe <_strtod_l+0x8e6>
 800eff0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	f040 8082 	bne.w	800f0fe <_strtod_l+0x8e6>
 800effa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800effe:	0d1b      	lsrs	r3, r3, #20
 800f000:	051b      	lsls	r3, r3, #20
 800f002:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f006:	d97a      	bls.n	800f0fe <_strtod_l+0x8e6>
 800f008:	696b      	ldr	r3, [r5, #20]
 800f00a:	b913      	cbnz	r3, 800f012 <_strtod_l+0x7fa>
 800f00c:	692b      	ldr	r3, [r5, #16]
 800f00e:	2b01      	cmp	r3, #1
 800f010:	dd75      	ble.n	800f0fe <_strtod_l+0x8e6>
 800f012:	4629      	mov	r1, r5
 800f014:	2201      	movs	r2, #1
 800f016:	4620      	mov	r0, r4
 800f018:	f001 ff2e 	bl	8010e78 <__lshift>
 800f01c:	4631      	mov	r1, r6
 800f01e:	4605      	mov	r5, r0
 800f020:	f001 ff96 	bl	8010f50 <__mcmp>
 800f024:	2800      	cmp	r0, #0
 800f026:	dd6a      	ble.n	800f0fe <_strtod_l+0x8e6>
 800f028:	9904      	ldr	r1, [sp, #16]
 800f02a:	4a55      	ldr	r2, [pc, #340]	; (800f180 <_strtod_l+0x968>)
 800f02c:	465b      	mov	r3, fp
 800f02e:	2900      	cmp	r1, #0
 800f030:	f000 8085 	beq.w	800f13e <_strtod_l+0x926>
 800f034:	ea02 010b 	and.w	r1, r2, fp
 800f038:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f03c:	dc7f      	bgt.n	800f13e <_strtod_l+0x926>
 800f03e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f042:	f77f aeaa 	ble.w	800ed9a <_strtod_l+0x582>
 800f046:	4a4f      	ldr	r2, [pc, #316]	; (800f184 <_strtod_l+0x96c>)
 800f048:	2300      	movs	r3, #0
 800f04a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800f04e:	4650      	mov	r0, sl
 800f050:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f054:	4659      	mov	r1, fp
 800f056:	f7f1 faef 	bl	8000638 <__aeabi_dmul>
 800f05a:	460b      	mov	r3, r1
 800f05c:	4303      	orrs	r3, r0
 800f05e:	bf08      	it	eq
 800f060:	2322      	moveq	r3, #34	; 0x22
 800f062:	4682      	mov	sl, r0
 800f064:	468b      	mov	fp, r1
 800f066:	bf08      	it	eq
 800f068:	6023      	streq	r3, [r4, #0]
 800f06a:	e62b      	b.n	800ecc4 <_strtod_l+0x4ac>
 800f06c:	f04f 32ff 	mov.w	r2, #4294967295
 800f070:	fa02 f303 	lsl.w	r3, r2, r3
 800f074:	ea03 0a0a 	and.w	sl, r3, sl
 800f078:	e6de      	b.n	800ee38 <_strtod_l+0x620>
 800f07a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f07e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f082:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f086:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f08a:	fa01 f308 	lsl.w	r3, r1, r8
 800f08e:	930c      	str	r3, [sp, #48]	; 0x30
 800f090:	9111      	str	r1, [sp, #68]	; 0x44
 800f092:	e741      	b.n	800ef18 <_strtod_l+0x700>
 800f094:	2300      	movs	r3, #0
 800f096:	930c      	str	r3, [sp, #48]	; 0x30
 800f098:	2301      	movs	r3, #1
 800f09a:	9311      	str	r3, [sp, #68]	; 0x44
 800f09c:	e73c      	b.n	800ef18 <_strtod_l+0x700>
 800f09e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f0a0:	4642      	mov	r2, r8
 800f0a2:	4620      	mov	r0, r4
 800f0a4:	f001 fee8 	bl	8010e78 <__lshift>
 800f0a8:	901e      	str	r0, [sp, #120]	; 0x78
 800f0aa:	2800      	cmp	r0, #0
 800f0ac:	f47f af66 	bne.w	800ef7c <_strtod_l+0x764>
 800f0b0:	e5fe      	b.n	800ecb0 <_strtod_l+0x498>
 800f0b2:	465f      	mov	r7, fp
 800f0b4:	d16e      	bne.n	800f194 <_strtod_l+0x97c>
 800f0b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f0b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0bc:	b342      	cbz	r2, 800f110 <_strtod_l+0x8f8>
 800f0be:	4a32      	ldr	r2, [pc, #200]	; (800f188 <_strtod_l+0x970>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d128      	bne.n	800f116 <_strtod_l+0x8fe>
 800f0c4:	9b04      	ldr	r3, [sp, #16]
 800f0c6:	4650      	mov	r0, sl
 800f0c8:	b1eb      	cbz	r3, 800f106 <_strtod_l+0x8ee>
 800f0ca:	4a2d      	ldr	r2, [pc, #180]	; (800f180 <_strtod_l+0x968>)
 800f0cc:	403a      	ands	r2, r7
 800f0ce:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f0d2:	f04f 31ff 	mov.w	r1, #4294967295
 800f0d6:	d819      	bhi.n	800f10c <_strtod_l+0x8f4>
 800f0d8:	0d12      	lsrs	r2, r2, #20
 800f0da:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f0de:	fa01 f303 	lsl.w	r3, r1, r3
 800f0e2:	4298      	cmp	r0, r3
 800f0e4:	d117      	bne.n	800f116 <_strtod_l+0x8fe>
 800f0e6:	4b29      	ldr	r3, [pc, #164]	; (800f18c <_strtod_l+0x974>)
 800f0e8:	429f      	cmp	r7, r3
 800f0ea:	d102      	bne.n	800f0f2 <_strtod_l+0x8da>
 800f0ec:	3001      	adds	r0, #1
 800f0ee:	f43f addf 	beq.w	800ecb0 <_strtod_l+0x498>
 800f0f2:	4b23      	ldr	r3, [pc, #140]	; (800f180 <_strtod_l+0x968>)
 800f0f4:	403b      	ands	r3, r7
 800f0f6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f0fa:	f04f 0a00 	mov.w	sl, #0
 800f0fe:	9b04      	ldr	r3, [sp, #16]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d1a0      	bne.n	800f046 <_strtod_l+0x82e>
 800f104:	e5de      	b.n	800ecc4 <_strtod_l+0x4ac>
 800f106:	f04f 33ff 	mov.w	r3, #4294967295
 800f10a:	e7ea      	b.n	800f0e2 <_strtod_l+0x8ca>
 800f10c:	460b      	mov	r3, r1
 800f10e:	e7e8      	b.n	800f0e2 <_strtod_l+0x8ca>
 800f110:	ea53 030a 	orrs.w	r3, r3, sl
 800f114:	d088      	beq.n	800f028 <_strtod_l+0x810>
 800f116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f118:	b1db      	cbz	r3, 800f152 <_strtod_l+0x93a>
 800f11a:	423b      	tst	r3, r7
 800f11c:	d0ef      	beq.n	800f0fe <_strtod_l+0x8e6>
 800f11e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f120:	9a04      	ldr	r2, [sp, #16]
 800f122:	4650      	mov	r0, sl
 800f124:	4659      	mov	r1, fp
 800f126:	b1c3      	cbz	r3, 800f15a <_strtod_l+0x942>
 800f128:	f7ff fb57 	bl	800e7da <sulp>
 800f12c:	4602      	mov	r2, r0
 800f12e:	460b      	mov	r3, r1
 800f130:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f134:	f7f1 f8ca 	bl	80002cc <__adddf3>
 800f138:	4682      	mov	sl, r0
 800f13a:	468b      	mov	fp, r1
 800f13c:	e7df      	b.n	800f0fe <_strtod_l+0x8e6>
 800f13e:	4013      	ands	r3, r2
 800f140:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f144:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f148:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f14c:	f04f 3aff 	mov.w	sl, #4294967295
 800f150:	e7d5      	b.n	800f0fe <_strtod_l+0x8e6>
 800f152:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f154:	ea13 0f0a 	tst.w	r3, sl
 800f158:	e7e0      	b.n	800f11c <_strtod_l+0x904>
 800f15a:	f7ff fb3e 	bl	800e7da <sulp>
 800f15e:	4602      	mov	r2, r0
 800f160:	460b      	mov	r3, r1
 800f162:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f166:	f7f1 f8af 	bl	80002c8 <__aeabi_dsub>
 800f16a:	2200      	movs	r2, #0
 800f16c:	2300      	movs	r3, #0
 800f16e:	4682      	mov	sl, r0
 800f170:	468b      	mov	fp, r1
 800f172:	f7f1 fcc9 	bl	8000b08 <__aeabi_dcmpeq>
 800f176:	2800      	cmp	r0, #0
 800f178:	d0c1      	beq.n	800f0fe <_strtod_l+0x8e6>
 800f17a:	e60e      	b.n	800ed9a <_strtod_l+0x582>
 800f17c:	fffffc02 	.word	0xfffffc02
 800f180:	7ff00000 	.word	0x7ff00000
 800f184:	39500000 	.word	0x39500000
 800f188:	000fffff 	.word	0x000fffff
 800f18c:	7fefffff 	.word	0x7fefffff
 800f190:	08012ec8 	.word	0x08012ec8
 800f194:	4631      	mov	r1, r6
 800f196:	4628      	mov	r0, r5
 800f198:	f002 f856 	bl	8011248 <__ratio>
 800f19c:	ec59 8b10 	vmov	r8, r9, d0
 800f1a0:	ee10 0a10 	vmov	r0, s0
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f1aa:	4649      	mov	r1, r9
 800f1ac:	f7f1 fcc0 	bl	8000b30 <__aeabi_dcmple>
 800f1b0:	2800      	cmp	r0, #0
 800f1b2:	d07c      	beq.n	800f2ae <_strtod_l+0xa96>
 800f1b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d04c      	beq.n	800f254 <_strtod_l+0xa3c>
 800f1ba:	4b95      	ldr	r3, [pc, #596]	; (800f410 <_strtod_l+0xbf8>)
 800f1bc:	2200      	movs	r2, #0
 800f1be:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f1c2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f410 <_strtod_l+0xbf8>
 800f1c6:	f04f 0800 	mov.w	r8, #0
 800f1ca:	4b92      	ldr	r3, [pc, #584]	; (800f414 <_strtod_l+0xbfc>)
 800f1cc:	403b      	ands	r3, r7
 800f1ce:	9311      	str	r3, [sp, #68]	; 0x44
 800f1d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f1d2:	4b91      	ldr	r3, [pc, #580]	; (800f418 <_strtod_l+0xc00>)
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	f040 80b2 	bne.w	800f33e <_strtod_l+0xb26>
 800f1da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f1de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f1e2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f1e6:	ec4b ab10 	vmov	d0, sl, fp
 800f1ea:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800f1ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f1f2:	f001 ff51 	bl	8011098 <__ulp>
 800f1f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f1fa:	ec53 2b10 	vmov	r2, r3, d0
 800f1fe:	f7f1 fa1b 	bl	8000638 <__aeabi_dmul>
 800f202:	4652      	mov	r2, sl
 800f204:	465b      	mov	r3, fp
 800f206:	f7f1 f861 	bl	80002cc <__adddf3>
 800f20a:	460b      	mov	r3, r1
 800f20c:	4981      	ldr	r1, [pc, #516]	; (800f414 <_strtod_l+0xbfc>)
 800f20e:	4a83      	ldr	r2, [pc, #524]	; (800f41c <_strtod_l+0xc04>)
 800f210:	4019      	ands	r1, r3
 800f212:	4291      	cmp	r1, r2
 800f214:	4682      	mov	sl, r0
 800f216:	d95e      	bls.n	800f2d6 <_strtod_l+0xabe>
 800f218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f21a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f21e:	4293      	cmp	r3, r2
 800f220:	d103      	bne.n	800f22a <_strtod_l+0xa12>
 800f222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f224:	3301      	adds	r3, #1
 800f226:	f43f ad43 	beq.w	800ecb0 <_strtod_l+0x498>
 800f22a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800f428 <_strtod_l+0xc10>
 800f22e:	f04f 3aff 	mov.w	sl, #4294967295
 800f232:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f234:	4620      	mov	r0, r4
 800f236:	f001 fc03 	bl	8010a40 <_Bfree>
 800f23a:	9907      	ldr	r1, [sp, #28]
 800f23c:	4620      	mov	r0, r4
 800f23e:	f001 fbff 	bl	8010a40 <_Bfree>
 800f242:	4631      	mov	r1, r6
 800f244:	4620      	mov	r0, r4
 800f246:	f001 fbfb 	bl	8010a40 <_Bfree>
 800f24a:	4629      	mov	r1, r5
 800f24c:	4620      	mov	r0, r4
 800f24e:	f001 fbf7 	bl	8010a40 <_Bfree>
 800f252:	e613      	b.n	800ee7c <_strtod_l+0x664>
 800f254:	f1ba 0f00 	cmp.w	sl, #0
 800f258:	d11b      	bne.n	800f292 <_strtod_l+0xa7a>
 800f25a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f25e:	b9f3      	cbnz	r3, 800f29e <_strtod_l+0xa86>
 800f260:	4b6b      	ldr	r3, [pc, #428]	; (800f410 <_strtod_l+0xbf8>)
 800f262:	2200      	movs	r2, #0
 800f264:	4640      	mov	r0, r8
 800f266:	4649      	mov	r1, r9
 800f268:	f7f1 fc58 	bl	8000b1c <__aeabi_dcmplt>
 800f26c:	b9d0      	cbnz	r0, 800f2a4 <_strtod_l+0xa8c>
 800f26e:	4640      	mov	r0, r8
 800f270:	4649      	mov	r1, r9
 800f272:	4b6b      	ldr	r3, [pc, #428]	; (800f420 <_strtod_l+0xc08>)
 800f274:	2200      	movs	r2, #0
 800f276:	f7f1 f9df 	bl	8000638 <__aeabi_dmul>
 800f27a:	4680      	mov	r8, r0
 800f27c:	4689      	mov	r9, r1
 800f27e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f282:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f286:	931b      	str	r3, [sp, #108]	; 0x6c
 800f288:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800f28c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f290:	e79b      	b.n	800f1ca <_strtod_l+0x9b2>
 800f292:	f1ba 0f01 	cmp.w	sl, #1
 800f296:	d102      	bne.n	800f29e <_strtod_l+0xa86>
 800f298:	2f00      	cmp	r7, #0
 800f29a:	f43f ad7e 	beq.w	800ed9a <_strtod_l+0x582>
 800f29e:	4b61      	ldr	r3, [pc, #388]	; (800f424 <_strtod_l+0xc0c>)
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	e78c      	b.n	800f1be <_strtod_l+0x9a6>
 800f2a4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f420 <_strtod_l+0xc08>
 800f2a8:	f04f 0800 	mov.w	r8, #0
 800f2ac:	e7e7      	b.n	800f27e <_strtod_l+0xa66>
 800f2ae:	4b5c      	ldr	r3, [pc, #368]	; (800f420 <_strtod_l+0xc08>)
 800f2b0:	4640      	mov	r0, r8
 800f2b2:	4649      	mov	r1, r9
 800f2b4:	2200      	movs	r2, #0
 800f2b6:	f7f1 f9bf 	bl	8000638 <__aeabi_dmul>
 800f2ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2bc:	4680      	mov	r8, r0
 800f2be:	4689      	mov	r9, r1
 800f2c0:	b933      	cbnz	r3, 800f2d0 <_strtod_l+0xab8>
 800f2c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f2c6:	9012      	str	r0, [sp, #72]	; 0x48
 800f2c8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f2ca:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f2ce:	e7dd      	b.n	800f28c <_strtod_l+0xa74>
 800f2d0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800f2d4:	e7f9      	b.n	800f2ca <_strtod_l+0xab2>
 800f2d6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f2da:	9b04      	ldr	r3, [sp, #16]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d1a8      	bne.n	800f232 <_strtod_l+0xa1a>
 800f2e0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f2e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f2e6:	0d1b      	lsrs	r3, r3, #20
 800f2e8:	051b      	lsls	r3, r3, #20
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d1a1      	bne.n	800f232 <_strtod_l+0xa1a>
 800f2ee:	4640      	mov	r0, r8
 800f2f0:	4649      	mov	r1, r9
 800f2f2:	f7f1 fd01 	bl	8000cf8 <__aeabi_d2lz>
 800f2f6:	f7f1 f971 	bl	80005dc <__aeabi_l2d>
 800f2fa:	4602      	mov	r2, r0
 800f2fc:	460b      	mov	r3, r1
 800f2fe:	4640      	mov	r0, r8
 800f300:	4649      	mov	r1, r9
 800f302:	f7f0 ffe1 	bl	80002c8 <__aeabi_dsub>
 800f306:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f308:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f30c:	ea43 030a 	orr.w	r3, r3, sl
 800f310:	4313      	orrs	r3, r2
 800f312:	4680      	mov	r8, r0
 800f314:	4689      	mov	r9, r1
 800f316:	d053      	beq.n	800f3c0 <_strtod_l+0xba8>
 800f318:	a335      	add	r3, pc, #212	; (adr r3, 800f3f0 <_strtod_l+0xbd8>)
 800f31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31e:	f7f1 fbfd 	bl	8000b1c <__aeabi_dcmplt>
 800f322:	2800      	cmp	r0, #0
 800f324:	f47f acce 	bne.w	800ecc4 <_strtod_l+0x4ac>
 800f328:	a333      	add	r3, pc, #204	; (adr r3, 800f3f8 <_strtod_l+0xbe0>)
 800f32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f32e:	4640      	mov	r0, r8
 800f330:	4649      	mov	r1, r9
 800f332:	f7f1 fc11 	bl	8000b58 <__aeabi_dcmpgt>
 800f336:	2800      	cmp	r0, #0
 800f338:	f43f af7b 	beq.w	800f232 <_strtod_l+0xa1a>
 800f33c:	e4c2      	b.n	800ecc4 <_strtod_l+0x4ac>
 800f33e:	9b04      	ldr	r3, [sp, #16]
 800f340:	b333      	cbz	r3, 800f390 <_strtod_l+0xb78>
 800f342:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f344:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f348:	d822      	bhi.n	800f390 <_strtod_l+0xb78>
 800f34a:	a32d      	add	r3, pc, #180	; (adr r3, 800f400 <_strtod_l+0xbe8>)
 800f34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f350:	4640      	mov	r0, r8
 800f352:	4649      	mov	r1, r9
 800f354:	f7f1 fbec 	bl	8000b30 <__aeabi_dcmple>
 800f358:	b1a0      	cbz	r0, 800f384 <_strtod_l+0xb6c>
 800f35a:	4649      	mov	r1, r9
 800f35c:	4640      	mov	r0, r8
 800f35e:	f7f1 fc43 	bl	8000be8 <__aeabi_d2uiz>
 800f362:	2801      	cmp	r0, #1
 800f364:	bf38      	it	cc
 800f366:	2001      	movcc	r0, #1
 800f368:	f7f1 f8ec 	bl	8000544 <__aeabi_ui2d>
 800f36c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f36e:	4680      	mov	r8, r0
 800f370:	4689      	mov	r9, r1
 800f372:	bb13      	cbnz	r3, 800f3ba <_strtod_l+0xba2>
 800f374:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f378:	9014      	str	r0, [sp, #80]	; 0x50
 800f37a:	9315      	str	r3, [sp, #84]	; 0x54
 800f37c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f380:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f384:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f386:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f388:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f38c:	1a9b      	subs	r3, r3, r2
 800f38e:	930d      	str	r3, [sp, #52]	; 0x34
 800f390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f394:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f398:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f39c:	f001 fe7c 	bl	8011098 <__ulp>
 800f3a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f3a4:	ec53 2b10 	vmov	r2, r3, d0
 800f3a8:	f7f1 f946 	bl	8000638 <__aeabi_dmul>
 800f3ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f3b0:	f7f0 ff8c 	bl	80002cc <__adddf3>
 800f3b4:	4682      	mov	sl, r0
 800f3b6:	468b      	mov	fp, r1
 800f3b8:	e78f      	b.n	800f2da <_strtod_l+0xac2>
 800f3ba:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800f3be:	e7dd      	b.n	800f37c <_strtod_l+0xb64>
 800f3c0:	a311      	add	r3, pc, #68	; (adr r3, 800f408 <_strtod_l+0xbf0>)
 800f3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c6:	f7f1 fba9 	bl	8000b1c <__aeabi_dcmplt>
 800f3ca:	e7b4      	b.n	800f336 <_strtod_l+0xb1e>
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	930e      	str	r3, [sp, #56]	; 0x38
 800f3d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f3d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f3d4:	6013      	str	r3, [r2, #0]
 800f3d6:	f7ff ba65 	b.w	800e8a4 <_strtod_l+0x8c>
 800f3da:	2b65      	cmp	r3, #101	; 0x65
 800f3dc:	f43f ab5d 	beq.w	800ea9a <_strtod_l+0x282>
 800f3e0:	2b45      	cmp	r3, #69	; 0x45
 800f3e2:	f43f ab5a 	beq.w	800ea9a <_strtod_l+0x282>
 800f3e6:	2201      	movs	r2, #1
 800f3e8:	f7ff bb92 	b.w	800eb10 <_strtod_l+0x2f8>
 800f3ec:	f3af 8000 	nop.w
 800f3f0:	94a03595 	.word	0x94a03595
 800f3f4:	3fdfffff 	.word	0x3fdfffff
 800f3f8:	35afe535 	.word	0x35afe535
 800f3fc:	3fe00000 	.word	0x3fe00000
 800f400:	ffc00000 	.word	0xffc00000
 800f404:	41dfffff 	.word	0x41dfffff
 800f408:	94a03595 	.word	0x94a03595
 800f40c:	3fcfffff 	.word	0x3fcfffff
 800f410:	3ff00000 	.word	0x3ff00000
 800f414:	7ff00000 	.word	0x7ff00000
 800f418:	7fe00000 	.word	0x7fe00000
 800f41c:	7c9fffff 	.word	0x7c9fffff
 800f420:	3fe00000 	.word	0x3fe00000
 800f424:	bff00000 	.word	0xbff00000
 800f428:	7fefffff 	.word	0x7fefffff

0800f42c <_strtod_r>:
 800f42c:	4b01      	ldr	r3, [pc, #4]	; (800f434 <_strtod_r+0x8>)
 800f42e:	f7ff b9f3 	b.w	800e818 <_strtod_l>
 800f432:	bf00      	nop
 800f434:	20000074 	.word	0x20000074

0800f438 <_strtol_l.isra.0>:
 800f438:	2b01      	cmp	r3, #1
 800f43a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f43e:	d001      	beq.n	800f444 <_strtol_l.isra.0+0xc>
 800f440:	2b24      	cmp	r3, #36	; 0x24
 800f442:	d906      	bls.n	800f452 <_strtol_l.isra.0+0x1a>
 800f444:	f7fe f950 	bl	800d6e8 <__errno>
 800f448:	2316      	movs	r3, #22
 800f44a:	6003      	str	r3, [r0, #0]
 800f44c:	2000      	movs	r0, #0
 800f44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f452:	4f3a      	ldr	r7, [pc, #232]	; (800f53c <_strtol_l.isra.0+0x104>)
 800f454:	468e      	mov	lr, r1
 800f456:	4676      	mov	r6, lr
 800f458:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f45c:	5de5      	ldrb	r5, [r4, r7]
 800f45e:	f015 0508 	ands.w	r5, r5, #8
 800f462:	d1f8      	bne.n	800f456 <_strtol_l.isra.0+0x1e>
 800f464:	2c2d      	cmp	r4, #45	; 0x2d
 800f466:	d134      	bne.n	800f4d2 <_strtol_l.isra.0+0x9a>
 800f468:	f89e 4000 	ldrb.w	r4, [lr]
 800f46c:	f04f 0801 	mov.w	r8, #1
 800f470:	f106 0e02 	add.w	lr, r6, #2
 800f474:	2b00      	cmp	r3, #0
 800f476:	d05c      	beq.n	800f532 <_strtol_l.isra.0+0xfa>
 800f478:	2b10      	cmp	r3, #16
 800f47a:	d10c      	bne.n	800f496 <_strtol_l.isra.0+0x5e>
 800f47c:	2c30      	cmp	r4, #48	; 0x30
 800f47e:	d10a      	bne.n	800f496 <_strtol_l.isra.0+0x5e>
 800f480:	f89e 4000 	ldrb.w	r4, [lr]
 800f484:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f488:	2c58      	cmp	r4, #88	; 0x58
 800f48a:	d14d      	bne.n	800f528 <_strtol_l.isra.0+0xf0>
 800f48c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800f490:	2310      	movs	r3, #16
 800f492:	f10e 0e02 	add.w	lr, lr, #2
 800f496:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800f49a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f49e:	2600      	movs	r6, #0
 800f4a0:	fbbc f9f3 	udiv	r9, ip, r3
 800f4a4:	4635      	mov	r5, r6
 800f4a6:	fb03 ca19 	mls	sl, r3, r9, ip
 800f4aa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800f4ae:	2f09      	cmp	r7, #9
 800f4b0:	d818      	bhi.n	800f4e4 <_strtol_l.isra.0+0xac>
 800f4b2:	463c      	mov	r4, r7
 800f4b4:	42a3      	cmp	r3, r4
 800f4b6:	dd24      	ble.n	800f502 <_strtol_l.isra.0+0xca>
 800f4b8:	2e00      	cmp	r6, #0
 800f4ba:	db1f      	blt.n	800f4fc <_strtol_l.isra.0+0xc4>
 800f4bc:	45a9      	cmp	r9, r5
 800f4be:	d31d      	bcc.n	800f4fc <_strtol_l.isra.0+0xc4>
 800f4c0:	d101      	bne.n	800f4c6 <_strtol_l.isra.0+0x8e>
 800f4c2:	45a2      	cmp	sl, r4
 800f4c4:	db1a      	blt.n	800f4fc <_strtol_l.isra.0+0xc4>
 800f4c6:	fb05 4503 	mla	r5, r5, r3, r4
 800f4ca:	2601      	movs	r6, #1
 800f4cc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f4d0:	e7eb      	b.n	800f4aa <_strtol_l.isra.0+0x72>
 800f4d2:	2c2b      	cmp	r4, #43	; 0x2b
 800f4d4:	bf08      	it	eq
 800f4d6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800f4da:	46a8      	mov	r8, r5
 800f4dc:	bf08      	it	eq
 800f4de:	f106 0e02 	addeq.w	lr, r6, #2
 800f4e2:	e7c7      	b.n	800f474 <_strtol_l.isra.0+0x3c>
 800f4e4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800f4e8:	2f19      	cmp	r7, #25
 800f4ea:	d801      	bhi.n	800f4f0 <_strtol_l.isra.0+0xb8>
 800f4ec:	3c37      	subs	r4, #55	; 0x37
 800f4ee:	e7e1      	b.n	800f4b4 <_strtol_l.isra.0+0x7c>
 800f4f0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800f4f4:	2f19      	cmp	r7, #25
 800f4f6:	d804      	bhi.n	800f502 <_strtol_l.isra.0+0xca>
 800f4f8:	3c57      	subs	r4, #87	; 0x57
 800f4fa:	e7db      	b.n	800f4b4 <_strtol_l.isra.0+0x7c>
 800f4fc:	f04f 36ff 	mov.w	r6, #4294967295
 800f500:	e7e4      	b.n	800f4cc <_strtol_l.isra.0+0x94>
 800f502:	2e00      	cmp	r6, #0
 800f504:	da05      	bge.n	800f512 <_strtol_l.isra.0+0xda>
 800f506:	2322      	movs	r3, #34	; 0x22
 800f508:	6003      	str	r3, [r0, #0]
 800f50a:	4665      	mov	r5, ip
 800f50c:	b942      	cbnz	r2, 800f520 <_strtol_l.isra.0+0xe8>
 800f50e:	4628      	mov	r0, r5
 800f510:	e79d      	b.n	800f44e <_strtol_l.isra.0+0x16>
 800f512:	f1b8 0f00 	cmp.w	r8, #0
 800f516:	d000      	beq.n	800f51a <_strtol_l.isra.0+0xe2>
 800f518:	426d      	negs	r5, r5
 800f51a:	2a00      	cmp	r2, #0
 800f51c:	d0f7      	beq.n	800f50e <_strtol_l.isra.0+0xd6>
 800f51e:	b10e      	cbz	r6, 800f524 <_strtol_l.isra.0+0xec>
 800f520:	f10e 31ff 	add.w	r1, lr, #4294967295
 800f524:	6011      	str	r1, [r2, #0]
 800f526:	e7f2      	b.n	800f50e <_strtol_l.isra.0+0xd6>
 800f528:	2430      	movs	r4, #48	; 0x30
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d1b3      	bne.n	800f496 <_strtol_l.isra.0+0x5e>
 800f52e:	2308      	movs	r3, #8
 800f530:	e7b1      	b.n	800f496 <_strtol_l.isra.0+0x5e>
 800f532:	2c30      	cmp	r4, #48	; 0x30
 800f534:	d0a4      	beq.n	800f480 <_strtol_l.isra.0+0x48>
 800f536:	230a      	movs	r3, #10
 800f538:	e7ad      	b.n	800f496 <_strtol_l.isra.0+0x5e>
 800f53a:	bf00      	nop
 800f53c:	08012ef1 	.word	0x08012ef1

0800f540 <_strtol_r>:
 800f540:	f7ff bf7a 	b.w	800f438 <_strtol_l.isra.0>

0800f544 <_write_r>:
 800f544:	b538      	push	{r3, r4, r5, lr}
 800f546:	4d07      	ldr	r5, [pc, #28]	; (800f564 <_write_r+0x20>)
 800f548:	4604      	mov	r4, r0
 800f54a:	4608      	mov	r0, r1
 800f54c:	4611      	mov	r1, r2
 800f54e:	2200      	movs	r2, #0
 800f550:	602a      	str	r2, [r5, #0]
 800f552:	461a      	mov	r2, r3
 800f554:	f7f6 fc55 	bl	8005e02 <_write>
 800f558:	1c43      	adds	r3, r0, #1
 800f55a:	d102      	bne.n	800f562 <_write_r+0x1e>
 800f55c:	682b      	ldr	r3, [r5, #0]
 800f55e:	b103      	cbz	r3, 800f562 <_write_r+0x1e>
 800f560:	6023      	str	r3, [r4, #0]
 800f562:	bd38      	pop	{r3, r4, r5, pc}
 800f564:	20000624 	.word	0x20000624

0800f568 <_close_r>:
 800f568:	b538      	push	{r3, r4, r5, lr}
 800f56a:	4d06      	ldr	r5, [pc, #24]	; (800f584 <_close_r+0x1c>)
 800f56c:	2300      	movs	r3, #0
 800f56e:	4604      	mov	r4, r0
 800f570:	4608      	mov	r0, r1
 800f572:	602b      	str	r3, [r5, #0]
 800f574:	f7f6 fc61 	bl	8005e3a <_close>
 800f578:	1c43      	adds	r3, r0, #1
 800f57a:	d102      	bne.n	800f582 <_close_r+0x1a>
 800f57c:	682b      	ldr	r3, [r5, #0]
 800f57e:	b103      	cbz	r3, 800f582 <_close_r+0x1a>
 800f580:	6023      	str	r3, [r4, #0]
 800f582:	bd38      	pop	{r3, r4, r5, pc}
 800f584:	20000624 	.word	0x20000624

0800f588 <quorem>:
 800f588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f58c:	6903      	ldr	r3, [r0, #16]
 800f58e:	690c      	ldr	r4, [r1, #16]
 800f590:	42a3      	cmp	r3, r4
 800f592:	4607      	mov	r7, r0
 800f594:	f2c0 8081 	blt.w	800f69a <quorem+0x112>
 800f598:	3c01      	subs	r4, #1
 800f59a:	f101 0814 	add.w	r8, r1, #20
 800f59e:	f100 0514 	add.w	r5, r0, #20
 800f5a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5a6:	9301      	str	r3, [sp, #4]
 800f5a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f5ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5b0:	3301      	adds	r3, #1
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f5b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f5bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800f5c0:	d331      	bcc.n	800f626 <quorem+0x9e>
 800f5c2:	f04f 0e00 	mov.w	lr, #0
 800f5c6:	4640      	mov	r0, r8
 800f5c8:	46ac      	mov	ip, r5
 800f5ca:	46f2      	mov	sl, lr
 800f5cc:	f850 2b04 	ldr.w	r2, [r0], #4
 800f5d0:	b293      	uxth	r3, r2
 800f5d2:	fb06 e303 	mla	r3, r6, r3, lr
 800f5d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	ebaa 0303 	sub.w	r3, sl, r3
 800f5e0:	0c12      	lsrs	r2, r2, #16
 800f5e2:	f8dc a000 	ldr.w	sl, [ip]
 800f5e6:	fb06 e202 	mla	r2, r6, r2, lr
 800f5ea:	fa13 f38a 	uxtah	r3, r3, sl
 800f5ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f5f2:	fa1f fa82 	uxth.w	sl, r2
 800f5f6:	f8dc 2000 	ldr.w	r2, [ip]
 800f5fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f5fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f602:	b29b      	uxth	r3, r3
 800f604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f608:	4581      	cmp	r9, r0
 800f60a:	f84c 3b04 	str.w	r3, [ip], #4
 800f60e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f612:	d2db      	bcs.n	800f5cc <quorem+0x44>
 800f614:	f855 300b 	ldr.w	r3, [r5, fp]
 800f618:	b92b      	cbnz	r3, 800f626 <quorem+0x9e>
 800f61a:	9b01      	ldr	r3, [sp, #4]
 800f61c:	3b04      	subs	r3, #4
 800f61e:	429d      	cmp	r5, r3
 800f620:	461a      	mov	r2, r3
 800f622:	d32e      	bcc.n	800f682 <quorem+0xfa>
 800f624:	613c      	str	r4, [r7, #16]
 800f626:	4638      	mov	r0, r7
 800f628:	f001 fc92 	bl	8010f50 <__mcmp>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	db24      	blt.n	800f67a <quorem+0xf2>
 800f630:	3601      	adds	r6, #1
 800f632:	4628      	mov	r0, r5
 800f634:	f04f 0c00 	mov.w	ip, #0
 800f638:	f858 2b04 	ldr.w	r2, [r8], #4
 800f63c:	f8d0 e000 	ldr.w	lr, [r0]
 800f640:	b293      	uxth	r3, r2
 800f642:	ebac 0303 	sub.w	r3, ip, r3
 800f646:	0c12      	lsrs	r2, r2, #16
 800f648:	fa13 f38e 	uxtah	r3, r3, lr
 800f64c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f650:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f654:	b29b      	uxth	r3, r3
 800f656:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f65a:	45c1      	cmp	r9, r8
 800f65c:	f840 3b04 	str.w	r3, [r0], #4
 800f660:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f664:	d2e8      	bcs.n	800f638 <quorem+0xb0>
 800f666:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f66a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f66e:	b922      	cbnz	r2, 800f67a <quorem+0xf2>
 800f670:	3b04      	subs	r3, #4
 800f672:	429d      	cmp	r5, r3
 800f674:	461a      	mov	r2, r3
 800f676:	d30a      	bcc.n	800f68e <quorem+0x106>
 800f678:	613c      	str	r4, [r7, #16]
 800f67a:	4630      	mov	r0, r6
 800f67c:	b003      	add	sp, #12
 800f67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f682:	6812      	ldr	r2, [r2, #0]
 800f684:	3b04      	subs	r3, #4
 800f686:	2a00      	cmp	r2, #0
 800f688:	d1cc      	bne.n	800f624 <quorem+0x9c>
 800f68a:	3c01      	subs	r4, #1
 800f68c:	e7c7      	b.n	800f61e <quorem+0x96>
 800f68e:	6812      	ldr	r2, [r2, #0]
 800f690:	3b04      	subs	r3, #4
 800f692:	2a00      	cmp	r2, #0
 800f694:	d1f0      	bne.n	800f678 <quorem+0xf0>
 800f696:	3c01      	subs	r4, #1
 800f698:	e7eb      	b.n	800f672 <quorem+0xea>
 800f69a:	2000      	movs	r0, #0
 800f69c:	e7ee      	b.n	800f67c <quorem+0xf4>
	...

0800f6a0 <_dtoa_r>:
 800f6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6a4:	ed2d 8b02 	vpush	{d8}
 800f6a8:	ec57 6b10 	vmov	r6, r7, d0
 800f6ac:	b095      	sub	sp, #84	; 0x54
 800f6ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f6b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f6b4:	9105      	str	r1, [sp, #20]
 800f6b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f6ba:	4604      	mov	r4, r0
 800f6bc:	9209      	str	r2, [sp, #36]	; 0x24
 800f6be:	930f      	str	r3, [sp, #60]	; 0x3c
 800f6c0:	b975      	cbnz	r5, 800f6e0 <_dtoa_r+0x40>
 800f6c2:	2010      	movs	r0, #16
 800f6c4:	f7fe f83a 	bl	800d73c <malloc>
 800f6c8:	4602      	mov	r2, r0
 800f6ca:	6260      	str	r0, [r4, #36]	; 0x24
 800f6cc:	b920      	cbnz	r0, 800f6d8 <_dtoa_r+0x38>
 800f6ce:	4bb2      	ldr	r3, [pc, #712]	; (800f998 <_dtoa_r+0x2f8>)
 800f6d0:	21ea      	movs	r1, #234	; 0xea
 800f6d2:	48b2      	ldr	r0, [pc, #712]	; (800f99c <_dtoa_r+0x2fc>)
 800f6d4:	f002 fbdc 	bl	8011e90 <__assert_func>
 800f6d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f6dc:	6005      	str	r5, [r0, #0]
 800f6de:	60c5      	str	r5, [r0, #12]
 800f6e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6e2:	6819      	ldr	r1, [r3, #0]
 800f6e4:	b151      	cbz	r1, 800f6fc <_dtoa_r+0x5c>
 800f6e6:	685a      	ldr	r2, [r3, #4]
 800f6e8:	604a      	str	r2, [r1, #4]
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	4093      	lsls	r3, r2
 800f6ee:	608b      	str	r3, [r1, #8]
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	f001 f9a5 	bl	8010a40 <_Bfree>
 800f6f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	601a      	str	r2, [r3, #0]
 800f6fc:	1e3b      	subs	r3, r7, #0
 800f6fe:	bfb9      	ittee	lt
 800f700:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f704:	9303      	strlt	r3, [sp, #12]
 800f706:	2300      	movge	r3, #0
 800f708:	f8c8 3000 	strge.w	r3, [r8]
 800f70c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f710:	4ba3      	ldr	r3, [pc, #652]	; (800f9a0 <_dtoa_r+0x300>)
 800f712:	bfbc      	itt	lt
 800f714:	2201      	movlt	r2, #1
 800f716:	f8c8 2000 	strlt.w	r2, [r8]
 800f71a:	ea33 0309 	bics.w	r3, r3, r9
 800f71e:	d11b      	bne.n	800f758 <_dtoa_r+0xb8>
 800f720:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f722:	f242 730f 	movw	r3, #9999	; 0x270f
 800f726:	6013      	str	r3, [r2, #0]
 800f728:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f72c:	4333      	orrs	r3, r6
 800f72e:	f000 857a 	beq.w	8010226 <_dtoa_r+0xb86>
 800f732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f734:	b963      	cbnz	r3, 800f750 <_dtoa_r+0xb0>
 800f736:	4b9b      	ldr	r3, [pc, #620]	; (800f9a4 <_dtoa_r+0x304>)
 800f738:	e024      	b.n	800f784 <_dtoa_r+0xe4>
 800f73a:	4b9b      	ldr	r3, [pc, #620]	; (800f9a8 <_dtoa_r+0x308>)
 800f73c:	9300      	str	r3, [sp, #0]
 800f73e:	3308      	adds	r3, #8
 800f740:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f742:	6013      	str	r3, [r2, #0]
 800f744:	9800      	ldr	r0, [sp, #0]
 800f746:	b015      	add	sp, #84	; 0x54
 800f748:	ecbd 8b02 	vpop	{d8}
 800f74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f750:	4b94      	ldr	r3, [pc, #592]	; (800f9a4 <_dtoa_r+0x304>)
 800f752:	9300      	str	r3, [sp, #0]
 800f754:	3303      	adds	r3, #3
 800f756:	e7f3      	b.n	800f740 <_dtoa_r+0xa0>
 800f758:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f75c:	2200      	movs	r2, #0
 800f75e:	ec51 0b17 	vmov	r0, r1, d7
 800f762:	2300      	movs	r3, #0
 800f764:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f768:	f7f1 f9ce 	bl	8000b08 <__aeabi_dcmpeq>
 800f76c:	4680      	mov	r8, r0
 800f76e:	b158      	cbz	r0, 800f788 <_dtoa_r+0xe8>
 800f770:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f772:	2301      	movs	r3, #1
 800f774:	6013      	str	r3, [r2, #0]
 800f776:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f778:	2b00      	cmp	r3, #0
 800f77a:	f000 8551 	beq.w	8010220 <_dtoa_r+0xb80>
 800f77e:	488b      	ldr	r0, [pc, #556]	; (800f9ac <_dtoa_r+0x30c>)
 800f780:	6018      	str	r0, [r3, #0]
 800f782:	1e43      	subs	r3, r0, #1
 800f784:	9300      	str	r3, [sp, #0]
 800f786:	e7dd      	b.n	800f744 <_dtoa_r+0xa4>
 800f788:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f78c:	aa12      	add	r2, sp, #72	; 0x48
 800f78e:	a913      	add	r1, sp, #76	; 0x4c
 800f790:	4620      	mov	r0, r4
 800f792:	f001 fcfd 	bl	8011190 <__d2b>
 800f796:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f79a:	4683      	mov	fp, r0
 800f79c:	2d00      	cmp	r5, #0
 800f79e:	d07c      	beq.n	800f89a <_dtoa_r+0x1fa>
 800f7a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f7a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f7ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f7b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f7b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f7ba:	4b7d      	ldr	r3, [pc, #500]	; (800f9b0 <_dtoa_r+0x310>)
 800f7bc:	2200      	movs	r2, #0
 800f7be:	4630      	mov	r0, r6
 800f7c0:	4639      	mov	r1, r7
 800f7c2:	f7f0 fd81 	bl	80002c8 <__aeabi_dsub>
 800f7c6:	a36e      	add	r3, pc, #440	; (adr r3, 800f980 <_dtoa_r+0x2e0>)
 800f7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7cc:	f7f0 ff34 	bl	8000638 <__aeabi_dmul>
 800f7d0:	a36d      	add	r3, pc, #436	; (adr r3, 800f988 <_dtoa_r+0x2e8>)
 800f7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d6:	f7f0 fd79 	bl	80002cc <__adddf3>
 800f7da:	4606      	mov	r6, r0
 800f7dc:	4628      	mov	r0, r5
 800f7de:	460f      	mov	r7, r1
 800f7e0:	f7f0 fec0 	bl	8000564 <__aeabi_i2d>
 800f7e4:	a36a      	add	r3, pc, #424	; (adr r3, 800f990 <_dtoa_r+0x2f0>)
 800f7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ea:	f7f0 ff25 	bl	8000638 <__aeabi_dmul>
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	460b      	mov	r3, r1
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	4639      	mov	r1, r7
 800f7f6:	f7f0 fd69 	bl	80002cc <__adddf3>
 800f7fa:	4606      	mov	r6, r0
 800f7fc:	460f      	mov	r7, r1
 800f7fe:	f7f1 f9cb 	bl	8000b98 <__aeabi_d2iz>
 800f802:	2200      	movs	r2, #0
 800f804:	4682      	mov	sl, r0
 800f806:	2300      	movs	r3, #0
 800f808:	4630      	mov	r0, r6
 800f80a:	4639      	mov	r1, r7
 800f80c:	f7f1 f986 	bl	8000b1c <__aeabi_dcmplt>
 800f810:	b148      	cbz	r0, 800f826 <_dtoa_r+0x186>
 800f812:	4650      	mov	r0, sl
 800f814:	f7f0 fea6 	bl	8000564 <__aeabi_i2d>
 800f818:	4632      	mov	r2, r6
 800f81a:	463b      	mov	r3, r7
 800f81c:	f7f1 f974 	bl	8000b08 <__aeabi_dcmpeq>
 800f820:	b908      	cbnz	r0, 800f826 <_dtoa_r+0x186>
 800f822:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f826:	f1ba 0f16 	cmp.w	sl, #22
 800f82a:	d854      	bhi.n	800f8d6 <_dtoa_r+0x236>
 800f82c:	4b61      	ldr	r3, [pc, #388]	; (800f9b4 <_dtoa_r+0x314>)
 800f82e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f83a:	f7f1 f96f 	bl	8000b1c <__aeabi_dcmplt>
 800f83e:	2800      	cmp	r0, #0
 800f840:	d04b      	beq.n	800f8da <_dtoa_r+0x23a>
 800f842:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f846:	2300      	movs	r3, #0
 800f848:	930e      	str	r3, [sp, #56]	; 0x38
 800f84a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f84c:	1b5d      	subs	r5, r3, r5
 800f84e:	1e6b      	subs	r3, r5, #1
 800f850:	9304      	str	r3, [sp, #16]
 800f852:	bf43      	ittte	mi
 800f854:	2300      	movmi	r3, #0
 800f856:	f1c5 0801 	rsbmi	r8, r5, #1
 800f85a:	9304      	strmi	r3, [sp, #16]
 800f85c:	f04f 0800 	movpl.w	r8, #0
 800f860:	f1ba 0f00 	cmp.w	sl, #0
 800f864:	db3b      	blt.n	800f8de <_dtoa_r+0x23e>
 800f866:	9b04      	ldr	r3, [sp, #16]
 800f868:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f86c:	4453      	add	r3, sl
 800f86e:	9304      	str	r3, [sp, #16]
 800f870:	2300      	movs	r3, #0
 800f872:	9306      	str	r3, [sp, #24]
 800f874:	9b05      	ldr	r3, [sp, #20]
 800f876:	2b09      	cmp	r3, #9
 800f878:	d869      	bhi.n	800f94e <_dtoa_r+0x2ae>
 800f87a:	2b05      	cmp	r3, #5
 800f87c:	bfc4      	itt	gt
 800f87e:	3b04      	subgt	r3, #4
 800f880:	9305      	strgt	r3, [sp, #20]
 800f882:	9b05      	ldr	r3, [sp, #20]
 800f884:	f1a3 0302 	sub.w	r3, r3, #2
 800f888:	bfcc      	ite	gt
 800f88a:	2500      	movgt	r5, #0
 800f88c:	2501      	movle	r5, #1
 800f88e:	2b03      	cmp	r3, #3
 800f890:	d869      	bhi.n	800f966 <_dtoa_r+0x2c6>
 800f892:	e8df f003 	tbb	[pc, r3]
 800f896:	4e2c      	.short	0x4e2c
 800f898:	5a4c      	.short	0x5a4c
 800f89a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f89e:	441d      	add	r5, r3
 800f8a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f8a4:	2b20      	cmp	r3, #32
 800f8a6:	bfc1      	itttt	gt
 800f8a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f8ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f8b0:	fa09 f303 	lslgt.w	r3, r9, r3
 800f8b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f8b8:	bfda      	itte	le
 800f8ba:	f1c3 0320 	rsble	r3, r3, #32
 800f8be:	fa06 f003 	lslle.w	r0, r6, r3
 800f8c2:	4318      	orrgt	r0, r3
 800f8c4:	f7f0 fe3e 	bl	8000544 <__aeabi_ui2d>
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	4606      	mov	r6, r0
 800f8cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f8d0:	3d01      	subs	r5, #1
 800f8d2:	9310      	str	r3, [sp, #64]	; 0x40
 800f8d4:	e771      	b.n	800f7ba <_dtoa_r+0x11a>
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	e7b6      	b.n	800f848 <_dtoa_r+0x1a8>
 800f8da:	900e      	str	r0, [sp, #56]	; 0x38
 800f8dc:	e7b5      	b.n	800f84a <_dtoa_r+0x1aa>
 800f8de:	f1ca 0300 	rsb	r3, sl, #0
 800f8e2:	9306      	str	r3, [sp, #24]
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	eba8 080a 	sub.w	r8, r8, sl
 800f8ea:	930d      	str	r3, [sp, #52]	; 0x34
 800f8ec:	e7c2      	b.n	800f874 <_dtoa_r+0x1d4>
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	9308      	str	r3, [sp, #32]
 800f8f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	dc39      	bgt.n	800f96c <_dtoa_r+0x2cc>
 800f8f8:	f04f 0901 	mov.w	r9, #1
 800f8fc:	f8cd 9004 	str.w	r9, [sp, #4]
 800f900:	464b      	mov	r3, r9
 800f902:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f906:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f908:	2200      	movs	r2, #0
 800f90a:	6042      	str	r2, [r0, #4]
 800f90c:	2204      	movs	r2, #4
 800f90e:	f102 0614 	add.w	r6, r2, #20
 800f912:	429e      	cmp	r6, r3
 800f914:	6841      	ldr	r1, [r0, #4]
 800f916:	d92f      	bls.n	800f978 <_dtoa_r+0x2d8>
 800f918:	4620      	mov	r0, r4
 800f91a:	f001 f851 	bl	80109c0 <_Balloc>
 800f91e:	9000      	str	r0, [sp, #0]
 800f920:	2800      	cmp	r0, #0
 800f922:	d14b      	bne.n	800f9bc <_dtoa_r+0x31c>
 800f924:	4b24      	ldr	r3, [pc, #144]	; (800f9b8 <_dtoa_r+0x318>)
 800f926:	4602      	mov	r2, r0
 800f928:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f92c:	e6d1      	b.n	800f6d2 <_dtoa_r+0x32>
 800f92e:	2301      	movs	r3, #1
 800f930:	e7de      	b.n	800f8f0 <_dtoa_r+0x250>
 800f932:	2300      	movs	r3, #0
 800f934:	9308      	str	r3, [sp, #32]
 800f936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f938:	eb0a 0903 	add.w	r9, sl, r3
 800f93c:	f109 0301 	add.w	r3, r9, #1
 800f940:	2b01      	cmp	r3, #1
 800f942:	9301      	str	r3, [sp, #4]
 800f944:	bfb8      	it	lt
 800f946:	2301      	movlt	r3, #1
 800f948:	e7dd      	b.n	800f906 <_dtoa_r+0x266>
 800f94a:	2301      	movs	r3, #1
 800f94c:	e7f2      	b.n	800f934 <_dtoa_r+0x294>
 800f94e:	2501      	movs	r5, #1
 800f950:	2300      	movs	r3, #0
 800f952:	9305      	str	r3, [sp, #20]
 800f954:	9508      	str	r5, [sp, #32]
 800f956:	f04f 39ff 	mov.w	r9, #4294967295
 800f95a:	2200      	movs	r2, #0
 800f95c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f960:	2312      	movs	r3, #18
 800f962:	9209      	str	r2, [sp, #36]	; 0x24
 800f964:	e7cf      	b.n	800f906 <_dtoa_r+0x266>
 800f966:	2301      	movs	r3, #1
 800f968:	9308      	str	r3, [sp, #32]
 800f96a:	e7f4      	b.n	800f956 <_dtoa_r+0x2b6>
 800f96c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f970:	f8cd 9004 	str.w	r9, [sp, #4]
 800f974:	464b      	mov	r3, r9
 800f976:	e7c6      	b.n	800f906 <_dtoa_r+0x266>
 800f978:	3101      	adds	r1, #1
 800f97a:	6041      	str	r1, [r0, #4]
 800f97c:	0052      	lsls	r2, r2, #1
 800f97e:	e7c6      	b.n	800f90e <_dtoa_r+0x26e>
 800f980:	636f4361 	.word	0x636f4361
 800f984:	3fd287a7 	.word	0x3fd287a7
 800f988:	8b60c8b3 	.word	0x8b60c8b3
 800f98c:	3fc68a28 	.word	0x3fc68a28
 800f990:	509f79fb 	.word	0x509f79fb
 800f994:	3fd34413 	.word	0x3fd34413
 800f998:	08012ffe 	.word	0x08012ffe
 800f99c:	08013015 	.word	0x08013015
 800f9a0:	7ff00000 	.word	0x7ff00000
 800f9a4:	08012ffa 	.word	0x08012ffa
 800f9a8:	08012ff1 	.word	0x08012ff1
 800f9ac:	0801327a 	.word	0x0801327a
 800f9b0:	3ff80000 	.word	0x3ff80000
 800f9b4:	08013190 	.word	0x08013190
 800f9b8:	08013074 	.word	0x08013074
 800f9bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f9be:	9a00      	ldr	r2, [sp, #0]
 800f9c0:	601a      	str	r2, [r3, #0]
 800f9c2:	9b01      	ldr	r3, [sp, #4]
 800f9c4:	2b0e      	cmp	r3, #14
 800f9c6:	f200 80ad 	bhi.w	800fb24 <_dtoa_r+0x484>
 800f9ca:	2d00      	cmp	r5, #0
 800f9cc:	f000 80aa 	beq.w	800fb24 <_dtoa_r+0x484>
 800f9d0:	f1ba 0f00 	cmp.w	sl, #0
 800f9d4:	dd36      	ble.n	800fa44 <_dtoa_r+0x3a4>
 800f9d6:	4ac3      	ldr	r2, [pc, #780]	; (800fce4 <_dtoa_r+0x644>)
 800f9d8:	f00a 030f 	and.w	r3, sl, #15
 800f9dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f9e0:	ed93 7b00 	vldr	d7, [r3]
 800f9e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f9e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f9ec:	eeb0 8a47 	vmov.f32	s16, s14
 800f9f0:	eef0 8a67 	vmov.f32	s17, s15
 800f9f4:	d016      	beq.n	800fa24 <_dtoa_r+0x384>
 800f9f6:	4bbc      	ldr	r3, [pc, #752]	; (800fce8 <_dtoa_r+0x648>)
 800f9f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f9fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fa00:	f7f0 ff44 	bl	800088c <__aeabi_ddiv>
 800fa04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa08:	f007 070f 	and.w	r7, r7, #15
 800fa0c:	2503      	movs	r5, #3
 800fa0e:	4eb6      	ldr	r6, [pc, #728]	; (800fce8 <_dtoa_r+0x648>)
 800fa10:	b957      	cbnz	r7, 800fa28 <_dtoa_r+0x388>
 800fa12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa16:	ec53 2b18 	vmov	r2, r3, d8
 800fa1a:	f7f0 ff37 	bl	800088c <__aeabi_ddiv>
 800fa1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa22:	e029      	b.n	800fa78 <_dtoa_r+0x3d8>
 800fa24:	2502      	movs	r5, #2
 800fa26:	e7f2      	b.n	800fa0e <_dtoa_r+0x36e>
 800fa28:	07f9      	lsls	r1, r7, #31
 800fa2a:	d508      	bpl.n	800fa3e <_dtoa_r+0x39e>
 800fa2c:	ec51 0b18 	vmov	r0, r1, d8
 800fa30:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fa34:	f7f0 fe00 	bl	8000638 <__aeabi_dmul>
 800fa38:	ec41 0b18 	vmov	d8, r0, r1
 800fa3c:	3501      	adds	r5, #1
 800fa3e:	107f      	asrs	r7, r7, #1
 800fa40:	3608      	adds	r6, #8
 800fa42:	e7e5      	b.n	800fa10 <_dtoa_r+0x370>
 800fa44:	f000 80a6 	beq.w	800fb94 <_dtoa_r+0x4f4>
 800fa48:	f1ca 0600 	rsb	r6, sl, #0
 800fa4c:	4ba5      	ldr	r3, [pc, #660]	; (800fce4 <_dtoa_r+0x644>)
 800fa4e:	4fa6      	ldr	r7, [pc, #664]	; (800fce8 <_dtoa_r+0x648>)
 800fa50:	f006 020f 	and.w	r2, r6, #15
 800fa54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fa58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa5c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fa60:	f7f0 fdea 	bl	8000638 <__aeabi_dmul>
 800fa64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa68:	1136      	asrs	r6, r6, #4
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	2502      	movs	r5, #2
 800fa6e:	2e00      	cmp	r6, #0
 800fa70:	f040 8085 	bne.w	800fb7e <_dtoa_r+0x4de>
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d1d2      	bne.n	800fa1e <_dtoa_r+0x37e>
 800fa78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	f000 808c 	beq.w	800fb98 <_dtoa_r+0x4f8>
 800fa80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fa84:	4b99      	ldr	r3, [pc, #612]	; (800fcec <_dtoa_r+0x64c>)
 800fa86:	2200      	movs	r2, #0
 800fa88:	4630      	mov	r0, r6
 800fa8a:	4639      	mov	r1, r7
 800fa8c:	f7f1 f846 	bl	8000b1c <__aeabi_dcmplt>
 800fa90:	2800      	cmp	r0, #0
 800fa92:	f000 8081 	beq.w	800fb98 <_dtoa_r+0x4f8>
 800fa96:	9b01      	ldr	r3, [sp, #4]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d07d      	beq.n	800fb98 <_dtoa_r+0x4f8>
 800fa9c:	f1b9 0f00 	cmp.w	r9, #0
 800faa0:	dd3c      	ble.n	800fb1c <_dtoa_r+0x47c>
 800faa2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800faa6:	9307      	str	r3, [sp, #28]
 800faa8:	2200      	movs	r2, #0
 800faaa:	4b91      	ldr	r3, [pc, #580]	; (800fcf0 <_dtoa_r+0x650>)
 800faac:	4630      	mov	r0, r6
 800faae:	4639      	mov	r1, r7
 800fab0:	f7f0 fdc2 	bl	8000638 <__aeabi_dmul>
 800fab4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fab8:	3501      	adds	r5, #1
 800faba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800fabe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fac2:	4628      	mov	r0, r5
 800fac4:	f7f0 fd4e 	bl	8000564 <__aeabi_i2d>
 800fac8:	4632      	mov	r2, r6
 800faca:	463b      	mov	r3, r7
 800facc:	f7f0 fdb4 	bl	8000638 <__aeabi_dmul>
 800fad0:	4b88      	ldr	r3, [pc, #544]	; (800fcf4 <_dtoa_r+0x654>)
 800fad2:	2200      	movs	r2, #0
 800fad4:	f7f0 fbfa 	bl	80002cc <__adddf3>
 800fad8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fadc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fae0:	9303      	str	r3, [sp, #12]
 800fae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d15c      	bne.n	800fba2 <_dtoa_r+0x502>
 800fae8:	4b83      	ldr	r3, [pc, #524]	; (800fcf8 <_dtoa_r+0x658>)
 800faea:	2200      	movs	r2, #0
 800faec:	4630      	mov	r0, r6
 800faee:	4639      	mov	r1, r7
 800faf0:	f7f0 fbea 	bl	80002c8 <__aeabi_dsub>
 800faf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800faf8:	4606      	mov	r6, r0
 800fafa:	460f      	mov	r7, r1
 800fafc:	f7f1 f82c 	bl	8000b58 <__aeabi_dcmpgt>
 800fb00:	2800      	cmp	r0, #0
 800fb02:	f040 8296 	bne.w	8010032 <_dtoa_r+0x992>
 800fb06:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fb10:	4639      	mov	r1, r7
 800fb12:	f7f1 f803 	bl	8000b1c <__aeabi_dcmplt>
 800fb16:	2800      	cmp	r0, #0
 800fb18:	f040 8288 	bne.w	801002c <_dtoa_r+0x98c>
 800fb1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fb20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fb24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	f2c0 8158 	blt.w	800fddc <_dtoa_r+0x73c>
 800fb2c:	f1ba 0f0e 	cmp.w	sl, #14
 800fb30:	f300 8154 	bgt.w	800fddc <_dtoa_r+0x73c>
 800fb34:	4b6b      	ldr	r3, [pc, #428]	; (800fce4 <_dtoa_r+0x644>)
 800fb36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fb3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fb3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	f280 80e3 	bge.w	800fd0c <_dtoa_r+0x66c>
 800fb46:	9b01      	ldr	r3, [sp, #4]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	f300 80df 	bgt.w	800fd0c <_dtoa_r+0x66c>
 800fb4e:	f040 826d 	bne.w	801002c <_dtoa_r+0x98c>
 800fb52:	4b69      	ldr	r3, [pc, #420]	; (800fcf8 <_dtoa_r+0x658>)
 800fb54:	2200      	movs	r2, #0
 800fb56:	4640      	mov	r0, r8
 800fb58:	4649      	mov	r1, r9
 800fb5a:	f7f0 fd6d 	bl	8000638 <__aeabi_dmul>
 800fb5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb62:	f7f0 ffef 	bl	8000b44 <__aeabi_dcmpge>
 800fb66:	9e01      	ldr	r6, [sp, #4]
 800fb68:	4637      	mov	r7, r6
 800fb6a:	2800      	cmp	r0, #0
 800fb6c:	f040 8243 	bne.w	800fff6 <_dtoa_r+0x956>
 800fb70:	9d00      	ldr	r5, [sp, #0]
 800fb72:	2331      	movs	r3, #49	; 0x31
 800fb74:	f805 3b01 	strb.w	r3, [r5], #1
 800fb78:	f10a 0a01 	add.w	sl, sl, #1
 800fb7c:	e23f      	b.n	800fffe <_dtoa_r+0x95e>
 800fb7e:	07f2      	lsls	r2, r6, #31
 800fb80:	d505      	bpl.n	800fb8e <_dtoa_r+0x4ee>
 800fb82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb86:	f7f0 fd57 	bl	8000638 <__aeabi_dmul>
 800fb8a:	3501      	adds	r5, #1
 800fb8c:	2301      	movs	r3, #1
 800fb8e:	1076      	asrs	r6, r6, #1
 800fb90:	3708      	adds	r7, #8
 800fb92:	e76c      	b.n	800fa6e <_dtoa_r+0x3ce>
 800fb94:	2502      	movs	r5, #2
 800fb96:	e76f      	b.n	800fa78 <_dtoa_r+0x3d8>
 800fb98:	9b01      	ldr	r3, [sp, #4]
 800fb9a:	f8cd a01c 	str.w	sl, [sp, #28]
 800fb9e:	930c      	str	r3, [sp, #48]	; 0x30
 800fba0:	e78d      	b.n	800fabe <_dtoa_r+0x41e>
 800fba2:	9900      	ldr	r1, [sp, #0]
 800fba4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fba6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fba8:	4b4e      	ldr	r3, [pc, #312]	; (800fce4 <_dtoa_r+0x644>)
 800fbaa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fbae:	4401      	add	r1, r0
 800fbb0:	9102      	str	r1, [sp, #8]
 800fbb2:	9908      	ldr	r1, [sp, #32]
 800fbb4:	eeb0 8a47 	vmov.f32	s16, s14
 800fbb8:	eef0 8a67 	vmov.f32	s17, s15
 800fbbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fbc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fbc4:	2900      	cmp	r1, #0
 800fbc6:	d045      	beq.n	800fc54 <_dtoa_r+0x5b4>
 800fbc8:	494c      	ldr	r1, [pc, #304]	; (800fcfc <_dtoa_r+0x65c>)
 800fbca:	2000      	movs	r0, #0
 800fbcc:	f7f0 fe5e 	bl	800088c <__aeabi_ddiv>
 800fbd0:	ec53 2b18 	vmov	r2, r3, d8
 800fbd4:	f7f0 fb78 	bl	80002c8 <__aeabi_dsub>
 800fbd8:	9d00      	ldr	r5, [sp, #0]
 800fbda:	ec41 0b18 	vmov	d8, r0, r1
 800fbde:	4639      	mov	r1, r7
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	f7f0 ffd9 	bl	8000b98 <__aeabi_d2iz>
 800fbe6:	900c      	str	r0, [sp, #48]	; 0x30
 800fbe8:	f7f0 fcbc 	bl	8000564 <__aeabi_i2d>
 800fbec:	4602      	mov	r2, r0
 800fbee:	460b      	mov	r3, r1
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	4639      	mov	r1, r7
 800fbf4:	f7f0 fb68 	bl	80002c8 <__aeabi_dsub>
 800fbf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fbfa:	3330      	adds	r3, #48	; 0x30
 800fbfc:	f805 3b01 	strb.w	r3, [r5], #1
 800fc00:	ec53 2b18 	vmov	r2, r3, d8
 800fc04:	4606      	mov	r6, r0
 800fc06:	460f      	mov	r7, r1
 800fc08:	f7f0 ff88 	bl	8000b1c <__aeabi_dcmplt>
 800fc0c:	2800      	cmp	r0, #0
 800fc0e:	d165      	bne.n	800fcdc <_dtoa_r+0x63c>
 800fc10:	4632      	mov	r2, r6
 800fc12:	463b      	mov	r3, r7
 800fc14:	4935      	ldr	r1, [pc, #212]	; (800fcec <_dtoa_r+0x64c>)
 800fc16:	2000      	movs	r0, #0
 800fc18:	f7f0 fb56 	bl	80002c8 <__aeabi_dsub>
 800fc1c:	ec53 2b18 	vmov	r2, r3, d8
 800fc20:	f7f0 ff7c 	bl	8000b1c <__aeabi_dcmplt>
 800fc24:	2800      	cmp	r0, #0
 800fc26:	f040 80b9 	bne.w	800fd9c <_dtoa_r+0x6fc>
 800fc2a:	9b02      	ldr	r3, [sp, #8]
 800fc2c:	429d      	cmp	r5, r3
 800fc2e:	f43f af75 	beq.w	800fb1c <_dtoa_r+0x47c>
 800fc32:	4b2f      	ldr	r3, [pc, #188]	; (800fcf0 <_dtoa_r+0x650>)
 800fc34:	ec51 0b18 	vmov	r0, r1, d8
 800fc38:	2200      	movs	r2, #0
 800fc3a:	f7f0 fcfd 	bl	8000638 <__aeabi_dmul>
 800fc3e:	4b2c      	ldr	r3, [pc, #176]	; (800fcf0 <_dtoa_r+0x650>)
 800fc40:	ec41 0b18 	vmov	d8, r0, r1
 800fc44:	2200      	movs	r2, #0
 800fc46:	4630      	mov	r0, r6
 800fc48:	4639      	mov	r1, r7
 800fc4a:	f7f0 fcf5 	bl	8000638 <__aeabi_dmul>
 800fc4e:	4606      	mov	r6, r0
 800fc50:	460f      	mov	r7, r1
 800fc52:	e7c4      	b.n	800fbde <_dtoa_r+0x53e>
 800fc54:	ec51 0b17 	vmov	r0, r1, d7
 800fc58:	f7f0 fcee 	bl	8000638 <__aeabi_dmul>
 800fc5c:	9b02      	ldr	r3, [sp, #8]
 800fc5e:	9d00      	ldr	r5, [sp, #0]
 800fc60:	930c      	str	r3, [sp, #48]	; 0x30
 800fc62:	ec41 0b18 	vmov	d8, r0, r1
 800fc66:	4639      	mov	r1, r7
 800fc68:	4630      	mov	r0, r6
 800fc6a:	f7f0 ff95 	bl	8000b98 <__aeabi_d2iz>
 800fc6e:	9011      	str	r0, [sp, #68]	; 0x44
 800fc70:	f7f0 fc78 	bl	8000564 <__aeabi_i2d>
 800fc74:	4602      	mov	r2, r0
 800fc76:	460b      	mov	r3, r1
 800fc78:	4630      	mov	r0, r6
 800fc7a:	4639      	mov	r1, r7
 800fc7c:	f7f0 fb24 	bl	80002c8 <__aeabi_dsub>
 800fc80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fc82:	3330      	adds	r3, #48	; 0x30
 800fc84:	f805 3b01 	strb.w	r3, [r5], #1
 800fc88:	9b02      	ldr	r3, [sp, #8]
 800fc8a:	429d      	cmp	r5, r3
 800fc8c:	4606      	mov	r6, r0
 800fc8e:	460f      	mov	r7, r1
 800fc90:	f04f 0200 	mov.w	r2, #0
 800fc94:	d134      	bne.n	800fd00 <_dtoa_r+0x660>
 800fc96:	4b19      	ldr	r3, [pc, #100]	; (800fcfc <_dtoa_r+0x65c>)
 800fc98:	ec51 0b18 	vmov	r0, r1, d8
 800fc9c:	f7f0 fb16 	bl	80002cc <__adddf3>
 800fca0:	4602      	mov	r2, r0
 800fca2:	460b      	mov	r3, r1
 800fca4:	4630      	mov	r0, r6
 800fca6:	4639      	mov	r1, r7
 800fca8:	f7f0 ff56 	bl	8000b58 <__aeabi_dcmpgt>
 800fcac:	2800      	cmp	r0, #0
 800fcae:	d175      	bne.n	800fd9c <_dtoa_r+0x6fc>
 800fcb0:	ec53 2b18 	vmov	r2, r3, d8
 800fcb4:	4911      	ldr	r1, [pc, #68]	; (800fcfc <_dtoa_r+0x65c>)
 800fcb6:	2000      	movs	r0, #0
 800fcb8:	f7f0 fb06 	bl	80002c8 <__aeabi_dsub>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	460b      	mov	r3, r1
 800fcc0:	4630      	mov	r0, r6
 800fcc2:	4639      	mov	r1, r7
 800fcc4:	f7f0 ff2a 	bl	8000b1c <__aeabi_dcmplt>
 800fcc8:	2800      	cmp	r0, #0
 800fcca:	f43f af27 	beq.w	800fb1c <_dtoa_r+0x47c>
 800fcce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fcd0:	1e6b      	subs	r3, r5, #1
 800fcd2:	930c      	str	r3, [sp, #48]	; 0x30
 800fcd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fcd8:	2b30      	cmp	r3, #48	; 0x30
 800fcda:	d0f8      	beq.n	800fcce <_dtoa_r+0x62e>
 800fcdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fce0:	e04a      	b.n	800fd78 <_dtoa_r+0x6d8>
 800fce2:	bf00      	nop
 800fce4:	08013190 	.word	0x08013190
 800fce8:	08013168 	.word	0x08013168
 800fcec:	3ff00000 	.word	0x3ff00000
 800fcf0:	40240000 	.word	0x40240000
 800fcf4:	401c0000 	.word	0x401c0000
 800fcf8:	40140000 	.word	0x40140000
 800fcfc:	3fe00000 	.word	0x3fe00000
 800fd00:	4baf      	ldr	r3, [pc, #700]	; (800ffc0 <_dtoa_r+0x920>)
 800fd02:	f7f0 fc99 	bl	8000638 <__aeabi_dmul>
 800fd06:	4606      	mov	r6, r0
 800fd08:	460f      	mov	r7, r1
 800fd0a:	e7ac      	b.n	800fc66 <_dtoa_r+0x5c6>
 800fd0c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fd10:	9d00      	ldr	r5, [sp, #0]
 800fd12:	4642      	mov	r2, r8
 800fd14:	464b      	mov	r3, r9
 800fd16:	4630      	mov	r0, r6
 800fd18:	4639      	mov	r1, r7
 800fd1a:	f7f0 fdb7 	bl	800088c <__aeabi_ddiv>
 800fd1e:	f7f0 ff3b 	bl	8000b98 <__aeabi_d2iz>
 800fd22:	9002      	str	r0, [sp, #8]
 800fd24:	f7f0 fc1e 	bl	8000564 <__aeabi_i2d>
 800fd28:	4642      	mov	r2, r8
 800fd2a:	464b      	mov	r3, r9
 800fd2c:	f7f0 fc84 	bl	8000638 <__aeabi_dmul>
 800fd30:	4602      	mov	r2, r0
 800fd32:	460b      	mov	r3, r1
 800fd34:	4630      	mov	r0, r6
 800fd36:	4639      	mov	r1, r7
 800fd38:	f7f0 fac6 	bl	80002c8 <__aeabi_dsub>
 800fd3c:	9e02      	ldr	r6, [sp, #8]
 800fd3e:	9f01      	ldr	r7, [sp, #4]
 800fd40:	3630      	adds	r6, #48	; 0x30
 800fd42:	f805 6b01 	strb.w	r6, [r5], #1
 800fd46:	9e00      	ldr	r6, [sp, #0]
 800fd48:	1bae      	subs	r6, r5, r6
 800fd4a:	42b7      	cmp	r7, r6
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	460b      	mov	r3, r1
 800fd50:	d137      	bne.n	800fdc2 <_dtoa_r+0x722>
 800fd52:	f7f0 fabb 	bl	80002cc <__adddf3>
 800fd56:	4642      	mov	r2, r8
 800fd58:	464b      	mov	r3, r9
 800fd5a:	4606      	mov	r6, r0
 800fd5c:	460f      	mov	r7, r1
 800fd5e:	f7f0 fefb 	bl	8000b58 <__aeabi_dcmpgt>
 800fd62:	b9c8      	cbnz	r0, 800fd98 <_dtoa_r+0x6f8>
 800fd64:	4642      	mov	r2, r8
 800fd66:	464b      	mov	r3, r9
 800fd68:	4630      	mov	r0, r6
 800fd6a:	4639      	mov	r1, r7
 800fd6c:	f7f0 fecc 	bl	8000b08 <__aeabi_dcmpeq>
 800fd70:	b110      	cbz	r0, 800fd78 <_dtoa_r+0x6d8>
 800fd72:	9b02      	ldr	r3, [sp, #8]
 800fd74:	07d9      	lsls	r1, r3, #31
 800fd76:	d40f      	bmi.n	800fd98 <_dtoa_r+0x6f8>
 800fd78:	4620      	mov	r0, r4
 800fd7a:	4659      	mov	r1, fp
 800fd7c:	f000 fe60 	bl	8010a40 <_Bfree>
 800fd80:	2300      	movs	r3, #0
 800fd82:	702b      	strb	r3, [r5, #0]
 800fd84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fd86:	f10a 0001 	add.w	r0, sl, #1
 800fd8a:	6018      	str	r0, [r3, #0]
 800fd8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	f43f acd8 	beq.w	800f744 <_dtoa_r+0xa4>
 800fd94:	601d      	str	r5, [r3, #0]
 800fd96:	e4d5      	b.n	800f744 <_dtoa_r+0xa4>
 800fd98:	f8cd a01c 	str.w	sl, [sp, #28]
 800fd9c:	462b      	mov	r3, r5
 800fd9e:	461d      	mov	r5, r3
 800fda0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fda4:	2a39      	cmp	r2, #57	; 0x39
 800fda6:	d108      	bne.n	800fdba <_dtoa_r+0x71a>
 800fda8:	9a00      	ldr	r2, [sp, #0]
 800fdaa:	429a      	cmp	r2, r3
 800fdac:	d1f7      	bne.n	800fd9e <_dtoa_r+0x6fe>
 800fdae:	9a07      	ldr	r2, [sp, #28]
 800fdb0:	9900      	ldr	r1, [sp, #0]
 800fdb2:	3201      	adds	r2, #1
 800fdb4:	9207      	str	r2, [sp, #28]
 800fdb6:	2230      	movs	r2, #48	; 0x30
 800fdb8:	700a      	strb	r2, [r1, #0]
 800fdba:	781a      	ldrb	r2, [r3, #0]
 800fdbc:	3201      	adds	r2, #1
 800fdbe:	701a      	strb	r2, [r3, #0]
 800fdc0:	e78c      	b.n	800fcdc <_dtoa_r+0x63c>
 800fdc2:	4b7f      	ldr	r3, [pc, #508]	; (800ffc0 <_dtoa_r+0x920>)
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	f7f0 fc37 	bl	8000638 <__aeabi_dmul>
 800fdca:	2200      	movs	r2, #0
 800fdcc:	2300      	movs	r3, #0
 800fdce:	4606      	mov	r6, r0
 800fdd0:	460f      	mov	r7, r1
 800fdd2:	f7f0 fe99 	bl	8000b08 <__aeabi_dcmpeq>
 800fdd6:	2800      	cmp	r0, #0
 800fdd8:	d09b      	beq.n	800fd12 <_dtoa_r+0x672>
 800fdda:	e7cd      	b.n	800fd78 <_dtoa_r+0x6d8>
 800fddc:	9a08      	ldr	r2, [sp, #32]
 800fdde:	2a00      	cmp	r2, #0
 800fde0:	f000 80c4 	beq.w	800ff6c <_dtoa_r+0x8cc>
 800fde4:	9a05      	ldr	r2, [sp, #20]
 800fde6:	2a01      	cmp	r2, #1
 800fde8:	f300 80a8 	bgt.w	800ff3c <_dtoa_r+0x89c>
 800fdec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fdee:	2a00      	cmp	r2, #0
 800fdf0:	f000 80a0 	beq.w	800ff34 <_dtoa_r+0x894>
 800fdf4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fdf8:	9e06      	ldr	r6, [sp, #24]
 800fdfa:	4645      	mov	r5, r8
 800fdfc:	9a04      	ldr	r2, [sp, #16]
 800fdfe:	2101      	movs	r1, #1
 800fe00:	441a      	add	r2, r3
 800fe02:	4620      	mov	r0, r4
 800fe04:	4498      	add	r8, r3
 800fe06:	9204      	str	r2, [sp, #16]
 800fe08:	f000 ff20 	bl	8010c4c <__i2b>
 800fe0c:	4607      	mov	r7, r0
 800fe0e:	2d00      	cmp	r5, #0
 800fe10:	dd0b      	ble.n	800fe2a <_dtoa_r+0x78a>
 800fe12:	9b04      	ldr	r3, [sp, #16]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	dd08      	ble.n	800fe2a <_dtoa_r+0x78a>
 800fe18:	42ab      	cmp	r3, r5
 800fe1a:	9a04      	ldr	r2, [sp, #16]
 800fe1c:	bfa8      	it	ge
 800fe1e:	462b      	movge	r3, r5
 800fe20:	eba8 0803 	sub.w	r8, r8, r3
 800fe24:	1aed      	subs	r5, r5, r3
 800fe26:	1ad3      	subs	r3, r2, r3
 800fe28:	9304      	str	r3, [sp, #16]
 800fe2a:	9b06      	ldr	r3, [sp, #24]
 800fe2c:	b1fb      	cbz	r3, 800fe6e <_dtoa_r+0x7ce>
 800fe2e:	9b08      	ldr	r3, [sp, #32]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	f000 809f 	beq.w	800ff74 <_dtoa_r+0x8d4>
 800fe36:	2e00      	cmp	r6, #0
 800fe38:	dd11      	ble.n	800fe5e <_dtoa_r+0x7be>
 800fe3a:	4639      	mov	r1, r7
 800fe3c:	4632      	mov	r2, r6
 800fe3e:	4620      	mov	r0, r4
 800fe40:	f000 ffc0 	bl	8010dc4 <__pow5mult>
 800fe44:	465a      	mov	r2, fp
 800fe46:	4601      	mov	r1, r0
 800fe48:	4607      	mov	r7, r0
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	f000 ff14 	bl	8010c78 <__multiply>
 800fe50:	4659      	mov	r1, fp
 800fe52:	9007      	str	r0, [sp, #28]
 800fe54:	4620      	mov	r0, r4
 800fe56:	f000 fdf3 	bl	8010a40 <_Bfree>
 800fe5a:	9b07      	ldr	r3, [sp, #28]
 800fe5c:	469b      	mov	fp, r3
 800fe5e:	9b06      	ldr	r3, [sp, #24]
 800fe60:	1b9a      	subs	r2, r3, r6
 800fe62:	d004      	beq.n	800fe6e <_dtoa_r+0x7ce>
 800fe64:	4659      	mov	r1, fp
 800fe66:	4620      	mov	r0, r4
 800fe68:	f000 ffac 	bl	8010dc4 <__pow5mult>
 800fe6c:	4683      	mov	fp, r0
 800fe6e:	2101      	movs	r1, #1
 800fe70:	4620      	mov	r0, r4
 800fe72:	f000 feeb 	bl	8010c4c <__i2b>
 800fe76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	4606      	mov	r6, r0
 800fe7c:	dd7c      	ble.n	800ff78 <_dtoa_r+0x8d8>
 800fe7e:	461a      	mov	r2, r3
 800fe80:	4601      	mov	r1, r0
 800fe82:	4620      	mov	r0, r4
 800fe84:	f000 ff9e 	bl	8010dc4 <__pow5mult>
 800fe88:	9b05      	ldr	r3, [sp, #20]
 800fe8a:	2b01      	cmp	r3, #1
 800fe8c:	4606      	mov	r6, r0
 800fe8e:	dd76      	ble.n	800ff7e <_dtoa_r+0x8de>
 800fe90:	2300      	movs	r3, #0
 800fe92:	9306      	str	r3, [sp, #24]
 800fe94:	6933      	ldr	r3, [r6, #16]
 800fe96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fe9a:	6918      	ldr	r0, [r3, #16]
 800fe9c:	f000 fe86 	bl	8010bac <__hi0bits>
 800fea0:	f1c0 0020 	rsb	r0, r0, #32
 800fea4:	9b04      	ldr	r3, [sp, #16]
 800fea6:	4418      	add	r0, r3
 800fea8:	f010 001f 	ands.w	r0, r0, #31
 800feac:	f000 8086 	beq.w	800ffbc <_dtoa_r+0x91c>
 800feb0:	f1c0 0320 	rsb	r3, r0, #32
 800feb4:	2b04      	cmp	r3, #4
 800feb6:	dd7f      	ble.n	800ffb8 <_dtoa_r+0x918>
 800feb8:	f1c0 001c 	rsb	r0, r0, #28
 800febc:	9b04      	ldr	r3, [sp, #16]
 800febe:	4403      	add	r3, r0
 800fec0:	4480      	add	r8, r0
 800fec2:	4405      	add	r5, r0
 800fec4:	9304      	str	r3, [sp, #16]
 800fec6:	f1b8 0f00 	cmp.w	r8, #0
 800feca:	dd05      	ble.n	800fed8 <_dtoa_r+0x838>
 800fecc:	4659      	mov	r1, fp
 800fece:	4642      	mov	r2, r8
 800fed0:	4620      	mov	r0, r4
 800fed2:	f000 ffd1 	bl	8010e78 <__lshift>
 800fed6:	4683      	mov	fp, r0
 800fed8:	9b04      	ldr	r3, [sp, #16]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	dd05      	ble.n	800feea <_dtoa_r+0x84a>
 800fede:	4631      	mov	r1, r6
 800fee0:	461a      	mov	r2, r3
 800fee2:	4620      	mov	r0, r4
 800fee4:	f000 ffc8 	bl	8010e78 <__lshift>
 800fee8:	4606      	mov	r6, r0
 800feea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800feec:	2b00      	cmp	r3, #0
 800feee:	d069      	beq.n	800ffc4 <_dtoa_r+0x924>
 800fef0:	4631      	mov	r1, r6
 800fef2:	4658      	mov	r0, fp
 800fef4:	f001 f82c 	bl	8010f50 <__mcmp>
 800fef8:	2800      	cmp	r0, #0
 800fefa:	da63      	bge.n	800ffc4 <_dtoa_r+0x924>
 800fefc:	2300      	movs	r3, #0
 800fefe:	4659      	mov	r1, fp
 800ff00:	220a      	movs	r2, #10
 800ff02:	4620      	mov	r0, r4
 800ff04:	f000 fdbe 	bl	8010a84 <__multadd>
 800ff08:	9b08      	ldr	r3, [sp, #32]
 800ff0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff0e:	4683      	mov	fp, r0
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	f000 818f 	beq.w	8010234 <_dtoa_r+0xb94>
 800ff16:	4639      	mov	r1, r7
 800ff18:	2300      	movs	r3, #0
 800ff1a:	220a      	movs	r2, #10
 800ff1c:	4620      	mov	r0, r4
 800ff1e:	f000 fdb1 	bl	8010a84 <__multadd>
 800ff22:	f1b9 0f00 	cmp.w	r9, #0
 800ff26:	4607      	mov	r7, r0
 800ff28:	f300 808e 	bgt.w	8010048 <_dtoa_r+0x9a8>
 800ff2c:	9b05      	ldr	r3, [sp, #20]
 800ff2e:	2b02      	cmp	r3, #2
 800ff30:	dc50      	bgt.n	800ffd4 <_dtoa_r+0x934>
 800ff32:	e089      	b.n	8010048 <_dtoa_r+0x9a8>
 800ff34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ff36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ff3a:	e75d      	b.n	800fdf8 <_dtoa_r+0x758>
 800ff3c:	9b01      	ldr	r3, [sp, #4]
 800ff3e:	1e5e      	subs	r6, r3, #1
 800ff40:	9b06      	ldr	r3, [sp, #24]
 800ff42:	42b3      	cmp	r3, r6
 800ff44:	bfbf      	itttt	lt
 800ff46:	9b06      	ldrlt	r3, [sp, #24]
 800ff48:	9606      	strlt	r6, [sp, #24]
 800ff4a:	1af2      	sublt	r2, r6, r3
 800ff4c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800ff4e:	bfb6      	itet	lt
 800ff50:	189b      	addlt	r3, r3, r2
 800ff52:	1b9e      	subge	r6, r3, r6
 800ff54:	930d      	strlt	r3, [sp, #52]	; 0x34
 800ff56:	9b01      	ldr	r3, [sp, #4]
 800ff58:	bfb8      	it	lt
 800ff5a:	2600      	movlt	r6, #0
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	bfb5      	itete	lt
 800ff60:	eba8 0503 	sublt.w	r5, r8, r3
 800ff64:	9b01      	ldrge	r3, [sp, #4]
 800ff66:	2300      	movlt	r3, #0
 800ff68:	4645      	movge	r5, r8
 800ff6a:	e747      	b.n	800fdfc <_dtoa_r+0x75c>
 800ff6c:	9e06      	ldr	r6, [sp, #24]
 800ff6e:	9f08      	ldr	r7, [sp, #32]
 800ff70:	4645      	mov	r5, r8
 800ff72:	e74c      	b.n	800fe0e <_dtoa_r+0x76e>
 800ff74:	9a06      	ldr	r2, [sp, #24]
 800ff76:	e775      	b.n	800fe64 <_dtoa_r+0x7c4>
 800ff78:	9b05      	ldr	r3, [sp, #20]
 800ff7a:	2b01      	cmp	r3, #1
 800ff7c:	dc18      	bgt.n	800ffb0 <_dtoa_r+0x910>
 800ff7e:	9b02      	ldr	r3, [sp, #8]
 800ff80:	b9b3      	cbnz	r3, 800ffb0 <_dtoa_r+0x910>
 800ff82:	9b03      	ldr	r3, [sp, #12]
 800ff84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ff88:	b9a3      	cbnz	r3, 800ffb4 <_dtoa_r+0x914>
 800ff8a:	9b03      	ldr	r3, [sp, #12]
 800ff8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ff90:	0d1b      	lsrs	r3, r3, #20
 800ff92:	051b      	lsls	r3, r3, #20
 800ff94:	b12b      	cbz	r3, 800ffa2 <_dtoa_r+0x902>
 800ff96:	9b04      	ldr	r3, [sp, #16]
 800ff98:	3301      	adds	r3, #1
 800ff9a:	9304      	str	r3, [sp, #16]
 800ff9c:	f108 0801 	add.w	r8, r8, #1
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	9306      	str	r3, [sp, #24]
 800ffa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	f47f af74 	bne.w	800fe94 <_dtoa_r+0x7f4>
 800ffac:	2001      	movs	r0, #1
 800ffae:	e779      	b.n	800fea4 <_dtoa_r+0x804>
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	e7f6      	b.n	800ffa2 <_dtoa_r+0x902>
 800ffb4:	9b02      	ldr	r3, [sp, #8]
 800ffb6:	e7f4      	b.n	800ffa2 <_dtoa_r+0x902>
 800ffb8:	d085      	beq.n	800fec6 <_dtoa_r+0x826>
 800ffba:	4618      	mov	r0, r3
 800ffbc:	301c      	adds	r0, #28
 800ffbe:	e77d      	b.n	800febc <_dtoa_r+0x81c>
 800ffc0:	40240000 	.word	0x40240000
 800ffc4:	9b01      	ldr	r3, [sp, #4]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	dc38      	bgt.n	801003c <_dtoa_r+0x99c>
 800ffca:	9b05      	ldr	r3, [sp, #20]
 800ffcc:	2b02      	cmp	r3, #2
 800ffce:	dd35      	ble.n	801003c <_dtoa_r+0x99c>
 800ffd0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ffd4:	f1b9 0f00 	cmp.w	r9, #0
 800ffd8:	d10d      	bne.n	800fff6 <_dtoa_r+0x956>
 800ffda:	4631      	mov	r1, r6
 800ffdc:	464b      	mov	r3, r9
 800ffde:	2205      	movs	r2, #5
 800ffe0:	4620      	mov	r0, r4
 800ffe2:	f000 fd4f 	bl	8010a84 <__multadd>
 800ffe6:	4601      	mov	r1, r0
 800ffe8:	4606      	mov	r6, r0
 800ffea:	4658      	mov	r0, fp
 800ffec:	f000 ffb0 	bl	8010f50 <__mcmp>
 800fff0:	2800      	cmp	r0, #0
 800fff2:	f73f adbd 	bgt.w	800fb70 <_dtoa_r+0x4d0>
 800fff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fff8:	9d00      	ldr	r5, [sp, #0]
 800fffa:	ea6f 0a03 	mvn.w	sl, r3
 800fffe:	f04f 0800 	mov.w	r8, #0
 8010002:	4631      	mov	r1, r6
 8010004:	4620      	mov	r0, r4
 8010006:	f000 fd1b 	bl	8010a40 <_Bfree>
 801000a:	2f00      	cmp	r7, #0
 801000c:	f43f aeb4 	beq.w	800fd78 <_dtoa_r+0x6d8>
 8010010:	f1b8 0f00 	cmp.w	r8, #0
 8010014:	d005      	beq.n	8010022 <_dtoa_r+0x982>
 8010016:	45b8      	cmp	r8, r7
 8010018:	d003      	beq.n	8010022 <_dtoa_r+0x982>
 801001a:	4641      	mov	r1, r8
 801001c:	4620      	mov	r0, r4
 801001e:	f000 fd0f 	bl	8010a40 <_Bfree>
 8010022:	4639      	mov	r1, r7
 8010024:	4620      	mov	r0, r4
 8010026:	f000 fd0b 	bl	8010a40 <_Bfree>
 801002a:	e6a5      	b.n	800fd78 <_dtoa_r+0x6d8>
 801002c:	2600      	movs	r6, #0
 801002e:	4637      	mov	r7, r6
 8010030:	e7e1      	b.n	800fff6 <_dtoa_r+0x956>
 8010032:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010034:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010038:	4637      	mov	r7, r6
 801003a:	e599      	b.n	800fb70 <_dtoa_r+0x4d0>
 801003c:	9b08      	ldr	r3, [sp, #32]
 801003e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010042:	2b00      	cmp	r3, #0
 8010044:	f000 80fd 	beq.w	8010242 <_dtoa_r+0xba2>
 8010048:	2d00      	cmp	r5, #0
 801004a:	dd05      	ble.n	8010058 <_dtoa_r+0x9b8>
 801004c:	4639      	mov	r1, r7
 801004e:	462a      	mov	r2, r5
 8010050:	4620      	mov	r0, r4
 8010052:	f000 ff11 	bl	8010e78 <__lshift>
 8010056:	4607      	mov	r7, r0
 8010058:	9b06      	ldr	r3, [sp, #24]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d05c      	beq.n	8010118 <_dtoa_r+0xa78>
 801005e:	6879      	ldr	r1, [r7, #4]
 8010060:	4620      	mov	r0, r4
 8010062:	f000 fcad 	bl	80109c0 <_Balloc>
 8010066:	4605      	mov	r5, r0
 8010068:	b928      	cbnz	r0, 8010076 <_dtoa_r+0x9d6>
 801006a:	4b80      	ldr	r3, [pc, #512]	; (801026c <_dtoa_r+0xbcc>)
 801006c:	4602      	mov	r2, r0
 801006e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010072:	f7ff bb2e 	b.w	800f6d2 <_dtoa_r+0x32>
 8010076:	693a      	ldr	r2, [r7, #16]
 8010078:	3202      	adds	r2, #2
 801007a:	0092      	lsls	r2, r2, #2
 801007c:	f107 010c 	add.w	r1, r7, #12
 8010080:	300c      	adds	r0, #12
 8010082:	f7fd fb6b 	bl	800d75c <memcpy>
 8010086:	2201      	movs	r2, #1
 8010088:	4629      	mov	r1, r5
 801008a:	4620      	mov	r0, r4
 801008c:	f000 fef4 	bl	8010e78 <__lshift>
 8010090:	9b00      	ldr	r3, [sp, #0]
 8010092:	3301      	adds	r3, #1
 8010094:	9301      	str	r3, [sp, #4]
 8010096:	9b00      	ldr	r3, [sp, #0]
 8010098:	444b      	add	r3, r9
 801009a:	9307      	str	r3, [sp, #28]
 801009c:	9b02      	ldr	r3, [sp, #8]
 801009e:	f003 0301 	and.w	r3, r3, #1
 80100a2:	46b8      	mov	r8, r7
 80100a4:	9306      	str	r3, [sp, #24]
 80100a6:	4607      	mov	r7, r0
 80100a8:	9b01      	ldr	r3, [sp, #4]
 80100aa:	4631      	mov	r1, r6
 80100ac:	3b01      	subs	r3, #1
 80100ae:	4658      	mov	r0, fp
 80100b0:	9302      	str	r3, [sp, #8]
 80100b2:	f7ff fa69 	bl	800f588 <quorem>
 80100b6:	4603      	mov	r3, r0
 80100b8:	3330      	adds	r3, #48	; 0x30
 80100ba:	9004      	str	r0, [sp, #16]
 80100bc:	4641      	mov	r1, r8
 80100be:	4658      	mov	r0, fp
 80100c0:	9308      	str	r3, [sp, #32]
 80100c2:	f000 ff45 	bl	8010f50 <__mcmp>
 80100c6:	463a      	mov	r2, r7
 80100c8:	4681      	mov	r9, r0
 80100ca:	4631      	mov	r1, r6
 80100cc:	4620      	mov	r0, r4
 80100ce:	f000 ff5b 	bl	8010f88 <__mdiff>
 80100d2:	68c2      	ldr	r2, [r0, #12]
 80100d4:	9b08      	ldr	r3, [sp, #32]
 80100d6:	4605      	mov	r5, r0
 80100d8:	bb02      	cbnz	r2, 801011c <_dtoa_r+0xa7c>
 80100da:	4601      	mov	r1, r0
 80100dc:	4658      	mov	r0, fp
 80100de:	f000 ff37 	bl	8010f50 <__mcmp>
 80100e2:	9b08      	ldr	r3, [sp, #32]
 80100e4:	4602      	mov	r2, r0
 80100e6:	4629      	mov	r1, r5
 80100e8:	4620      	mov	r0, r4
 80100ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80100ee:	f000 fca7 	bl	8010a40 <_Bfree>
 80100f2:	9b05      	ldr	r3, [sp, #20]
 80100f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80100f6:	9d01      	ldr	r5, [sp, #4]
 80100f8:	ea43 0102 	orr.w	r1, r3, r2
 80100fc:	9b06      	ldr	r3, [sp, #24]
 80100fe:	430b      	orrs	r3, r1
 8010100:	9b08      	ldr	r3, [sp, #32]
 8010102:	d10d      	bne.n	8010120 <_dtoa_r+0xa80>
 8010104:	2b39      	cmp	r3, #57	; 0x39
 8010106:	d029      	beq.n	801015c <_dtoa_r+0xabc>
 8010108:	f1b9 0f00 	cmp.w	r9, #0
 801010c:	dd01      	ble.n	8010112 <_dtoa_r+0xa72>
 801010e:	9b04      	ldr	r3, [sp, #16]
 8010110:	3331      	adds	r3, #49	; 0x31
 8010112:	9a02      	ldr	r2, [sp, #8]
 8010114:	7013      	strb	r3, [r2, #0]
 8010116:	e774      	b.n	8010002 <_dtoa_r+0x962>
 8010118:	4638      	mov	r0, r7
 801011a:	e7b9      	b.n	8010090 <_dtoa_r+0x9f0>
 801011c:	2201      	movs	r2, #1
 801011e:	e7e2      	b.n	80100e6 <_dtoa_r+0xa46>
 8010120:	f1b9 0f00 	cmp.w	r9, #0
 8010124:	db06      	blt.n	8010134 <_dtoa_r+0xa94>
 8010126:	9905      	ldr	r1, [sp, #20]
 8010128:	ea41 0909 	orr.w	r9, r1, r9
 801012c:	9906      	ldr	r1, [sp, #24]
 801012e:	ea59 0101 	orrs.w	r1, r9, r1
 8010132:	d120      	bne.n	8010176 <_dtoa_r+0xad6>
 8010134:	2a00      	cmp	r2, #0
 8010136:	ddec      	ble.n	8010112 <_dtoa_r+0xa72>
 8010138:	4659      	mov	r1, fp
 801013a:	2201      	movs	r2, #1
 801013c:	4620      	mov	r0, r4
 801013e:	9301      	str	r3, [sp, #4]
 8010140:	f000 fe9a 	bl	8010e78 <__lshift>
 8010144:	4631      	mov	r1, r6
 8010146:	4683      	mov	fp, r0
 8010148:	f000 ff02 	bl	8010f50 <__mcmp>
 801014c:	2800      	cmp	r0, #0
 801014e:	9b01      	ldr	r3, [sp, #4]
 8010150:	dc02      	bgt.n	8010158 <_dtoa_r+0xab8>
 8010152:	d1de      	bne.n	8010112 <_dtoa_r+0xa72>
 8010154:	07da      	lsls	r2, r3, #31
 8010156:	d5dc      	bpl.n	8010112 <_dtoa_r+0xa72>
 8010158:	2b39      	cmp	r3, #57	; 0x39
 801015a:	d1d8      	bne.n	801010e <_dtoa_r+0xa6e>
 801015c:	9a02      	ldr	r2, [sp, #8]
 801015e:	2339      	movs	r3, #57	; 0x39
 8010160:	7013      	strb	r3, [r2, #0]
 8010162:	462b      	mov	r3, r5
 8010164:	461d      	mov	r5, r3
 8010166:	3b01      	subs	r3, #1
 8010168:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801016c:	2a39      	cmp	r2, #57	; 0x39
 801016e:	d050      	beq.n	8010212 <_dtoa_r+0xb72>
 8010170:	3201      	adds	r2, #1
 8010172:	701a      	strb	r2, [r3, #0]
 8010174:	e745      	b.n	8010002 <_dtoa_r+0x962>
 8010176:	2a00      	cmp	r2, #0
 8010178:	dd03      	ble.n	8010182 <_dtoa_r+0xae2>
 801017a:	2b39      	cmp	r3, #57	; 0x39
 801017c:	d0ee      	beq.n	801015c <_dtoa_r+0xabc>
 801017e:	3301      	adds	r3, #1
 8010180:	e7c7      	b.n	8010112 <_dtoa_r+0xa72>
 8010182:	9a01      	ldr	r2, [sp, #4]
 8010184:	9907      	ldr	r1, [sp, #28]
 8010186:	f802 3c01 	strb.w	r3, [r2, #-1]
 801018a:	428a      	cmp	r2, r1
 801018c:	d02a      	beq.n	80101e4 <_dtoa_r+0xb44>
 801018e:	4659      	mov	r1, fp
 8010190:	2300      	movs	r3, #0
 8010192:	220a      	movs	r2, #10
 8010194:	4620      	mov	r0, r4
 8010196:	f000 fc75 	bl	8010a84 <__multadd>
 801019a:	45b8      	cmp	r8, r7
 801019c:	4683      	mov	fp, r0
 801019e:	f04f 0300 	mov.w	r3, #0
 80101a2:	f04f 020a 	mov.w	r2, #10
 80101a6:	4641      	mov	r1, r8
 80101a8:	4620      	mov	r0, r4
 80101aa:	d107      	bne.n	80101bc <_dtoa_r+0xb1c>
 80101ac:	f000 fc6a 	bl	8010a84 <__multadd>
 80101b0:	4680      	mov	r8, r0
 80101b2:	4607      	mov	r7, r0
 80101b4:	9b01      	ldr	r3, [sp, #4]
 80101b6:	3301      	adds	r3, #1
 80101b8:	9301      	str	r3, [sp, #4]
 80101ba:	e775      	b.n	80100a8 <_dtoa_r+0xa08>
 80101bc:	f000 fc62 	bl	8010a84 <__multadd>
 80101c0:	4639      	mov	r1, r7
 80101c2:	4680      	mov	r8, r0
 80101c4:	2300      	movs	r3, #0
 80101c6:	220a      	movs	r2, #10
 80101c8:	4620      	mov	r0, r4
 80101ca:	f000 fc5b 	bl	8010a84 <__multadd>
 80101ce:	4607      	mov	r7, r0
 80101d0:	e7f0      	b.n	80101b4 <_dtoa_r+0xb14>
 80101d2:	f1b9 0f00 	cmp.w	r9, #0
 80101d6:	9a00      	ldr	r2, [sp, #0]
 80101d8:	bfcc      	ite	gt
 80101da:	464d      	movgt	r5, r9
 80101dc:	2501      	movle	r5, #1
 80101de:	4415      	add	r5, r2
 80101e0:	f04f 0800 	mov.w	r8, #0
 80101e4:	4659      	mov	r1, fp
 80101e6:	2201      	movs	r2, #1
 80101e8:	4620      	mov	r0, r4
 80101ea:	9301      	str	r3, [sp, #4]
 80101ec:	f000 fe44 	bl	8010e78 <__lshift>
 80101f0:	4631      	mov	r1, r6
 80101f2:	4683      	mov	fp, r0
 80101f4:	f000 feac 	bl	8010f50 <__mcmp>
 80101f8:	2800      	cmp	r0, #0
 80101fa:	dcb2      	bgt.n	8010162 <_dtoa_r+0xac2>
 80101fc:	d102      	bne.n	8010204 <_dtoa_r+0xb64>
 80101fe:	9b01      	ldr	r3, [sp, #4]
 8010200:	07db      	lsls	r3, r3, #31
 8010202:	d4ae      	bmi.n	8010162 <_dtoa_r+0xac2>
 8010204:	462b      	mov	r3, r5
 8010206:	461d      	mov	r5, r3
 8010208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801020c:	2a30      	cmp	r2, #48	; 0x30
 801020e:	d0fa      	beq.n	8010206 <_dtoa_r+0xb66>
 8010210:	e6f7      	b.n	8010002 <_dtoa_r+0x962>
 8010212:	9a00      	ldr	r2, [sp, #0]
 8010214:	429a      	cmp	r2, r3
 8010216:	d1a5      	bne.n	8010164 <_dtoa_r+0xac4>
 8010218:	f10a 0a01 	add.w	sl, sl, #1
 801021c:	2331      	movs	r3, #49	; 0x31
 801021e:	e779      	b.n	8010114 <_dtoa_r+0xa74>
 8010220:	4b13      	ldr	r3, [pc, #76]	; (8010270 <_dtoa_r+0xbd0>)
 8010222:	f7ff baaf 	b.w	800f784 <_dtoa_r+0xe4>
 8010226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010228:	2b00      	cmp	r3, #0
 801022a:	f47f aa86 	bne.w	800f73a <_dtoa_r+0x9a>
 801022e:	4b11      	ldr	r3, [pc, #68]	; (8010274 <_dtoa_r+0xbd4>)
 8010230:	f7ff baa8 	b.w	800f784 <_dtoa_r+0xe4>
 8010234:	f1b9 0f00 	cmp.w	r9, #0
 8010238:	dc03      	bgt.n	8010242 <_dtoa_r+0xba2>
 801023a:	9b05      	ldr	r3, [sp, #20]
 801023c:	2b02      	cmp	r3, #2
 801023e:	f73f aec9 	bgt.w	800ffd4 <_dtoa_r+0x934>
 8010242:	9d00      	ldr	r5, [sp, #0]
 8010244:	4631      	mov	r1, r6
 8010246:	4658      	mov	r0, fp
 8010248:	f7ff f99e 	bl	800f588 <quorem>
 801024c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010250:	f805 3b01 	strb.w	r3, [r5], #1
 8010254:	9a00      	ldr	r2, [sp, #0]
 8010256:	1aaa      	subs	r2, r5, r2
 8010258:	4591      	cmp	r9, r2
 801025a:	ddba      	ble.n	80101d2 <_dtoa_r+0xb32>
 801025c:	4659      	mov	r1, fp
 801025e:	2300      	movs	r3, #0
 8010260:	220a      	movs	r2, #10
 8010262:	4620      	mov	r0, r4
 8010264:	f000 fc0e 	bl	8010a84 <__multadd>
 8010268:	4683      	mov	fp, r0
 801026a:	e7eb      	b.n	8010244 <_dtoa_r+0xba4>
 801026c:	08013074 	.word	0x08013074
 8010270:	08013279 	.word	0x08013279
 8010274:	08012ff1 	.word	0x08012ff1

08010278 <rshift>:
 8010278:	6903      	ldr	r3, [r0, #16]
 801027a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801027e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010282:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010286:	f100 0414 	add.w	r4, r0, #20
 801028a:	dd45      	ble.n	8010318 <rshift+0xa0>
 801028c:	f011 011f 	ands.w	r1, r1, #31
 8010290:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010294:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010298:	d10c      	bne.n	80102b4 <rshift+0x3c>
 801029a:	f100 0710 	add.w	r7, r0, #16
 801029e:	4629      	mov	r1, r5
 80102a0:	42b1      	cmp	r1, r6
 80102a2:	d334      	bcc.n	801030e <rshift+0x96>
 80102a4:	1a9b      	subs	r3, r3, r2
 80102a6:	009b      	lsls	r3, r3, #2
 80102a8:	1eea      	subs	r2, r5, #3
 80102aa:	4296      	cmp	r6, r2
 80102ac:	bf38      	it	cc
 80102ae:	2300      	movcc	r3, #0
 80102b0:	4423      	add	r3, r4
 80102b2:	e015      	b.n	80102e0 <rshift+0x68>
 80102b4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80102b8:	f1c1 0820 	rsb	r8, r1, #32
 80102bc:	40cf      	lsrs	r7, r1
 80102be:	f105 0e04 	add.w	lr, r5, #4
 80102c2:	46a1      	mov	r9, r4
 80102c4:	4576      	cmp	r6, lr
 80102c6:	46f4      	mov	ip, lr
 80102c8:	d815      	bhi.n	80102f6 <rshift+0x7e>
 80102ca:	1a9b      	subs	r3, r3, r2
 80102cc:	009a      	lsls	r2, r3, #2
 80102ce:	3a04      	subs	r2, #4
 80102d0:	3501      	adds	r5, #1
 80102d2:	42ae      	cmp	r6, r5
 80102d4:	bf38      	it	cc
 80102d6:	2200      	movcc	r2, #0
 80102d8:	18a3      	adds	r3, r4, r2
 80102da:	50a7      	str	r7, [r4, r2]
 80102dc:	b107      	cbz	r7, 80102e0 <rshift+0x68>
 80102de:	3304      	adds	r3, #4
 80102e0:	1b1a      	subs	r2, r3, r4
 80102e2:	42a3      	cmp	r3, r4
 80102e4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80102e8:	bf08      	it	eq
 80102ea:	2300      	moveq	r3, #0
 80102ec:	6102      	str	r2, [r0, #16]
 80102ee:	bf08      	it	eq
 80102f0:	6143      	streq	r3, [r0, #20]
 80102f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102f6:	f8dc c000 	ldr.w	ip, [ip]
 80102fa:	fa0c fc08 	lsl.w	ip, ip, r8
 80102fe:	ea4c 0707 	orr.w	r7, ip, r7
 8010302:	f849 7b04 	str.w	r7, [r9], #4
 8010306:	f85e 7b04 	ldr.w	r7, [lr], #4
 801030a:	40cf      	lsrs	r7, r1
 801030c:	e7da      	b.n	80102c4 <rshift+0x4c>
 801030e:	f851 cb04 	ldr.w	ip, [r1], #4
 8010312:	f847 cf04 	str.w	ip, [r7, #4]!
 8010316:	e7c3      	b.n	80102a0 <rshift+0x28>
 8010318:	4623      	mov	r3, r4
 801031a:	e7e1      	b.n	80102e0 <rshift+0x68>

0801031c <__hexdig_fun>:
 801031c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010320:	2b09      	cmp	r3, #9
 8010322:	d802      	bhi.n	801032a <__hexdig_fun+0xe>
 8010324:	3820      	subs	r0, #32
 8010326:	b2c0      	uxtb	r0, r0
 8010328:	4770      	bx	lr
 801032a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801032e:	2b05      	cmp	r3, #5
 8010330:	d801      	bhi.n	8010336 <__hexdig_fun+0x1a>
 8010332:	3847      	subs	r0, #71	; 0x47
 8010334:	e7f7      	b.n	8010326 <__hexdig_fun+0xa>
 8010336:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801033a:	2b05      	cmp	r3, #5
 801033c:	d801      	bhi.n	8010342 <__hexdig_fun+0x26>
 801033e:	3827      	subs	r0, #39	; 0x27
 8010340:	e7f1      	b.n	8010326 <__hexdig_fun+0xa>
 8010342:	2000      	movs	r0, #0
 8010344:	4770      	bx	lr
	...

08010348 <__gethex>:
 8010348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801034c:	ed2d 8b02 	vpush	{d8}
 8010350:	b089      	sub	sp, #36	; 0x24
 8010352:	ee08 0a10 	vmov	s16, r0
 8010356:	9304      	str	r3, [sp, #16]
 8010358:	4bbc      	ldr	r3, [pc, #752]	; (801064c <__gethex+0x304>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	9301      	str	r3, [sp, #4]
 801035e:	4618      	mov	r0, r3
 8010360:	468b      	mov	fp, r1
 8010362:	4690      	mov	r8, r2
 8010364:	f7ef ffa4 	bl	80002b0 <strlen>
 8010368:	9b01      	ldr	r3, [sp, #4]
 801036a:	f8db 2000 	ldr.w	r2, [fp]
 801036e:	4403      	add	r3, r0
 8010370:	4682      	mov	sl, r0
 8010372:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010376:	9305      	str	r3, [sp, #20]
 8010378:	1c93      	adds	r3, r2, #2
 801037a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801037e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010382:	32fe      	adds	r2, #254	; 0xfe
 8010384:	18d1      	adds	r1, r2, r3
 8010386:	461f      	mov	r7, r3
 8010388:	f813 0b01 	ldrb.w	r0, [r3], #1
 801038c:	9100      	str	r1, [sp, #0]
 801038e:	2830      	cmp	r0, #48	; 0x30
 8010390:	d0f8      	beq.n	8010384 <__gethex+0x3c>
 8010392:	f7ff ffc3 	bl	801031c <__hexdig_fun>
 8010396:	4604      	mov	r4, r0
 8010398:	2800      	cmp	r0, #0
 801039a:	d13a      	bne.n	8010412 <__gethex+0xca>
 801039c:	9901      	ldr	r1, [sp, #4]
 801039e:	4652      	mov	r2, sl
 80103a0:	4638      	mov	r0, r7
 80103a2:	f001 fc9d 	bl	8011ce0 <strncmp>
 80103a6:	4605      	mov	r5, r0
 80103a8:	2800      	cmp	r0, #0
 80103aa:	d168      	bne.n	801047e <__gethex+0x136>
 80103ac:	f817 000a 	ldrb.w	r0, [r7, sl]
 80103b0:	eb07 060a 	add.w	r6, r7, sl
 80103b4:	f7ff ffb2 	bl	801031c <__hexdig_fun>
 80103b8:	2800      	cmp	r0, #0
 80103ba:	d062      	beq.n	8010482 <__gethex+0x13a>
 80103bc:	4633      	mov	r3, r6
 80103be:	7818      	ldrb	r0, [r3, #0]
 80103c0:	2830      	cmp	r0, #48	; 0x30
 80103c2:	461f      	mov	r7, r3
 80103c4:	f103 0301 	add.w	r3, r3, #1
 80103c8:	d0f9      	beq.n	80103be <__gethex+0x76>
 80103ca:	f7ff ffa7 	bl	801031c <__hexdig_fun>
 80103ce:	2301      	movs	r3, #1
 80103d0:	fab0 f480 	clz	r4, r0
 80103d4:	0964      	lsrs	r4, r4, #5
 80103d6:	4635      	mov	r5, r6
 80103d8:	9300      	str	r3, [sp, #0]
 80103da:	463a      	mov	r2, r7
 80103dc:	4616      	mov	r6, r2
 80103de:	3201      	adds	r2, #1
 80103e0:	7830      	ldrb	r0, [r6, #0]
 80103e2:	f7ff ff9b 	bl	801031c <__hexdig_fun>
 80103e6:	2800      	cmp	r0, #0
 80103e8:	d1f8      	bne.n	80103dc <__gethex+0x94>
 80103ea:	9901      	ldr	r1, [sp, #4]
 80103ec:	4652      	mov	r2, sl
 80103ee:	4630      	mov	r0, r6
 80103f0:	f001 fc76 	bl	8011ce0 <strncmp>
 80103f4:	b980      	cbnz	r0, 8010418 <__gethex+0xd0>
 80103f6:	b94d      	cbnz	r5, 801040c <__gethex+0xc4>
 80103f8:	eb06 050a 	add.w	r5, r6, sl
 80103fc:	462a      	mov	r2, r5
 80103fe:	4616      	mov	r6, r2
 8010400:	3201      	adds	r2, #1
 8010402:	7830      	ldrb	r0, [r6, #0]
 8010404:	f7ff ff8a 	bl	801031c <__hexdig_fun>
 8010408:	2800      	cmp	r0, #0
 801040a:	d1f8      	bne.n	80103fe <__gethex+0xb6>
 801040c:	1bad      	subs	r5, r5, r6
 801040e:	00ad      	lsls	r5, r5, #2
 8010410:	e004      	b.n	801041c <__gethex+0xd4>
 8010412:	2400      	movs	r4, #0
 8010414:	4625      	mov	r5, r4
 8010416:	e7e0      	b.n	80103da <__gethex+0x92>
 8010418:	2d00      	cmp	r5, #0
 801041a:	d1f7      	bne.n	801040c <__gethex+0xc4>
 801041c:	7833      	ldrb	r3, [r6, #0]
 801041e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010422:	2b50      	cmp	r3, #80	; 0x50
 8010424:	d13b      	bne.n	801049e <__gethex+0x156>
 8010426:	7873      	ldrb	r3, [r6, #1]
 8010428:	2b2b      	cmp	r3, #43	; 0x2b
 801042a:	d02c      	beq.n	8010486 <__gethex+0x13e>
 801042c:	2b2d      	cmp	r3, #45	; 0x2d
 801042e:	d02e      	beq.n	801048e <__gethex+0x146>
 8010430:	1c71      	adds	r1, r6, #1
 8010432:	f04f 0900 	mov.w	r9, #0
 8010436:	7808      	ldrb	r0, [r1, #0]
 8010438:	f7ff ff70 	bl	801031c <__hexdig_fun>
 801043c:	1e43      	subs	r3, r0, #1
 801043e:	b2db      	uxtb	r3, r3
 8010440:	2b18      	cmp	r3, #24
 8010442:	d82c      	bhi.n	801049e <__gethex+0x156>
 8010444:	f1a0 0210 	sub.w	r2, r0, #16
 8010448:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801044c:	f7ff ff66 	bl	801031c <__hexdig_fun>
 8010450:	1e43      	subs	r3, r0, #1
 8010452:	b2db      	uxtb	r3, r3
 8010454:	2b18      	cmp	r3, #24
 8010456:	d91d      	bls.n	8010494 <__gethex+0x14c>
 8010458:	f1b9 0f00 	cmp.w	r9, #0
 801045c:	d000      	beq.n	8010460 <__gethex+0x118>
 801045e:	4252      	negs	r2, r2
 8010460:	4415      	add	r5, r2
 8010462:	f8cb 1000 	str.w	r1, [fp]
 8010466:	b1e4      	cbz	r4, 80104a2 <__gethex+0x15a>
 8010468:	9b00      	ldr	r3, [sp, #0]
 801046a:	2b00      	cmp	r3, #0
 801046c:	bf14      	ite	ne
 801046e:	2700      	movne	r7, #0
 8010470:	2706      	moveq	r7, #6
 8010472:	4638      	mov	r0, r7
 8010474:	b009      	add	sp, #36	; 0x24
 8010476:	ecbd 8b02 	vpop	{d8}
 801047a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801047e:	463e      	mov	r6, r7
 8010480:	4625      	mov	r5, r4
 8010482:	2401      	movs	r4, #1
 8010484:	e7ca      	b.n	801041c <__gethex+0xd4>
 8010486:	f04f 0900 	mov.w	r9, #0
 801048a:	1cb1      	adds	r1, r6, #2
 801048c:	e7d3      	b.n	8010436 <__gethex+0xee>
 801048e:	f04f 0901 	mov.w	r9, #1
 8010492:	e7fa      	b.n	801048a <__gethex+0x142>
 8010494:	230a      	movs	r3, #10
 8010496:	fb03 0202 	mla	r2, r3, r2, r0
 801049a:	3a10      	subs	r2, #16
 801049c:	e7d4      	b.n	8010448 <__gethex+0x100>
 801049e:	4631      	mov	r1, r6
 80104a0:	e7df      	b.n	8010462 <__gethex+0x11a>
 80104a2:	1bf3      	subs	r3, r6, r7
 80104a4:	3b01      	subs	r3, #1
 80104a6:	4621      	mov	r1, r4
 80104a8:	2b07      	cmp	r3, #7
 80104aa:	dc0b      	bgt.n	80104c4 <__gethex+0x17c>
 80104ac:	ee18 0a10 	vmov	r0, s16
 80104b0:	f000 fa86 	bl	80109c0 <_Balloc>
 80104b4:	4604      	mov	r4, r0
 80104b6:	b940      	cbnz	r0, 80104ca <__gethex+0x182>
 80104b8:	4b65      	ldr	r3, [pc, #404]	; (8010650 <__gethex+0x308>)
 80104ba:	4602      	mov	r2, r0
 80104bc:	21de      	movs	r1, #222	; 0xde
 80104be:	4865      	ldr	r0, [pc, #404]	; (8010654 <__gethex+0x30c>)
 80104c0:	f001 fce6 	bl	8011e90 <__assert_func>
 80104c4:	3101      	adds	r1, #1
 80104c6:	105b      	asrs	r3, r3, #1
 80104c8:	e7ee      	b.n	80104a8 <__gethex+0x160>
 80104ca:	f100 0914 	add.w	r9, r0, #20
 80104ce:	f04f 0b00 	mov.w	fp, #0
 80104d2:	f1ca 0301 	rsb	r3, sl, #1
 80104d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80104da:	f8cd b000 	str.w	fp, [sp]
 80104de:	9306      	str	r3, [sp, #24]
 80104e0:	42b7      	cmp	r7, r6
 80104e2:	d340      	bcc.n	8010566 <__gethex+0x21e>
 80104e4:	9802      	ldr	r0, [sp, #8]
 80104e6:	9b00      	ldr	r3, [sp, #0]
 80104e8:	f840 3b04 	str.w	r3, [r0], #4
 80104ec:	eba0 0009 	sub.w	r0, r0, r9
 80104f0:	1080      	asrs	r0, r0, #2
 80104f2:	0146      	lsls	r6, r0, #5
 80104f4:	6120      	str	r0, [r4, #16]
 80104f6:	4618      	mov	r0, r3
 80104f8:	f000 fb58 	bl	8010bac <__hi0bits>
 80104fc:	1a30      	subs	r0, r6, r0
 80104fe:	f8d8 6000 	ldr.w	r6, [r8]
 8010502:	42b0      	cmp	r0, r6
 8010504:	dd63      	ble.n	80105ce <__gethex+0x286>
 8010506:	1b87      	subs	r7, r0, r6
 8010508:	4639      	mov	r1, r7
 801050a:	4620      	mov	r0, r4
 801050c:	f000 fef2 	bl	80112f4 <__any_on>
 8010510:	4682      	mov	sl, r0
 8010512:	b1a8      	cbz	r0, 8010540 <__gethex+0x1f8>
 8010514:	1e7b      	subs	r3, r7, #1
 8010516:	1159      	asrs	r1, r3, #5
 8010518:	f003 021f 	and.w	r2, r3, #31
 801051c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010520:	f04f 0a01 	mov.w	sl, #1
 8010524:	fa0a f202 	lsl.w	r2, sl, r2
 8010528:	420a      	tst	r2, r1
 801052a:	d009      	beq.n	8010540 <__gethex+0x1f8>
 801052c:	4553      	cmp	r3, sl
 801052e:	dd05      	ble.n	801053c <__gethex+0x1f4>
 8010530:	1eb9      	subs	r1, r7, #2
 8010532:	4620      	mov	r0, r4
 8010534:	f000 fede 	bl	80112f4 <__any_on>
 8010538:	2800      	cmp	r0, #0
 801053a:	d145      	bne.n	80105c8 <__gethex+0x280>
 801053c:	f04f 0a02 	mov.w	sl, #2
 8010540:	4639      	mov	r1, r7
 8010542:	4620      	mov	r0, r4
 8010544:	f7ff fe98 	bl	8010278 <rshift>
 8010548:	443d      	add	r5, r7
 801054a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801054e:	42ab      	cmp	r3, r5
 8010550:	da4c      	bge.n	80105ec <__gethex+0x2a4>
 8010552:	ee18 0a10 	vmov	r0, s16
 8010556:	4621      	mov	r1, r4
 8010558:	f000 fa72 	bl	8010a40 <_Bfree>
 801055c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801055e:	2300      	movs	r3, #0
 8010560:	6013      	str	r3, [r2, #0]
 8010562:	27a3      	movs	r7, #163	; 0xa3
 8010564:	e785      	b.n	8010472 <__gethex+0x12a>
 8010566:	1e73      	subs	r3, r6, #1
 8010568:	9a05      	ldr	r2, [sp, #20]
 801056a:	9303      	str	r3, [sp, #12]
 801056c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010570:	4293      	cmp	r3, r2
 8010572:	d019      	beq.n	80105a8 <__gethex+0x260>
 8010574:	f1bb 0f20 	cmp.w	fp, #32
 8010578:	d107      	bne.n	801058a <__gethex+0x242>
 801057a:	9b02      	ldr	r3, [sp, #8]
 801057c:	9a00      	ldr	r2, [sp, #0]
 801057e:	f843 2b04 	str.w	r2, [r3], #4
 8010582:	9302      	str	r3, [sp, #8]
 8010584:	2300      	movs	r3, #0
 8010586:	9300      	str	r3, [sp, #0]
 8010588:	469b      	mov	fp, r3
 801058a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801058e:	f7ff fec5 	bl	801031c <__hexdig_fun>
 8010592:	9b00      	ldr	r3, [sp, #0]
 8010594:	f000 000f 	and.w	r0, r0, #15
 8010598:	fa00 f00b 	lsl.w	r0, r0, fp
 801059c:	4303      	orrs	r3, r0
 801059e:	9300      	str	r3, [sp, #0]
 80105a0:	f10b 0b04 	add.w	fp, fp, #4
 80105a4:	9b03      	ldr	r3, [sp, #12]
 80105a6:	e00d      	b.n	80105c4 <__gethex+0x27c>
 80105a8:	9b03      	ldr	r3, [sp, #12]
 80105aa:	9a06      	ldr	r2, [sp, #24]
 80105ac:	4413      	add	r3, r2
 80105ae:	42bb      	cmp	r3, r7
 80105b0:	d3e0      	bcc.n	8010574 <__gethex+0x22c>
 80105b2:	4618      	mov	r0, r3
 80105b4:	9901      	ldr	r1, [sp, #4]
 80105b6:	9307      	str	r3, [sp, #28]
 80105b8:	4652      	mov	r2, sl
 80105ba:	f001 fb91 	bl	8011ce0 <strncmp>
 80105be:	9b07      	ldr	r3, [sp, #28]
 80105c0:	2800      	cmp	r0, #0
 80105c2:	d1d7      	bne.n	8010574 <__gethex+0x22c>
 80105c4:	461e      	mov	r6, r3
 80105c6:	e78b      	b.n	80104e0 <__gethex+0x198>
 80105c8:	f04f 0a03 	mov.w	sl, #3
 80105cc:	e7b8      	b.n	8010540 <__gethex+0x1f8>
 80105ce:	da0a      	bge.n	80105e6 <__gethex+0x29e>
 80105d0:	1a37      	subs	r7, r6, r0
 80105d2:	4621      	mov	r1, r4
 80105d4:	ee18 0a10 	vmov	r0, s16
 80105d8:	463a      	mov	r2, r7
 80105da:	f000 fc4d 	bl	8010e78 <__lshift>
 80105de:	1bed      	subs	r5, r5, r7
 80105e0:	4604      	mov	r4, r0
 80105e2:	f100 0914 	add.w	r9, r0, #20
 80105e6:	f04f 0a00 	mov.w	sl, #0
 80105ea:	e7ae      	b.n	801054a <__gethex+0x202>
 80105ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80105f0:	42a8      	cmp	r0, r5
 80105f2:	dd72      	ble.n	80106da <__gethex+0x392>
 80105f4:	1b45      	subs	r5, r0, r5
 80105f6:	42ae      	cmp	r6, r5
 80105f8:	dc36      	bgt.n	8010668 <__gethex+0x320>
 80105fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105fe:	2b02      	cmp	r3, #2
 8010600:	d02a      	beq.n	8010658 <__gethex+0x310>
 8010602:	2b03      	cmp	r3, #3
 8010604:	d02c      	beq.n	8010660 <__gethex+0x318>
 8010606:	2b01      	cmp	r3, #1
 8010608:	d115      	bne.n	8010636 <__gethex+0x2ee>
 801060a:	42ae      	cmp	r6, r5
 801060c:	d113      	bne.n	8010636 <__gethex+0x2ee>
 801060e:	2e01      	cmp	r6, #1
 8010610:	d10b      	bne.n	801062a <__gethex+0x2e2>
 8010612:	9a04      	ldr	r2, [sp, #16]
 8010614:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010618:	6013      	str	r3, [r2, #0]
 801061a:	2301      	movs	r3, #1
 801061c:	6123      	str	r3, [r4, #16]
 801061e:	f8c9 3000 	str.w	r3, [r9]
 8010622:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010624:	2762      	movs	r7, #98	; 0x62
 8010626:	601c      	str	r4, [r3, #0]
 8010628:	e723      	b.n	8010472 <__gethex+0x12a>
 801062a:	1e71      	subs	r1, r6, #1
 801062c:	4620      	mov	r0, r4
 801062e:	f000 fe61 	bl	80112f4 <__any_on>
 8010632:	2800      	cmp	r0, #0
 8010634:	d1ed      	bne.n	8010612 <__gethex+0x2ca>
 8010636:	ee18 0a10 	vmov	r0, s16
 801063a:	4621      	mov	r1, r4
 801063c:	f000 fa00 	bl	8010a40 <_Bfree>
 8010640:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010642:	2300      	movs	r3, #0
 8010644:	6013      	str	r3, [r2, #0]
 8010646:	2750      	movs	r7, #80	; 0x50
 8010648:	e713      	b.n	8010472 <__gethex+0x12a>
 801064a:	bf00      	nop
 801064c:	080130f0 	.word	0x080130f0
 8010650:	08013074 	.word	0x08013074
 8010654:	08013085 	.word	0x08013085
 8010658:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801065a:	2b00      	cmp	r3, #0
 801065c:	d1eb      	bne.n	8010636 <__gethex+0x2ee>
 801065e:	e7d8      	b.n	8010612 <__gethex+0x2ca>
 8010660:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010662:	2b00      	cmp	r3, #0
 8010664:	d1d5      	bne.n	8010612 <__gethex+0x2ca>
 8010666:	e7e6      	b.n	8010636 <__gethex+0x2ee>
 8010668:	1e6f      	subs	r7, r5, #1
 801066a:	f1ba 0f00 	cmp.w	sl, #0
 801066e:	d131      	bne.n	80106d4 <__gethex+0x38c>
 8010670:	b127      	cbz	r7, 801067c <__gethex+0x334>
 8010672:	4639      	mov	r1, r7
 8010674:	4620      	mov	r0, r4
 8010676:	f000 fe3d 	bl	80112f4 <__any_on>
 801067a:	4682      	mov	sl, r0
 801067c:	117b      	asrs	r3, r7, #5
 801067e:	2101      	movs	r1, #1
 8010680:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010684:	f007 071f 	and.w	r7, r7, #31
 8010688:	fa01 f707 	lsl.w	r7, r1, r7
 801068c:	421f      	tst	r7, r3
 801068e:	4629      	mov	r1, r5
 8010690:	4620      	mov	r0, r4
 8010692:	bf18      	it	ne
 8010694:	f04a 0a02 	orrne.w	sl, sl, #2
 8010698:	1b76      	subs	r6, r6, r5
 801069a:	f7ff fded 	bl	8010278 <rshift>
 801069e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80106a2:	2702      	movs	r7, #2
 80106a4:	f1ba 0f00 	cmp.w	sl, #0
 80106a8:	d048      	beq.n	801073c <__gethex+0x3f4>
 80106aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106ae:	2b02      	cmp	r3, #2
 80106b0:	d015      	beq.n	80106de <__gethex+0x396>
 80106b2:	2b03      	cmp	r3, #3
 80106b4:	d017      	beq.n	80106e6 <__gethex+0x39e>
 80106b6:	2b01      	cmp	r3, #1
 80106b8:	d109      	bne.n	80106ce <__gethex+0x386>
 80106ba:	f01a 0f02 	tst.w	sl, #2
 80106be:	d006      	beq.n	80106ce <__gethex+0x386>
 80106c0:	f8d9 0000 	ldr.w	r0, [r9]
 80106c4:	ea4a 0a00 	orr.w	sl, sl, r0
 80106c8:	f01a 0f01 	tst.w	sl, #1
 80106cc:	d10e      	bne.n	80106ec <__gethex+0x3a4>
 80106ce:	f047 0710 	orr.w	r7, r7, #16
 80106d2:	e033      	b.n	801073c <__gethex+0x3f4>
 80106d4:	f04f 0a01 	mov.w	sl, #1
 80106d8:	e7d0      	b.n	801067c <__gethex+0x334>
 80106da:	2701      	movs	r7, #1
 80106dc:	e7e2      	b.n	80106a4 <__gethex+0x35c>
 80106de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80106e0:	f1c3 0301 	rsb	r3, r3, #1
 80106e4:	9315      	str	r3, [sp, #84]	; 0x54
 80106e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d0f0      	beq.n	80106ce <__gethex+0x386>
 80106ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80106f0:	f104 0314 	add.w	r3, r4, #20
 80106f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80106f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80106fc:	f04f 0c00 	mov.w	ip, #0
 8010700:	4618      	mov	r0, r3
 8010702:	f853 2b04 	ldr.w	r2, [r3], #4
 8010706:	f1b2 3fff 	cmp.w	r2, #4294967295
 801070a:	d01c      	beq.n	8010746 <__gethex+0x3fe>
 801070c:	3201      	adds	r2, #1
 801070e:	6002      	str	r2, [r0, #0]
 8010710:	2f02      	cmp	r7, #2
 8010712:	f104 0314 	add.w	r3, r4, #20
 8010716:	d13f      	bne.n	8010798 <__gethex+0x450>
 8010718:	f8d8 2000 	ldr.w	r2, [r8]
 801071c:	3a01      	subs	r2, #1
 801071e:	42b2      	cmp	r2, r6
 8010720:	d10a      	bne.n	8010738 <__gethex+0x3f0>
 8010722:	1171      	asrs	r1, r6, #5
 8010724:	2201      	movs	r2, #1
 8010726:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801072a:	f006 061f 	and.w	r6, r6, #31
 801072e:	fa02 f606 	lsl.w	r6, r2, r6
 8010732:	421e      	tst	r6, r3
 8010734:	bf18      	it	ne
 8010736:	4617      	movne	r7, r2
 8010738:	f047 0720 	orr.w	r7, r7, #32
 801073c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801073e:	601c      	str	r4, [r3, #0]
 8010740:	9b04      	ldr	r3, [sp, #16]
 8010742:	601d      	str	r5, [r3, #0]
 8010744:	e695      	b.n	8010472 <__gethex+0x12a>
 8010746:	4299      	cmp	r1, r3
 8010748:	f843 cc04 	str.w	ip, [r3, #-4]
 801074c:	d8d8      	bhi.n	8010700 <__gethex+0x3b8>
 801074e:	68a3      	ldr	r3, [r4, #8]
 8010750:	459b      	cmp	fp, r3
 8010752:	db19      	blt.n	8010788 <__gethex+0x440>
 8010754:	6861      	ldr	r1, [r4, #4]
 8010756:	ee18 0a10 	vmov	r0, s16
 801075a:	3101      	adds	r1, #1
 801075c:	f000 f930 	bl	80109c0 <_Balloc>
 8010760:	4681      	mov	r9, r0
 8010762:	b918      	cbnz	r0, 801076c <__gethex+0x424>
 8010764:	4b1a      	ldr	r3, [pc, #104]	; (80107d0 <__gethex+0x488>)
 8010766:	4602      	mov	r2, r0
 8010768:	2184      	movs	r1, #132	; 0x84
 801076a:	e6a8      	b.n	80104be <__gethex+0x176>
 801076c:	6922      	ldr	r2, [r4, #16]
 801076e:	3202      	adds	r2, #2
 8010770:	f104 010c 	add.w	r1, r4, #12
 8010774:	0092      	lsls	r2, r2, #2
 8010776:	300c      	adds	r0, #12
 8010778:	f7fc fff0 	bl	800d75c <memcpy>
 801077c:	4621      	mov	r1, r4
 801077e:	ee18 0a10 	vmov	r0, s16
 8010782:	f000 f95d 	bl	8010a40 <_Bfree>
 8010786:	464c      	mov	r4, r9
 8010788:	6923      	ldr	r3, [r4, #16]
 801078a:	1c5a      	adds	r2, r3, #1
 801078c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010790:	6122      	str	r2, [r4, #16]
 8010792:	2201      	movs	r2, #1
 8010794:	615a      	str	r2, [r3, #20]
 8010796:	e7bb      	b.n	8010710 <__gethex+0x3c8>
 8010798:	6922      	ldr	r2, [r4, #16]
 801079a:	455a      	cmp	r2, fp
 801079c:	dd0b      	ble.n	80107b6 <__gethex+0x46e>
 801079e:	2101      	movs	r1, #1
 80107a0:	4620      	mov	r0, r4
 80107a2:	f7ff fd69 	bl	8010278 <rshift>
 80107a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80107aa:	3501      	adds	r5, #1
 80107ac:	42ab      	cmp	r3, r5
 80107ae:	f6ff aed0 	blt.w	8010552 <__gethex+0x20a>
 80107b2:	2701      	movs	r7, #1
 80107b4:	e7c0      	b.n	8010738 <__gethex+0x3f0>
 80107b6:	f016 061f 	ands.w	r6, r6, #31
 80107ba:	d0fa      	beq.n	80107b2 <__gethex+0x46a>
 80107bc:	449a      	add	sl, r3
 80107be:	f1c6 0620 	rsb	r6, r6, #32
 80107c2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80107c6:	f000 f9f1 	bl	8010bac <__hi0bits>
 80107ca:	42b0      	cmp	r0, r6
 80107cc:	dbe7      	blt.n	801079e <__gethex+0x456>
 80107ce:	e7f0      	b.n	80107b2 <__gethex+0x46a>
 80107d0:	08013074 	.word	0x08013074

080107d4 <L_shift>:
 80107d4:	f1c2 0208 	rsb	r2, r2, #8
 80107d8:	0092      	lsls	r2, r2, #2
 80107da:	b570      	push	{r4, r5, r6, lr}
 80107dc:	f1c2 0620 	rsb	r6, r2, #32
 80107e0:	6843      	ldr	r3, [r0, #4]
 80107e2:	6804      	ldr	r4, [r0, #0]
 80107e4:	fa03 f506 	lsl.w	r5, r3, r6
 80107e8:	432c      	orrs	r4, r5
 80107ea:	40d3      	lsrs	r3, r2
 80107ec:	6004      	str	r4, [r0, #0]
 80107ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80107f2:	4288      	cmp	r0, r1
 80107f4:	d3f4      	bcc.n	80107e0 <L_shift+0xc>
 80107f6:	bd70      	pop	{r4, r5, r6, pc}

080107f8 <__match>:
 80107f8:	b530      	push	{r4, r5, lr}
 80107fa:	6803      	ldr	r3, [r0, #0]
 80107fc:	3301      	adds	r3, #1
 80107fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010802:	b914      	cbnz	r4, 801080a <__match+0x12>
 8010804:	6003      	str	r3, [r0, #0]
 8010806:	2001      	movs	r0, #1
 8010808:	bd30      	pop	{r4, r5, pc}
 801080a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801080e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010812:	2d19      	cmp	r5, #25
 8010814:	bf98      	it	ls
 8010816:	3220      	addls	r2, #32
 8010818:	42a2      	cmp	r2, r4
 801081a:	d0f0      	beq.n	80107fe <__match+0x6>
 801081c:	2000      	movs	r0, #0
 801081e:	e7f3      	b.n	8010808 <__match+0x10>

08010820 <__hexnan>:
 8010820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010824:	680b      	ldr	r3, [r1, #0]
 8010826:	6801      	ldr	r1, [r0, #0]
 8010828:	115e      	asrs	r6, r3, #5
 801082a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801082e:	f013 031f 	ands.w	r3, r3, #31
 8010832:	b087      	sub	sp, #28
 8010834:	bf18      	it	ne
 8010836:	3604      	addne	r6, #4
 8010838:	2500      	movs	r5, #0
 801083a:	1f37      	subs	r7, r6, #4
 801083c:	4682      	mov	sl, r0
 801083e:	4690      	mov	r8, r2
 8010840:	9301      	str	r3, [sp, #4]
 8010842:	f846 5c04 	str.w	r5, [r6, #-4]
 8010846:	46b9      	mov	r9, r7
 8010848:	463c      	mov	r4, r7
 801084a:	9502      	str	r5, [sp, #8]
 801084c:	46ab      	mov	fp, r5
 801084e:	784a      	ldrb	r2, [r1, #1]
 8010850:	1c4b      	adds	r3, r1, #1
 8010852:	9303      	str	r3, [sp, #12]
 8010854:	b342      	cbz	r2, 80108a8 <__hexnan+0x88>
 8010856:	4610      	mov	r0, r2
 8010858:	9105      	str	r1, [sp, #20]
 801085a:	9204      	str	r2, [sp, #16]
 801085c:	f7ff fd5e 	bl	801031c <__hexdig_fun>
 8010860:	2800      	cmp	r0, #0
 8010862:	d14f      	bne.n	8010904 <__hexnan+0xe4>
 8010864:	9a04      	ldr	r2, [sp, #16]
 8010866:	9905      	ldr	r1, [sp, #20]
 8010868:	2a20      	cmp	r2, #32
 801086a:	d818      	bhi.n	801089e <__hexnan+0x7e>
 801086c:	9b02      	ldr	r3, [sp, #8]
 801086e:	459b      	cmp	fp, r3
 8010870:	dd13      	ble.n	801089a <__hexnan+0x7a>
 8010872:	454c      	cmp	r4, r9
 8010874:	d206      	bcs.n	8010884 <__hexnan+0x64>
 8010876:	2d07      	cmp	r5, #7
 8010878:	dc04      	bgt.n	8010884 <__hexnan+0x64>
 801087a:	462a      	mov	r2, r5
 801087c:	4649      	mov	r1, r9
 801087e:	4620      	mov	r0, r4
 8010880:	f7ff ffa8 	bl	80107d4 <L_shift>
 8010884:	4544      	cmp	r4, r8
 8010886:	d950      	bls.n	801092a <__hexnan+0x10a>
 8010888:	2300      	movs	r3, #0
 801088a:	f1a4 0904 	sub.w	r9, r4, #4
 801088e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010892:	f8cd b008 	str.w	fp, [sp, #8]
 8010896:	464c      	mov	r4, r9
 8010898:	461d      	mov	r5, r3
 801089a:	9903      	ldr	r1, [sp, #12]
 801089c:	e7d7      	b.n	801084e <__hexnan+0x2e>
 801089e:	2a29      	cmp	r2, #41	; 0x29
 80108a0:	d156      	bne.n	8010950 <__hexnan+0x130>
 80108a2:	3102      	adds	r1, #2
 80108a4:	f8ca 1000 	str.w	r1, [sl]
 80108a8:	f1bb 0f00 	cmp.w	fp, #0
 80108ac:	d050      	beq.n	8010950 <__hexnan+0x130>
 80108ae:	454c      	cmp	r4, r9
 80108b0:	d206      	bcs.n	80108c0 <__hexnan+0xa0>
 80108b2:	2d07      	cmp	r5, #7
 80108b4:	dc04      	bgt.n	80108c0 <__hexnan+0xa0>
 80108b6:	462a      	mov	r2, r5
 80108b8:	4649      	mov	r1, r9
 80108ba:	4620      	mov	r0, r4
 80108bc:	f7ff ff8a 	bl	80107d4 <L_shift>
 80108c0:	4544      	cmp	r4, r8
 80108c2:	d934      	bls.n	801092e <__hexnan+0x10e>
 80108c4:	f1a8 0204 	sub.w	r2, r8, #4
 80108c8:	4623      	mov	r3, r4
 80108ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80108ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80108d2:	429f      	cmp	r7, r3
 80108d4:	d2f9      	bcs.n	80108ca <__hexnan+0xaa>
 80108d6:	1b3b      	subs	r3, r7, r4
 80108d8:	f023 0303 	bic.w	r3, r3, #3
 80108dc:	3304      	adds	r3, #4
 80108de:	3401      	adds	r4, #1
 80108e0:	3e03      	subs	r6, #3
 80108e2:	42b4      	cmp	r4, r6
 80108e4:	bf88      	it	hi
 80108e6:	2304      	movhi	r3, #4
 80108e8:	4443      	add	r3, r8
 80108ea:	2200      	movs	r2, #0
 80108ec:	f843 2b04 	str.w	r2, [r3], #4
 80108f0:	429f      	cmp	r7, r3
 80108f2:	d2fb      	bcs.n	80108ec <__hexnan+0xcc>
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	b91b      	cbnz	r3, 8010900 <__hexnan+0xe0>
 80108f8:	4547      	cmp	r7, r8
 80108fa:	d127      	bne.n	801094c <__hexnan+0x12c>
 80108fc:	2301      	movs	r3, #1
 80108fe:	603b      	str	r3, [r7, #0]
 8010900:	2005      	movs	r0, #5
 8010902:	e026      	b.n	8010952 <__hexnan+0x132>
 8010904:	3501      	adds	r5, #1
 8010906:	2d08      	cmp	r5, #8
 8010908:	f10b 0b01 	add.w	fp, fp, #1
 801090c:	dd06      	ble.n	801091c <__hexnan+0xfc>
 801090e:	4544      	cmp	r4, r8
 8010910:	d9c3      	bls.n	801089a <__hexnan+0x7a>
 8010912:	2300      	movs	r3, #0
 8010914:	f844 3c04 	str.w	r3, [r4, #-4]
 8010918:	2501      	movs	r5, #1
 801091a:	3c04      	subs	r4, #4
 801091c:	6822      	ldr	r2, [r4, #0]
 801091e:	f000 000f 	and.w	r0, r0, #15
 8010922:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010926:	6022      	str	r2, [r4, #0]
 8010928:	e7b7      	b.n	801089a <__hexnan+0x7a>
 801092a:	2508      	movs	r5, #8
 801092c:	e7b5      	b.n	801089a <__hexnan+0x7a>
 801092e:	9b01      	ldr	r3, [sp, #4]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d0df      	beq.n	80108f4 <__hexnan+0xd4>
 8010934:	f04f 32ff 	mov.w	r2, #4294967295
 8010938:	f1c3 0320 	rsb	r3, r3, #32
 801093c:	fa22 f303 	lsr.w	r3, r2, r3
 8010940:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010944:	401a      	ands	r2, r3
 8010946:	f846 2c04 	str.w	r2, [r6, #-4]
 801094a:	e7d3      	b.n	80108f4 <__hexnan+0xd4>
 801094c:	3f04      	subs	r7, #4
 801094e:	e7d1      	b.n	80108f4 <__hexnan+0xd4>
 8010950:	2004      	movs	r0, #4
 8010952:	b007      	add	sp, #28
 8010954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010958 <_localeconv_r>:
 8010958:	4800      	ldr	r0, [pc, #0]	; (801095c <_localeconv_r+0x4>)
 801095a:	4770      	bx	lr
 801095c:	20000164 	.word	0x20000164

08010960 <_lseek_r>:
 8010960:	b538      	push	{r3, r4, r5, lr}
 8010962:	4d07      	ldr	r5, [pc, #28]	; (8010980 <_lseek_r+0x20>)
 8010964:	4604      	mov	r4, r0
 8010966:	4608      	mov	r0, r1
 8010968:	4611      	mov	r1, r2
 801096a:	2200      	movs	r2, #0
 801096c:	602a      	str	r2, [r5, #0]
 801096e:	461a      	mov	r2, r3
 8010970:	f7f5 fa8a 	bl	8005e88 <_lseek>
 8010974:	1c43      	adds	r3, r0, #1
 8010976:	d102      	bne.n	801097e <_lseek_r+0x1e>
 8010978:	682b      	ldr	r3, [r5, #0]
 801097a:	b103      	cbz	r3, 801097e <_lseek_r+0x1e>
 801097c:	6023      	str	r3, [r4, #0]
 801097e:	bd38      	pop	{r3, r4, r5, pc}
 8010980:	20000624 	.word	0x20000624

08010984 <__ascii_mbtowc>:
 8010984:	b082      	sub	sp, #8
 8010986:	b901      	cbnz	r1, 801098a <__ascii_mbtowc+0x6>
 8010988:	a901      	add	r1, sp, #4
 801098a:	b142      	cbz	r2, 801099e <__ascii_mbtowc+0x1a>
 801098c:	b14b      	cbz	r3, 80109a2 <__ascii_mbtowc+0x1e>
 801098e:	7813      	ldrb	r3, [r2, #0]
 8010990:	600b      	str	r3, [r1, #0]
 8010992:	7812      	ldrb	r2, [r2, #0]
 8010994:	1e10      	subs	r0, r2, #0
 8010996:	bf18      	it	ne
 8010998:	2001      	movne	r0, #1
 801099a:	b002      	add	sp, #8
 801099c:	4770      	bx	lr
 801099e:	4610      	mov	r0, r2
 80109a0:	e7fb      	b.n	801099a <__ascii_mbtowc+0x16>
 80109a2:	f06f 0001 	mvn.w	r0, #1
 80109a6:	e7f8      	b.n	801099a <__ascii_mbtowc+0x16>

080109a8 <__malloc_lock>:
 80109a8:	4801      	ldr	r0, [pc, #4]	; (80109b0 <__malloc_lock+0x8>)
 80109aa:	f001 bc59 	b.w	8012260 <__retarget_lock_acquire_recursive>
 80109ae:	bf00      	nop
 80109b0:	2000062c 	.word	0x2000062c

080109b4 <__malloc_unlock>:
 80109b4:	4801      	ldr	r0, [pc, #4]	; (80109bc <__malloc_unlock+0x8>)
 80109b6:	f001 bc54 	b.w	8012262 <__retarget_lock_release_recursive>
 80109ba:	bf00      	nop
 80109bc:	2000062c 	.word	0x2000062c

080109c0 <_Balloc>:
 80109c0:	b570      	push	{r4, r5, r6, lr}
 80109c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80109c4:	4604      	mov	r4, r0
 80109c6:	460d      	mov	r5, r1
 80109c8:	b976      	cbnz	r6, 80109e8 <_Balloc+0x28>
 80109ca:	2010      	movs	r0, #16
 80109cc:	f7fc feb6 	bl	800d73c <malloc>
 80109d0:	4602      	mov	r2, r0
 80109d2:	6260      	str	r0, [r4, #36]	; 0x24
 80109d4:	b920      	cbnz	r0, 80109e0 <_Balloc+0x20>
 80109d6:	4b18      	ldr	r3, [pc, #96]	; (8010a38 <_Balloc+0x78>)
 80109d8:	4818      	ldr	r0, [pc, #96]	; (8010a3c <_Balloc+0x7c>)
 80109da:	2166      	movs	r1, #102	; 0x66
 80109dc:	f001 fa58 	bl	8011e90 <__assert_func>
 80109e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80109e4:	6006      	str	r6, [r0, #0]
 80109e6:	60c6      	str	r6, [r0, #12]
 80109e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80109ea:	68f3      	ldr	r3, [r6, #12]
 80109ec:	b183      	cbz	r3, 8010a10 <_Balloc+0x50>
 80109ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109f0:	68db      	ldr	r3, [r3, #12]
 80109f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80109f6:	b9b8      	cbnz	r0, 8010a28 <_Balloc+0x68>
 80109f8:	2101      	movs	r1, #1
 80109fa:	fa01 f605 	lsl.w	r6, r1, r5
 80109fe:	1d72      	adds	r2, r6, #5
 8010a00:	0092      	lsls	r2, r2, #2
 8010a02:	4620      	mov	r0, r4
 8010a04:	f000 fc97 	bl	8011336 <_calloc_r>
 8010a08:	b160      	cbz	r0, 8010a24 <_Balloc+0x64>
 8010a0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010a0e:	e00e      	b.n	8010a2e <_Balloc+0x6e>
 8010a10:	2221      	movs	r2, #33	; 0x21
 8010a12:	2104      	movs	r1, #4
 8010a14:	4620      	mov	r0, r4
 8010a16:	f000 fc8e 	bl	8011336 <_calloc_r>
 8010a1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a1c:	60f0      	str	r0, [r6, #12]
 8010a1e:	68db      	ldr	r3, [r3, #12]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d1e4      	bne.n	80109ee <_Balloc+0x2e>
 8010a24:	2000      	movs	r0, #0
 8010a26:	bd70      	pop	{r4, r5, r6, pc}
 8010a28:	6802      	ldr	r2, [r0, #0]
 8010a2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a2e:	2300      	movs	r3, #0
 8010a30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010a34:	e7f7      	b.n	8010a26 <_Balloc+0x66>
 8010a36:	bf00      	nop
 8010a38:	08012ffe 	.word	0x08012ffe
 8010a3c:	08013104 	.word	0x08013104

08010a40 <_Bfree>:
 8010a40:	b570      	push	{r4, r5, r6, lr}
 8010a42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a44:	4605      	mov	r5, r0
 8010a46:	460c      	mov	r4, r1
 8010a48:	b976      	cbnz	r6, 8010a68 <_Bfree+0x28>
 8010a4a:	2010      	movs	r0, #16
 8010a4c:	f7fc fe76 	bl	800d73c <malloc>
 8010a50:	4602      	mov	r2, r0
 8010a52:	6268      	str	r0, [r5, #36]	; 0x24
 8010a54:	b920      	cbnz	r0, 8010a60 <_Bfree+0x20>
 8010a56:	4b09      	ldr	r3, [pc, #36]	; (8010a7c <_Bfree+0x3c>)
 8010a58:	4809      	ldr	r0, [pc, #36]	; (8010a80 <_Bfree+0x40>)
 8010a5a:	218a      	movs	r1, #138	; 0x8a
 8010a5c:	f001 fa18 	bl	8011e90 <__assert_func>
 8010a60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a64:	6006      	str	r6, [r0, #0]
 8010a66:	60c6      	str	r6, [r0, #12]
 8010a68:	b13c      	cbz	r4, 8010a7a <_Bfree+0x3a>
 8010a6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010a6c:	6862      	ldr	r2, [r4, #4]
 8010a6e:	68db      	ldr	r3, [r3, #12]
 8010a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010a74:	6021      	str	r1, [r4, #0]
 8010a76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010a7a:	bd70      	pop	{r4, r5, r6, pc}
 8010a7c:	08012ffe 	.word	0x08012ffe
 8010a80:	08013104 	.word	0x08013104

08010a84 <__multadd>:
 8010a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a88:	690e      	ldr	r6, [r1, #16]
 8010a8a:	4607      	mov	r7, r0
 8010a8c:	4698      	mov	r8, r3
 8010a8e:	460c      	mov	r4, r1
 8010a90:	f101 0014 	add.w	r0, r1, #20
 8010a94:	2300      	movs	r3, #0
 8010a96:	6805      	ldr	r5, [r0, #0]
 8010a98:	b2a9      	uxth	r1, r5
 8010a9a:	fb02 8101 	mla	r1, r2, r1, r8
 8010a9e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8010aa2:	0c2d      	lsrs	r5, r5, #16
 8010aa4:	fb02 c505 	mla	r5, r2, r5, ip
 8010aa8:	b289      	uxth	r1, r1
 8010aaa:	3301      	adds	r3, #1
 8010aac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010ab0:	429e      	cmp	r6, r3
 8010ab2:	f840 1b04 	str.w	r1, [r0], #4
 8010ab6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010aba:	dcec      	bgt.n	8010a96 <__multadd+0x12>
 8010abc:	f1b8 0f00 	cmp.w	r8, #0
 8010ac0:	d022      	beq.n	8010b08 <__multadd+0x84>
 8010ac2:	68a3      	ldr	r3, [r4, #8]
 8010ac4:	42b3      	cmp	r3, r6
 8010ac6:	dc19      	bgt.n	8010afc <__multadd+0x78>
 8010ac8:	6861      	ldr	r1, [r4, #4]
 8010aca:	4638      	mov	r0, r7
 8010acc:	3101      	adds	r1, #1
 8010ace:	f7ff ff77 	bl	80109c0 <_Balloc>
 8010ad2:	4605      	mov	r5, r0
 8010ad4:	b928      	cbnz	r0, 8010ae2 <__multadd+0x5e>
 8010ad6:	4602      	mov	r2, r0
 8010ad8:	4b0d      	ldr	r3, [pc, #52]	; (8010b10 <__multadd+0x8c>)
 8010ada:	480e      	ldr	r0, [pc, #56]	; (8010b14 <__multadd+0x90>)
 8010adc:	21b5      	movs	r1, #181	; 0xb5
 8010ade:	f001 f9d7 	bl	8011e90 <__assert_func>
 8010ae2:	6922      	ldr	r2, [r4, #16]
 8010ae4:	3202      	adds	r2, #2
 8010ae6:	f104 010c 	add.w	r1, r4, #12
 8010aea:	0092      	lsls	r2, r2, #2
 8010aec:	300c      	adds	r0, #12
 8010aee:	f7fc fe35 	bl	800d75c <memcpy>
 8010af2:	4621      	mov	r1, r4
 8010af4:	4638      	mov	r0, r7
 8010af6:	f7ff ffa3 	bl	8010a40 <_Bfree>
 8010afa:	462c      	mov	r4, r5
 8010afc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010b00:	3601      	adds	r6, #1
 8010b02:	f8c3 8014 	str.w	r8, [r3, #20]
 8010b06:	6126      	str	r6, [r4, #16]
 8010b08:	4620      	mov	r0, r4
 8010b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b0e:	bf00      	nop
 8010b10:	08013074 	.word	0x08013074
 8010b14:	08013104 	.word	0x08013104

08010b18 <__s2b>:
 8010b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b1c:	460c      	mov	r4, r1
 8010b1e:	4615      	mov	r5, r2
 8010b20:	461f      	mov	r7, r3
 8010b22:	2209      	movs	r2, #9
 8010b24:	3308      	adds	r3, #8
 8010b26:	4606      	mov	r6, r0
 8010b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b2c:	2100      	movs	r1, #0
 8010b2e:	2201      	movs	r2, #1
 8010b30:	429a      	cmp	r2, r3
 8010b32:	db09      	blt.n	8010b48 <__s2b+0x30>
 8010b34:	4630      	mov	r0, r6
 8010b36:	f7ff ff43 	bl	80109c0 <_Balloc>
 8010b3a:	b940      	cbnz	r0, 8010b4e <__s2b+0x36>
 8010b3c:	4602      	mov	r2, r0
 8010b3e:	4b19      	ldr	r3, [pc, #100]	; (8010ba4 <__s2b+0x8c>)
 8010b40:	4819      	ldr	r0, [pc, #100]	; (8010ba8 <__s2b+0x90>)
 8010b42:	21ce      	movs	r1, #206	; 0xce
 8010b44:	f001 f9a4 	bl	8011e90 <__assert_func>
 8010b48:	0052      	lsls	r2, r2, #1
 8010b4a:	3101      	adds	r1, #1
 8010b4c:	e7f0      	b.n	8010b30 <__s2b+0x18>
 8010b4e:	9b08      	ldr	r3, [sp, #32]
 8010b50:	6143      	str	r3, [r0, #20]
 8010b52:	2d09      	cmp	r5, #9
 8010b54:	f04f 0301 	mov.w	r3, #1
 8010b58:	6103      	str	r3, [r0, #16]
 8010b5a:	dd16      	ble.n	8010b8a <__s2b+0x72>
 8010b5c:	f104 0909 	add.w	r9, r4, #9
 8010b60:	46c8      	mov	r8, r9
 8010b62:	442c      	add	r4, r5
 8010b64:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010b68:	4601      	mov	r1, r0
 8010b6a:	3b30      	subs	r3, #48	; 0x30
 8010b6c:	220a      	movs	r2, #10
 8010b6e:	4630      	mov	r0, r6
 8010b70:	f7ff ff88 	bl	8010a84 <__multadd>
 8010b74:	45a0      	cmp	r8, r4
 8010b76:	d1f5      	bne.n	8010b64 <__s2b+0x4c>
 8010b78:	f1a5 0408 	sub.w	r4, r5, #8
 8010b7c:	444c      	add	r4, r9
 8010b7e:	1b2d      	subs	r5, r5, r4
 8010b80:	1963      	adds	r3, r4, r5
 8010b82:	42bb      	cmp	r3, r7
 8010b84:	db04      	blt.n	8010b90 <__s2b+0x78>
 8010b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b8a:	340a      	adds	r4, #10
 8010b8c:	2509      	movs	r5, #9
 8010b8e:	e7f6      	b.n	8010b7e <__s2b+0x66>
 8010b90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010b94:	4601      	mov	r1, r0
 8010b96:	3b30      	subs	r3, #48	; 0x30
 8010b98:	220a      	movs	r2, #10
 8010b9a:	4630      	mov	r0, r6
 8010b9c:	f7ff ff72 	bl	8010a84 <__multadd>
 8010ba0:	e7ee      	b.n	8010b80 <__s2b+0x68>
 8010ba2:	bf00      	nop
 8010ba4:	08013074 	.word	0x08013074
 8010ba8:	08013104 	.word	0x08013104

08010bac <__hi0bits>:
 8010bac:	0c03      	lsrs	r3, r0, #16
 8010bae:	041b      	lsls	r3, r3, #16
 8010bb0:	b9d3      	cbnz	r3, 8010be8 <__hi0bits+0x3c>
 8010bb2:	0400      	lsls	r0, r0, #16
 8010bb4:	2310      	movs	r3, #16
 8010bb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010bba:	bf04      	itt	eq
 8010bbc:	0200      	lsleq	r0, r0, #8
 8010bbe:	3308      	addeq	r3, #8
 8010bc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010bc4:	bf04      	itt	eq
 8010bc6:	0100      	lsleq	r0, r0, #4
 8010bc8:	3304      	addeq	r3, #4
 8010bca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010bce:	bf04      	itt	eq
 8010bd0:	0080      	lsleq	r0, r0, #2
 8010bd2:	3302      	addeq	r3, #2
 8010bd4:	2800      	cmp	r0, #0
 8010bd6:	db05      	blt.n	8010be4 <__hi0bits+0x38>
 8010bd8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010bdc:	f103 0301 	add.w	r3, r3, #1
 8010be0:	bf08      	it	eq
 8010be2:	2320      	moveq	r3, #32
 8010be4:	4618      	mov	r0, r3
 8010be6:	4770      	bx	lr
 8010be8:	2300      	movs	r3, #0
 8010bea:	e7e4      	b.n	8010bb6 <__hi0bits+0xa>

08010bec <__lo0bits>:
 8010bec:	6803      	ldr	r3, [r0, #0]
 8010bee:	f013 0207 	ands.w	r2, r3, #7
 8010bf2:	4601      	mov	r1, r0
 8010bf4:	d00b      	beq.n	8010c0e <__lo0bits+0x22>
 8010bf6:	07da      	lsls	r2, r3, #31
 8010bf8:	d424      	bmi.n	8010c44 <__lo0bits+0x58>
 8010bfa:	0798      	lsls	r0, r3, #30
 8010bfc:	bf49      	itett	mi
 8010bfe:	085b      	lsrmi	r3, r3, #1
 8010c00:	089b      	lsrpl	r3, r3, #2
 8010c02:	2001      	movmi	r0, #1
 8010c04:	600b      	strmi	r3, [r1, #0]
 8010c06:	bf5c      	itt	pl
 8010c08:	600b      	strpl	r3, [r1, #0]
 8010c0a:	2002      	movpl	r0, #2
 8010c0c:	4770      	bx	lr
 8010c0e:	b298      	uxth	r0, r3
 8010c10:	b9b0      	cbnz	r0, 8010c40 <__lo0bits+0x54>
 8010c12:	0c1b      	lsrs	r3, r3, #16
 8010c14:	2010      	movs	r0, #16
 8010c16:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010c1a:	bf04      	itt	eq
 8010c1c:	0a1b      	lsreq	r3, r3, #8
 8010c1e:	3008      	addeq	r0, #8
 8010c20:	071a      	lsls	r2, r3, #28
 8010c22:	bf04      	itt	eq
 8010c24:	091b      	lsreq	r3, r3, #4
 8010c26:	3004      	addeq	r0, #4
 8010c28:	079a      	lsls	r2, r3, #30
 8010c2a:	bf04      	itt	eq
 8010c2c:	089b      	lsreq	r3, r3, #2
 8010c2e:	3002      	addeq	r0, #2
 8010c30:	07da      	lsls	r2, r3, #31
 8010c32:	d403      	bmi.n	8010c3c <__lo0bits+0x50>
 8010c34:	085b      	lsrs	r3, r3, #1
 8010c36:	f100 0001 	add.w	r0, r0, #1
 8010c3a:	d005      	beq.n	8010c48 <__lo0bits+0x5c>
 8010c3c:	600b      	str	r3, [r1, #0]
 8010c3e:	4770      	bx	lr
 8010c40:	4610      	mov	r0, r2
 8010c42:	e7e8      	b.n	8010c16 <__lo0bits+0x2a>
 8010c44:	2000      	movs	r0, #0
 8010c46:	4770      	bx	lr
 8010c48:	2020      	movs	r0, #32
 8010c4a:	4770      	bx	lr

08010c4c <__i2b>:
 8010c4c:	b510      	push	{r4, lr}
 8010c4e:	460c      	mov	r4, r1
 8010c50:	2101      	movs	r1, #1
 8010c52:	f7ff feb5 	bl	80109c0 <_Balloc>
 8010c56:	4602      	mov	r2, r0
 8010c58:	b928      	cbnz	r0, 8010c66 <__i2b+0x1a>
 8010c5a:	4b05      	ldr	r3, [pc, #20]	; (8010c70 <__i2b+0x24>)
 8010c5c:	4805      	ldr	r0, [pc, #20]	; (8010c74 <__i2b+0x28>)
 8010c5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010c62:	f001 f915 	bl	8011e90 <__assert_func>
 8010c66:	2301      	movs	r3, #1
 8010c68:	6144      	str	r4, [r0, #20]
 8010c6a:	6103      	str	r3, [r0, #16]
 8010c6c:	bd10      	pop	{r4, pc}
 8010c6e:	bf00      	nop
 8010c70:	08013074 	.word	0x08013074
 8010c74:	08013104 	.word	0x08013104

08010c78 <__multiply>:
 8010c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c7c:	4614      	mov	r4, r2
 8010c7e:	690a      	ldr	r2, [r1, #16]
 8010c80:	6923      	ldr	r3, [r4, #16]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	bfb8      	it	lt
 8010c86:	460b      	movlt	r3, r1
 8010c88:	460d      	mov	r5, r1
 8010c8a:	bfbc      	itt	lt
 8010c8c:	4625      	movlt	r5, r4
 8010c8e:	461c      	movlt	r4, r3
 8010c90:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010c94:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010c98:	68ab      	ldr	r3, [r5, #8]
 8010c9a:	6869      	ldr	r1, [r5, #4]
 8010c9c:	eb0a 0709 	add.w	r7, sl, r9
 8010ca0:	42bb      	cmp	r3, r7
 8010ca2:	b085      	sub	sp, #20
 8010ca4:	bfb8      	it	lt
 8010ca6:	3101      	addlt	r1, #1
 8010ca8:	f7ff fe8a 	bl	80109c0 <_Balloc>
 8010cac:	b930      	cbnz	r0, 8010cbc <__multiply+0x44>
 8010cae:	4602      	mov	r2, r0
 8010cb0:	4b42      	ldr	r3, [pc, #264]	; (8010dbc <__multiply+0x144>)
 8010cb2:	4843      	ldr	r0, [pc, #268]	; (8010dc0 <__multiply+0x148>)
 8010cb4:	f240 115d 	movw	r1, #349	; 0x15d
 8010cb8:	f001 f8ea 	bl	8011e90 <__assert_func>
 8010cbc:	f100 0614 	add.w	r6, r0, #20
 8010cc0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8010cc4:	4633      	mov	r3, r6
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	4543      	cmp	r3, r8
 8010cca:	d31e      	bcc.n	8010d0a <__multiply+0x92>
 8010ccc:	f105 0c14 	add.w	ip, r5, #20
 8010cd0:	f104 0314 	add.w	r3, r4, #20
 8010cd4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8010cd8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8010cdc:	9202      	str	r2, [sp, #8]
 8010cde:	ebac 0205 	sub.w	r2, ip, r5
 8010ce2:	3a15      	subs	r2, #21
 8010ce4:	f022 0203 	bic.w	r2, r2, #3
 8010ce8:	3204      	adds	r2, #4
 8010cea:	f105 0115 	add.w	r1, r5, #21
 8010cee:	458c      	cmp	ip, r1
 8010cf0:	bf38      	it	cc
 8010cf2:	2204      	movcc	r2, #4
 8010cf4:	9201      	str	r2, [sp, #4]
 8010cf6:	9a02      	ldr	r2, [sp, #8]
 8010cf8:	9303      	str	r3, [sp, #12]
 8010cfa:	429a      	cmp	r2, r3
 8010cfc:	d808      	bhi.n	8010d10 <__multiply+0x98>
 8010cfe:	2f00      	cmp	r7, #0
 8010d00:	dc55      	bgt.n	8010dae <__multiply+0x136>
 8010d02:	6107      	str	r7, [r0, #16]
 8010d04:	b005      	add	sp, #20
 8010d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d0a:	f843 2b04 	str.w	r2, [r3], #4
 8010d0e:	e7db      	b.n	8010cc8 <__multiply+0x50>
 8010d10:	f8b3 a000 	ldrh.w	sl, [r3]
 8010d14:	f1ba 0f00 	cmp.w	sl, #0
 8010d18:	d020      	beq.n	8010d5c <__multiply+0xe4>
 8010d1a:	f105 0e14 	add.w	lr, r5, #20
 8010d1e:	46b1      	mov	r9, r6
 8010d20:	2200      	movs	r2, #0
 8010d22:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010d26:	f8d9 b000 	ldr.w	fp, [r9]
 8010d2a:	b2a1      	uxth	r1, r4
 8010d2c:	fa1f fb8b 	uxth.w	fp, fp
 8010d30:	fb0a b101 	mla	r1, sl, r1, fp
 8010d34:	4411      	add	r1, r2
 8010d36:	f8d9 2000 	ldr.w	r2, [r9]
 8010d3a:	0c24      	lsrs	r4, r4, #16
 8010d3c:	0c12      	lsrs	r2, r2, #16
 8010d3e:	fb0a 2404 	mla	r4, sl, r4, r2
 8010d42:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010d46:	b289      	uxth	r1, r1
 8010d48:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010d4c:	45f4      	cmp	ip, lr
 8010d4e:	f849 1b04 	str.w	r1, [r9], #4
 8010d52:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010d56:	d8e4      	bhi.n	8010d22 <__multiply+0xaa>
 8010d58:	9901      	ldr	r1, [sp, #4]
 8010d5a:	5072      	str	r2, [r6, r1]
 8010d5c:	9a03      	ldr	r2, [sp, #12]
 8010d5e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010d62:	3304      	adds	r3, #4
 8010d64:	f1b9 0f00 	cmp.w	r9, #0
 8010d68:	d01f      	beq.n	8010daa <__multiply+0x132>
 8010d6a:	6834      	ldr	r4, [r6, #0]
 8010d6c:	f105 0114 	add.w	r1, r5, #20
 8010d70:	46b6      	mov	lr, r6
 8010d72:	f04f 0a00 	mov.w	sl, #0
 8010d76:	880a      	ldrh	r2, [r1, #0]
 8010d78:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010d7c:	fb09 b202 	mla	r2, r9, r2, fp
 8010d80:	4492      	add	sl, r2
 8010d82:	b2a4      	uxth	r4, r4
 8010d84:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010d88:	f84e 4b04 	str.w	r4, [lr], #4
 8010d8c:	f851 4b04 	ldr.w	r4, [r1], #4
 8010d90:	f8be 2000 	ldrh.w	r2, [lr]
 8010d94:	0c24      	lsrs	r4, r4, #16
 8010d96:	fb09 2404 	mla	r4, r9, r4, r2
 8010d9a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010d9e:	458c      	cmp	ip, r1
 8010da0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010da4:	d8e7      	bhi.n	8010d76 <__multiply+0xfe>
 8010da6:	9a01      	ldr	r2, [sp, #4]
 8010da8:	50b4      	str	r4, [r6, r2]
 8010daa:	3604      	adds	r6, #4
 8010dac:	e7a3      	b.n	8010cf6 <__multiply+0x7e>
 8010dae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d1a5      	bne.n	8010d02 <__multiply+0x8a>
 8010db6:	3f01      	subs	r7, #1
 8010db8:	e7a1      	b.n	8010cfe <__multiply+0x86>
 8010dba:	bf00      	nop
 8010dbc:	08013074 	.word	0x08013074
 8010dc0:	08013104 	.word	0x08013104

08010dc4 <__pow5mult>:
 8010dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010dc8:	4615      	mov	r5, r2
 8010dca:	f012 0203 	ands.w	r2, r2, #3
 8010dce:	4606      	mov	r6, r0
 8010dd0:	460f      	mov	r7, r1
 8010dd2:	d007      	beq.n	8010de4 <__pow5mult+0x20>
 8010dd4:	4c25      	ldr	r4, [pc, #148]	; (8010e6c <__pow5mult+0xa8>)
 8010dd6:	3a01      	subs	r2, #1
 8010dd8:	2300      	movs	r3, #0
 8010dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010dde:	f7ff fe51 	bl	8010a84 <__multadd>
 8010de2:	4607      	mov	r7, r0
 8010de4:	10ad      	asrs	r5, r5, #2
 8010de6:	d03d      	beq.n	8010e64 <__pow5mult+0xa0>
 8010de8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010dea:	b97c      	cbnz	r4, 8010e0c <__pow5mult+0x48>
 8010dec:	2010      	movs	r0, #16
 8010dee:	f7fc fca5 	bl	800d73c <malloc>
 8010df2:	4602      	mov	r2, r0
 8010df4:	6270      	str	r0, [r6, #36]	; 0x24
 8010df6:	b928      	cbnz	r0, 8010e04 <__pow5mult+0x40>
 8010df8:	4b1d      	ldr	r3, [pc, #116]	; (8010e70 <__pow5mult+0xac>)
 8010dfa:	481e      	ldr	r0, [pc, #120]	; (8010e74 <__pow5mult+0xb0>)
 8010dfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010e00:	f001 f846 	bl	8011e90 <__assert_func>
 8010e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010e08:	6004      	str	r4, [r0, #0]
 8010e0a:	60c4      	str	r4, [r0, #12]
 8010e0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010e14:	b94c      	cbnz	r4, 8010e2a <__pow5mult+0x66>
 8010e16:	f240 2171 	movw	r1, #625	; 0x271
 8010e1a:	4630      	mov	r0, r6
 8010e1c:	f7ff ff16 	bl	8010c4c <__i2b>
 8010e20:	2300      	movs	r3, #0
 8010e22:	f8c8 0008 	str.w	r0, [r8, #8]
 8010e26:	4604      	mov	r4, r0
 8010e28:	6003      	str	r3, [r0, #0]
 8010e2a:	f04f 0900 	mov.w	r9, #0
 8010e2e:	07eb      	lsls	r3, r5, #31
 8010e30:	d50a      	bpl.n	8010e48 <__pow5mult+0x84>
 8010e32:	4639      	mov	r1, r7
 8010e34:	4622      	mov	r2, r4
 8010e36:	4630      	mov	r0, r6
 8010e38:	f7ff ff1e 	bl	8010c78 <__multiply>
 8010e3c:	4639      	mov	r1, r7
 8010e3e:	4680      	mov	r8, r0
 8010e40:	4630      	mov	r0, r6
 8010e42:	f7ff fdfd 	bl	8010a40 <_Bfree>
 8010e46:	4647      	mov	r7, r8
 8010e48:	106d      	asrs	r5, r5, #1
 8010e4a:	d00b      	beq.n	8010e64 <__pow5mult+0xa0>
 8010e4c:	6820      	ldr	r0, [r4, #0]
 8010e4e:	b938      	cbnz	r0, 8010e60 <__pow5mult+0x9c>
 8010e50:	4622      	mov	r2, r4
 8010e52:	4621      	mov	r1, r4
 8010e54:	4630      	mov	r0, r6
 8010e56:	f7ff ff0f 	bl	8010c78 <__multiply>
 8010e5a:	6020      	str	r0, [r4, #0]
 8010e5c:	f8c0 9000 	str.w	r9, [r0]
 8010e60:	4604      	mov	r4, r0
 8010e62:	e7e4      	b.n	8010e2e <__pow5mult+0x6a>
 8010e64:	4638      	mov	r0, r7
 8010e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e6a:	bf00      	nop
 8010e6c:	08013258 	.word	0x08013258
 8010e70:	08012ffe 	.word	0x08012ffe
 8010e74:	08013104 	.word	0x08013104

08010e78 <__lshift>:
 8010e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e7c:	460c      	mov	r4, r1
 8010e7e:	6849      	ldr	r1, [r1, #4]
 8010e80:	6923      	ldr	r3, [r4, #16]
 8010e82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010e86:	68a3      	ldr	r3, [r4, #8]
 8010e88:	4607      	mov	r7, r0
 8010e8a:	4691      	mov	r9, r2
 8010e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010e90:	f108 0601 	add.w	r6, r8, #1
 8010e94:	42b3      	cmp	r3, r6
 8010e96:	db0b      	blt.n	8010eb0 <__lshift+0x38>
 8010e98:	4638      	mov	r0, r7
 8010e9a:	f7ff fd91 	bl	80109c0 <_Balloc>
 8010e9e:	4605      	mov	r5, r0
 8010ea0:	b948      	cbnz	r0, 8010eb6 <__lshift+0x3e>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	4b28      	ldr	r3, [pc, #160]	; (8010f48 <__lshift+0xd0>)
 8010ea6:	4829      	ldr	r0, [pc, #164]	; (8010f4c <__lshift+0xd4>)
 8010ea8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010eac:	f000 fff0 	bl	8011e90 <__assert_func>
 8010eb0:	3101      	adds	r1, #1
 8010eb2:	005b      	lsls	r3, r3, #1
 8010eb4:	e7ee      	b.n	8010e94 <__lshift+0x1c>
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	f100 0114 	add.w	r1, r0, #20
 8010ebc:	f100 0210 	add.w	r2, r0, #16
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	4553      	cmp	r3, sl
 8010ec4:	db33      	blt.n	8010f2e <__lshift+0xb6>
 8010ec6:	6920      	ldr	r0, [r4, #16]
 8010ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010ecc:	f104 0314 	add.w	r3, r4, #20
 8010ed0:	f019 091f 	ands.w	r9, r9, #31
 8010ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010ed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010edc:	d02b      	beq.n	8010f36 <__lshift+0xbe>
 8010ede:	f1c9 0e20 	rsb	lr, r9, #32
 8010ee2:	468a      	mov	sl, r1
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	6818      	ldr	r0, [r3, #0]
 8010ee8:	fa00 f009 	lsl.w	r0, r0, r9
 8010eec:	4302      	orrs	r2, r0
 8010eee:	f84a 2b04 	str.w	r2, [sl], #4
 8010ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ef6:	459c      	cmp	ip, r3
 8010ef8:	fa22 f20e 	lsr.w	r2, r2, lr
 8010efc:	d8f3      	bhi.n	8010ee6 <__lshift+0x6e>
 8010efe:	ebac 0304 	sub.w	r3, ip, r4
 8010f02:	3b15      	subs	r3, #21
 8010f04:	f023 0303 	bic.w	r3, r3, #3
 8010f08:	3304      	adds	r3, #4
 8010f0a:	f104 0015 	add.w	r0, r4, #21
 8010f0e:	4584      	cmp	ip, r0
 8010f10:	bf38      	it	cc
 8010f12:	2304      	movcc	r3, #4
 8010f14:	50ca      	str	r2, [r1, r3]
 8010f16:	b10a      	cbz	r2, 8010f1c <__lshift+0xa4>
 8010f18:	f108 0602 	add.w	r6, r8, #2
 8010f1c:	3e01      	subs	r6, #1
 8010f1e:	4638      	mov	r0, r7
 8010f20:	612e      	str	r6, [r5, #16]
 8010f22:	4621      	mov	r1, r4
 8010f24:	f7ff fd8c 	bl	8010a40 <_Bfree>
 8010f28:	4628      	mov	r0, r5
 8010f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010f32:	3301      	adds	r3, #1
 8010f34:	e7c5      	b.n	8010ec2 <__lshift+0x4a>
 8010f36:	3904      	subs	r1, #4
 8010f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010f40:	459c      	cmp	ip, r3
 8010f42:	d8f9      	bhi.n	8010f38 <__lshift+0xc0>
 8010f44:	e7ea      	b.n	8010f1c <__lshift+0xa4>
 8010f46:	bf00      	nop
 8010f48:	08013074 	.word	0x08013074
 8010f4c:	08013104 	.word	0x08013104

08010f50 <__mcmp>:
 8010f50:	b530      	push	{r4, r5, lr}
 8010f52:	6902      	ldr	r2, [r0, #16]
 8010f54:	690c      	ldr	r4, [r1, #16]
 8010f56:	1b12      	subs	r2, r2, r4
 8010f58:	d10e      	bne.n	8010f78 <__mcmp+0x28>
 8010f5a:	f100 0314 	add.w	r3, r0, #20
 8010f5e:	3114      	adds	r1, #20
 8010f60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010f64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010f68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010f6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010f70:	42a5      	cmp	r5, r4
 8010f72:	d003      	beq.n	8010f7c <__mcmp+0x2c>
 8010f74:	d305      	bcc.n	8010f82 <__mcmp+0x32>
 8010f76:	2201      	movs	r2, #1
 8010f78:	4610      	mov	r0, r2
 8010f7a:	bd30      	pop	{r4, r5, pc}
 8010f7c:	4283      	cmp	r3, r0
 8010f7e:	d3f3      	bcc.n	8010f68 <__mcmp+0x18>
 8010f80:	e7fa      	b.n	8010f78 <__mcmp+0x28>
 8010f82:	f04f 32ff 	mov.w	r2, #4294967295
 8010f86:	e7f7      	b.n	8010f78 <__mcmp+0x28>

08010f88 <__mdiff>:
 8010f88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f8c:	460c      	mov	r4, r1
 8010f8e:	4606      	mov	r6, r0
 8010f90:	4611      	mov	r1, r2
 8010f92:	4620      	mov	r0, r4
 8010f94:	4617      	mov	r7, r2
 8010f96:	f7ff ffdb 	bl	8010f50 <__mcmp>
 8010f9a:	1e05      	subs	r5, r0, #0
 8010f9c:	d110      	bne.n	8010fc0 <__mdiff+0x38>
 8010f9e:	4629      	mov	r1, r5
 8010fa0:	4630      	mov	r0, r6
 8010fa2:	f7ff fd0d 	bl	80109c0 <_Balloc>
 8010fa6:	b930      	cbnz	r0, 8010fb6 <__mdiff+0x2e>
 8010fa8:	4b39      	ldr	r3, [pc, #228]	; (8011090 <__mdiff+0x108>)
 8010faa:	4602      	mov	r2, r0
 8010fac:	f240 2132 	movw	r1, #562	; 0x232
 8010fb0:	4838      	ldr	r0, [pc, #224]	; (8011094 <__mdiff+0x10c>)
 8010fb2:	f000 ff6d 	bl	8011e90 <__assert_func>
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010fbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fc0:	bfa4      	itt	ge
 8010fc2:	463b      	movge	r3, r7
 8010fc4:	4627      	movge	r7, r4
 8010fc6:	4630      	mov	r0, r6
 8010fc8:	6879      	ldr	r1, [r7, #4]
 8010fca:	bfa6      	itte	ge
 8010fcc:	461c      	movge	r4, r3
 8010fce:	2500      	movge	r5, #0
 8010fd0:	2501      	movlt	r5, #1
 8010fd2:	f7ff fcf5 	bl	80109c0 <_Balloc>
 8010fd6:	b920      	cbnz	r0, 8010fe2 <__mdiff+0x5a>
 8010fd8:	4b2d      	ldr	r3, [pc, #180]	; (8011090 <__mdiff+0x108>)
 8010fda:	4602      	mov	r2, r0
 8010fdc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010fe0:	e7e6      	b.n	8010fb0 <__mdiff+0x28>
 8010fe2:	693e      	ldr	r6, [r7, #16]
 8010fe4:	60c5      	str	r5, [r0, #12]
 8010fe6:	6925      	ldr	r5, [r4, #16]
 8010fe8:	f107 0114 	add.w	r1, r7, #20
 8010fec:	f104 0914 	add.w	r9, r4, #20
 8010ff0:	f100 0e14 	add.w	lr, r0, #20
 8010ff4:	f107 0210 	add.w	r2, r7, #16
 8010ff8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010ffc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011000:	46f2      	mov	sl, lr
 8011002:	2700      	movs	r7, #0
 8011004:	f859 3b04 	ldr.w	r3, [r9], #4
 8011008:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801100c:	fa1f f883 	uxth.w	r8, r3
 8011010:	fa17 f78b 	uxtah	r7, r7, fp
 8011014:	0c1b      	lsrs	r3, r3, #16
 8011016:	eba7 0808 	sub.w	r8, r7, r8
 801101a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801101e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011022:	fa1f f888 	uxth.w	r8, r8
 8011026:	141f      	asrs	r7, r3, #16
 8011028:	454d      	cmp	r5, r9
 801102a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801102e:	f84a 3b04 	str.w	r3, [sl], #4
 8011032:	d8e7      	bhi.n	8011004 <__mdiff+0x7c>
 8011034:	1b2b      	subs	r3, r5, r4
 8011036:	3b15      	subs	r3, #21
 8011038:	f023 0303 	bic.w	r3, r3, #3
 801103c:	3304      	adds	r3, #4
 801103e:	3415      	adds	r4, #21
 8011040:	42a5      	cmp	r5, r4
 8011042:	bf38      	it	cc
 8011044:	2304      	movcc	r3, #4
 8011046:	4419      	add	r1, r3
 8011048:	4473      	add	r3, lr
 801104a:	469e      	mov	lr, r3
 801104c:	460d      	mov	r5, r1
 801104e:	4565      	cmp	r5, ip
 8011050:	d30e      	bcc.n	8011070 <__mdiff+0xe8>
 8011052:	f10c 0203 	add.w	r2, ip, #3
 8011056:	1a52      	subs	r2, r2, r1
 8011058:	f022 0203 	bic.w	r2, r2, #3
 801105c:	3903      	subs	r1, #3
 801105e:	458c      	cmp	ip, r1
 8011060:	bf38      	it	cc
 8011062:	2200      	movcc	r2, #0
 8011064:	441a      	add	r2, r3
 8011066:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801106a:	b17b      	cbz	r3, 801108c <__mdiff+0x104>
 801106c:	6106      	str	r6, [r0, #16]
 801106e:	e7a5      	b.n	8010fbc <__mdiff+0x34>
 8011070:	f855 8b04 	ldr.w	r8, [r5], #4
 8011074:	fa17 f488 	uxtah	r4, r7, r8
 8011078:	1422      	asrs	r2, r4, #16
 801107a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801107e:	b2a4      	uxth	r4, r4
 8011080:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8011084:	f84e 4b04 	str.w	r4, [lr], #4
 8011088:	1417      	asrs	r7, r2, #16
 801108a:	e7e0      	b.n	801104e <__mdiff+0xc6>
 801108c:	3e01      	subs	r6, #1
 801108e:	e7ea      	b.n	8011066 <__mdiff+0xde>
 8011090:	08013074 	.word	0x08013074
 8011094:	08013104 	.word	0x08013104

08011098 <__ulp>:
 8011098:	b082      	sub	sp, #8
 801109a:	ed8d 0b00 	vstr	d0, [sp]
 801109e:	9b01      	ldr	r3, [sp, #4]
 80110a0:	4912      	ldr	r1, [pc, #72]	; (80110ec <__ulp+0x54>)
 80110a2:	4019      	ands	r1, r3
 80110a4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80110a8:	2900      	cmp	r1, #0
 80110aa:	dd05      	ble.n	80110b8 <__ulp+0x20>
 80110ac:	2200      	movs	r2, #0
 80110ae:	460b      	mov	r3, r1
 80110b0:	ec43 2b10 	vmov	d0, r2, r3
 80110b4:	b002      	add	sp, #8
 80110b6:	4770      	bx	lr
 80110b8:	4249      	negs	r1, r1
 80110ba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80110be:	ea4f 5021 	mov.w	r0, r1, asr #20
 80110c2:	f04f 0200 	mov.w	r2, #0
 80110c6:	f04f 0300 	mov.w	r3, #0
 80110ca:	da04      	bge.n	80110d6 <__ulp+0x3e>
 80110cc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80110d0:	fa41 f300 	asr.w	r3, r1, r0
 80110d4:	e7ec      	b.n	80110b0 <__ulp+0x18>
 80110d6:	f1a0 0114 	sub.w	r1, r0, #20
 80110da:	291e      	cmp	r1, #30
 80110dc:	bfda      	itte	le
 80110de:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80110e2:	fa20 f101 	lsrle.w	r1, r0, r1
 80110e6:	2101      	movgt	r1, #1
 80110e8:	460a      	mov	r2, r1
 80110ea:	e7e1      	b.n	80110b0 <__ulp+0x18>
 80110ec:	7ff00000 	.word	0x7ff00000

080110f0 <__b2d>:
 80110f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110f2:	6905      	ldr	r5, [r0, #16]
 80110f4:	f100 0714 	add.w	r7, r0, #20
 80110f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80110fc:	1f2e      	subs	r6, r5, #4
 80110fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011102:	4620      	mov	r0, r4
 8011104:	f7ff fd52 	bl	8010bac <__hi0bits>
 8011108:	f1c0 0320 	rsb	r3, r0, #32
 801110c:	280a      	cmp	r0, #10
 801110e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801118c <__b2d+0x9c>
 8011112:	600b      	str	r3, [r1, #0]
 8011114:	dc14      	bgt.n	8011140 <__b2d+0x50>
 8011116:	f1c0 0e0b 	rsb	lr, r0, #11
 801111a:	fa24 f10e 	lsr.w	r1, r4, lr
 801111e:	42b7      	cmp	r7, r6
 8011120:	ea41 030c 	orr.w	r3, r1, ip
 8011124:	bf34      	ite	cc
 8011126:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801112a:	2100      	movcs	r1, #0
 801112c:	3015      	adds	r0, #21
 801112e:	fa04 f000 	lsl.w	r0, r4, r0
 8011132:	fa21 f10e 	lsr.w	r1, r1, lr
 8011136:	ea40 0201 	orr.w	r2, r0, r1
 801113a:	ec43 2b10 	vmov	d0, r2, r3
 801113e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011140:	42b7      	cmp	r7, r6
 8011142:	bf3a      	itte	cc
 8011144:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011148:	f1a5 0608 	subcc.w	r6, r5, #8
 801114c:	2100      	movcs	r1, #0
 801114e:	380b      	subs	r0, #11
 8011150:	d017      	beq.n	8011182 <__b2d+0x92>
 8011152:	f1c0 0c20 	rsb	ip, r0, #32
 8011156:	fa04 f500 	lsl.w	r5, r4, r0
 801115a:	42be      	cmp	r6, r7
 801115c:	fa21 f40c 	lsr.w	r4, r1, ip
 8011160:	ea45 0504 	orr.w	r5, r5, r4
 8011164:	bf8c      	ite	hi
 8011166:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801116a:	2400      	movls	r4, #0
 801116c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011170:	fa01 f000 	lsl.w	r0, r1, r0
 8011174:	fa24 f40c 	lsr.w	r4, r4, ip
 8011178:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801117c:	ea40 0204 	orr.w	r2, r0, r4
 8011180:	e7db      	b.n	801113a <__b2d+0x4a>
 8011182:	ea44 030c 	orr.w	r3, r4, ip
 8011186:	460a      	mov	r2, r1
 8011188:	e7d7      	b.n	801113a <__b2d+0x4a>
 801118a:	bf00      	nop
 801118c:	3ff00000 	.word	0x3ff00000

08011190 <__d2b>:
 8011190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011194:	4689      	mov	r9, r1
 8011196:	2101      	movs	r1, #1
 8011198:	ec57 6b10 	vmov	r6, r7, d0
 801119c:	4690      	mov	r8, r2
 801119e:	f7ff fc0f 	bl	80109c0 <_Balloc>
 80111a2:	4604      	mov	r4, r0
 80111a4:	b930      	cbnz	r0, 80111b4 <__d2b+0x24>
 80111a6:	4602      	mov	r2, r0
 80111a8:	4b25      	ldr	r3, [pc, #148]	; (8011240 <__d2b+0xb0>)
 80111aa:	4826      	ldr	r0, [pc, #152]	; (8011244 <__d2b+0xb4>)
 80111ac:	f240 310a 	movw	r1, #778	; 0x30a
 80111b0:	f000 fe6e 	bl	8011e90 <__assert_func>
 80111b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80111b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80111bc:	bb35      	cbnz	r5, 801120c <__d2b+0x7c>
 80111be:	2e00      	cmp	r6, #0
 80111c0:	9301      	str	r3, [sp, #4]
 80111c2:	d028      	beq.n	8011216 <__d2b+0x86>
 80111c4:	4668      	mov	r0, sp
 80111c6:	9600      	str	r6, [sp, #0]
 80111c8:	f7ff fd10 	bl	8010bec <__lo0bits>
 80111cc:	9900      	ldr	r1, [sp, #0]
 80111ce:	b300      	cbz	r0, 8011212 <__d2b+0x82>
 80111d0:	9a01      	ldr	r2, [sp, #4]
 80111d2:	f1c0 0320 	rsb	r3, r0, #32
 80111d6:	fa02 f303 	lsl.w	r3, r2, r3
 80111da:	430b      	orrs	r3, r1
 80111dc:	40c2      	lsrs	r2, r0
 80111de:	6163      	str	r3, [r4, #20]
 80111e0:	9201      	str	r2, [sp, #4]
 80111e2:	9b01      	ldr	r3, [sp, #4]
 80111e4:	61a3      	str	r3, [r4, #24]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	bf14      	ite	ne
 80111ea:	2202      	movne	r2, #2
 80111ec:	2201      	moveq	r2, #1
 80111ee:	6122      	str	r2, [r4, #16]
 80111f0:	b1d5      	cbz	r5, 8011228 <__d2b+0x98>
 80111f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80111f6:	4405      	add	r5, r0
 80111f8:	f8c9 5000 	str.w	r5, [r9]
 80111fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011200:	f8c8 0000 	str.w	r0, [r8]
 8011204:	4620      	mov	r0, r4
 8011206:	b003      	add	sp, #12
 8011208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801120c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011210:	e7d5      	b.n	80111be <__d2b+0x2e>
 8011212:	6161      	str	r1, [r4, #20]
 8011214:	e7e5      	b.n	80111e2 <__d2b+0x52>
 8011216:	a801      	add	r0, sp, #4
 8011218:	f7ff fce8 	bl	8010bec <__lo0bits>
 801121c:	9b01      	ldr	r3, [sp, #4]
 801121e:	6163      	str	r3, [r4, #20]
 8011220:	2201      	movs	r2, #1
 8011222:	6122      	str	r2, [r4, #16]
 8011224:	3020      	adds	r0, #32
 8011226:	e7e3      	b.n	80111f0 <__d2b+0x60>
 8011228:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801122c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011230:	f8c9 0000 	str.w	r0, [r9]
 8011234:	6918      	ldr	r0, [r3, #16]
 8011236:	f7ff fcb9 	bl	8010bac <__hi0bits>
 801123a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801123e:	e7df      	b.n	8011200 <__d2b+0x70>
 8011240:	08013074 	.word	0x08013074
 8011244:	08013104 	.word	0x08013104

08011248 <__ratio>:
 8011248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801124c:	4688      	mov	r8, r1
 801124e:	4669      	mov	r1, sp
 8011250:	4681      	mov	r9, r0
 8011252:	f7ff ff4d 	bl	80110f0 <__b2d>
 8011256:	a901      	add	r1, sp, #4
 8011258:	4640      	mov	r0, r8
 801125a:	ec55 4b10 	vmov	r4, r5, d0
 801125e:	f7ff ff47 	bl	80110f0 <__b2d>
 8011262:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011266:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801126a:	eba3 0c02 	sub.w	ip, r3, r2
 801126e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011272:	1a9b      	subs	r3, r3, r2
 8011274:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011278:	ec51 0b10 	vmov	r0, r1, d0
 801127c:	2b00      	cmp	r3, #0
 801127e:	bfd6      	itet	le
 8011280:	460a      	movle	r2, r1
 8011282:	462a      	movgt	r2, r5
 8011284:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011288:	468b      	mov	fp, r1
 801128a:	462f      	mov	r7, r5
 801128c:	bfd4      	ite	le
 801128e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011292:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011296:	4620      	mov	r0, r4
 8011298:	ee10 2a10 	vmov	r2, s0
 801129c:	465b      	mov	r3, fp
 801129e:	4639      	mov	r1, r7
 80112a0:	f7ef faf4 	bl	800088c <__aeabi_ddiv>
 80112a4:	ec41 0b10 	vmov	d0, r0, r1
 80112a8:	b003      	add	sp, #12
 80112aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080112ae <__copybits>:
 80112ae:	3901      	subs	r1, #1
 80112b0:	b570      	push	{r4, r5, r6, lr}
 80112b2:	1149      	asrs	r1, r1, #5
 80112b4:	6914      	ldr	r4, [r2, #16]
 80112b6:	3101      	adds	r1, #1
 80112b8:	f102 0314 	add.w	r3, r2, #20
 80112bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80112c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80112c4:	1f05      	subs	r5, r0, #4
 80112c6:	42a3      	cmp	r3, r4
 80112c8:	d30c      	bcc.n	80112e4 <__copybits+0x36>
 80112ca:	1aa3      	subs	r3, r4, r2
 80112cc:	3b11      	subs	r3, #17
 80112ce:	f023 0303 	bic.w	r3, r3, #3
 80112d2:	3211      	adds	r2, #17
 80112d4:	42a2      	cmp	r2, r4
 80112d6:	bf88      	it	hi
 80112d8:	2300      	movhi	r3, #0
 80112da:	4418      	add	r0, r3
 80112dc:	2300      	movs	r3, #0
 80112de:	4288      	cmp	r0, r1
 80112e0:	d305      	bcc.n	80112ee <__copybits+0x40>
 80112e2:	bd70      	pop	{r4, r5, r6, pc}
 80112e4:	f853 6b04 	ldr.w	r6, [r3], #4
 80112e8:	f845 6f04 	str.w	r6, [r5, #4]!
 80112ec:	e7eb      	b.n	80112c6 <__copybits+0x18>
 80112ee:	f840 3b04 	str.w	r3, [r0], #4
 80112f2:	e7f4      	b.n	80112de <__copybits+0x30>

080112f4 <__any_on>:
 80112f4:	f100 0214 	add.w	r2, r0, #20
 80112f8:	6900      	ldr	r0, [r0, #16]
 80112fa:	114b      	asrs	r3, r1, #5
 80112fc:	4298      	cmp	r0, r3
 80112fe:	b510      	push	{r4, lr}
 8011300:	db11      	blt.n	8011326 <__any_on+0x32>
 8011302:	dd0a      	ble.n	801131a <__any_on+0x26>
 8011304:	f011 011f 	ands.w	r1, r1, #31
 8011308:	d007      	beq.n	801131a <__any_on+0x26>
 801130a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801130e:	fa24 f001 	lsr.w	r0, r4, r1
 8011312:	fa00 f101 	lsl.w	r1, r0, r1
 8011316:	428c      	cmp	r4, r1
 8011318:	d10b      	bne.n	8011332 <__any_on+0x3e>
 801131a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801131e:	4293      	cmp	r3, r2
 8011320:	d803      	bhi.n	801132a <__any_on+0x36>
 8011322:	2000      	movs	r0, #0
 8011324:	bd10      	pop	{r4, pc}
 8011326:	4603      	mov	r3, r0
 8011328:	e7f7      	b.n	801131a <__any_on+0x26>
 801132a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801132e:	2900      	cmp	r1, #0
 8011330:	d0f5      	beq.n	801131e <__any_on+0x2a>
 8011332:	2001      	movs	r0, #1
 8011334:	e7f6      	b.n	8011324 <__any_on+0x30>

08011336 <_calloc_r>:
 8011336:	b513      	push	{r0, r1, r4, lr}
 8011338:	434a      	muls	r2, r1
 801133a:	4611      	mov	r1, r2
 801133c:	9201      	str	r2, [sp, #4]
 801133e:	f7fc fa8d 	bl	800d85c <_malloc_r>
 8011342:	4604      	mov	r4, r0
 8011344:	b118      	cbz	r0, 801134e <_calloc_r+0x18>
 8011346:	9a01      	ldr	r2, [sp, #4]
 8011348:	2100      	movs	r1, #0
 801134a:	f7fc fa2f 	bl	800d7ac <memset>
 801134e:	4620      	mov	r0, r4
 8011350:	b002      	add	sp, #8
 8011352:	bd10      	pop	{r4, pc}

08011354 <__ssputs_r>:
 8011354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011358:	688e      	ldr	r6, [r1, #8]
 801135a:	429e      	cmp	r6, r3
 801135c:	4682      	mov	sl, r0
 801135e:	460c      	mov	r4, r1
 8011360:	4690      	mov	r8, r2
 8011362:	461f      	mov	r7, r3
 8011364:	d838      	bhi.n	80113d8 <__ssputs_r+0x84>
 8011366:	898a      	ldrh	r2, [r1, #12]
 8011368:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801136c:	d032      	beq.n	80113d4 <__ssputs_r+0x80>
 801136e:	6825      	ldr	r5, [r4, #0]
 8011370:	6909      	ldr	r1, [r1, #16]
 8011372:	eba5 0901 	sub.w	r9, r5, r1
 8011376:	6965      	ldr	r5, [r4, #20]
 8011378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801137c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011380:	3301      	adds	r3, #1
 8011382:	444b      	add	r3, r9
 8011384:	106d      	asrs	r5, r5, #1
 8011386:	429d      	cmp	r5, r3
 8011388:	bf38      	it	cc
 801138a:	461d      	movcc	r5, r3
 801138c:	0553      	lsls	r3, r2, #21
 801138e:	d531      	bpl.n	80113f4 <__ssputs_r+0xa0>
 8011390:	4629      	mov	r1, r5
 8011392:	f7fc fa63 	bl	800d85c <_malloc_r>
 8011396:	4606      	mov	r6, r0
 8011398:	b950      	cbnz	r0, 80113b0 <__ssputs_r+0x5c>
 801139a:	230c      	movs	r3, #12
 801139c:	f8ca 3000 	str.w	r3, [sl]
 80113a0:	89a3      	ldrh	r3, [r4, #12]
 80113a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80113a6:	81a3      	strh	r3, [r4, #12]
 80113a8:	f04f 30ff 	mov.w	r0, #4294967295
 80113ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113b0:	6921      	ldr	r1, [r4, #16]
 80113b2:	464a      	mov	r2, r9
 80113b4:	f7fc f9d2 	bl	800d75c <memcpy>
 80113b8:	89a3      	ldrh	r3, [r4, #12]
 80113ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80113be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113c2:	81a3      	strh	r3, [r4, #12]
 80113c4:	6126      	str	r6, [r4, #16]
 80113c6:	6165      	str	r5, [r4, #20]
 80113c8:	444e      	add	r6, r9
 80113ca:	eba5 0509 	sub.w	r5, r5, r9
 80113ce:	6026      	str	r6, [r4, #0]
 80113d0:	60a5      	str	r5, [r4, #8]
 80113d2:	463e      	mov	r6, r7
 80113d4:	42be      	cmp	r6, r7
 80113d6:	d900      	bls.n	80113da <__ssputs_r+0x86>
 80113d8:	463e      	mov	r6, r7
 80113da:	4632      	mov	r2, r6
 80113dc:	6820      	ldr	r0, [r4, #0]
 80113de:	4641      	mov	r1, r8
 80113e0:	f7fc f9ca 	bl	800d778 <memmove>
 80113e4:	68a3      	ldr	r3, [r4, #8]
 80113e6:	6822      	ldr	r2, [r4, #0]
 80113e8:	1b9b      	subs	r3, r3, r6
 80113ea:	4432      	add	r2, r6
 80113ec:	60a3      	str	r3, [r4, #8]
 80113ee:	6022      	str	r2, [r4, #0]
 80113f0:	2000      	movs	r0, #0
 80113f2:	e7db      	b.n	80113ac <__ssputs_r+0x58>
 80113f4:	462a      	mov	r2, r5
 80113f6:	f000 ff35 	bl	8012264 <_realloc_r>
 80113fa:	4606      	mov	r6, r0
 80113fc:	2800      	cmp	r0, #0
 80113fe:	d1e1      	bne.n	80113c4 <__ssputs_r+0x70>
 8011400:	6921      	ldr	r1, [r4, #16]
 8011402:	4650      	mov	r0, sl
 8011404:	f7fc f9da 	bl	800d7bc <_free_r>
 8011408:	e7c7      	b.n	801139a <__ssputs_r+0x46>
	...

0801140c <_svfiprintf_r>:
 801140c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011410:	4698      	mov	r8, r3
 8011412:	898b      	ldrh	r3, [r1, #12]
 8011414:	061b      	lsls	r3, r3, #24
 8011416:	b09d      	sub	sp, #116	; 0x74
 8011418:	4607      	mov	r7, r0
 801141a:	460d      	mov	r5, r1
 801141c:	4614      	mov	r4, r2
 801141e:	d50e      	bpl.n	801143e <_svfiprintf_r+0x32>
 8011420:	690b      	ldr	r3, [r1, #16]
 8011422:	b963      	cbnz	r3, 801143e <_svfiprintf_r+0x32>
 8011424:	2140      	movs	r1, #64	; 0x40
 8011426:	f7fc fa19 	bl	800d85c <_malloc_r>
 801142a:	6028      	str	r0, [r5, #0]
 801142c:	6128      	str	r0, [r5, #16]
 801142e:	b920      	cbnz	r0, 801143a <_svfiprintf_r+0x2e>
 8011430:	230c      	movs	r3, #12
 8011432:	603b      	str	r3, [r7, #0]
 8011434:	f04f 30ff 	mov.w	r0, #4294967295
 8011438:	e0d1      	b.n	80115de <_svfiprintf_r+0x1d2>
 801143a:	2340      	movs	r3, #64	; 0x40
 801143c:	616b      	str	r3, [r5, #20]
 801143e:	2300      	movs	r3, #0
 8011440:	9309      	str	r3, [sp, #36]	; 0x24
 8011442:	2320      	movs	r3, #32
 8011444:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011448:	f8cd 800c 	str.w	r8, [sp, #12]
 801144c:	2330      	movs	r3, #48	; 0x30
 801144e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80115f8 <_svfiprintf_r+0x1ec>
 8011452:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011456:	f04f 0901 	mov.w	r9, #1
 801145a:	4623      	mov	r3, r4
 801145c:	469a      	mov	sl, r3
 801145e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011462:	b10a      	cbz	r2, 8011468 <_svfiprintf_r+0x5c>
 8011464:	2a25      	cmp	r2, #37	; 0x25
 8011466:	d1f9      	bne.n	801145c <_svfiprintf_r+0x50>
 8011468:	ebba 0b04 	subs.w	fp, sl, r4
 801146c:	d00b      	beq.n	8011486 <_svfiprintf_r+0x7a>
 801146e:	465b      	mov	r3, fp
 8011470:	4622      	mov	r2, r4
 8011472:	4629      	mov	r1, r5
 8011474:	4638      	mov	r0, r7
 8011476:	f7ff ff6d 	bl	8011354 <__ssputs_r>
 801147a:	3001      	adds	r0, #1
 801147c:	f000 80aa 	beq.w	80115d4 <_svfiprintf_r+0x1c8>
 8011480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011482:	445a      	add	r2, fp
 8011484:	9209      	str	r2, [sp, #36]	; 0x24
 8011486:	f89a 3000 	ldrb.w	r3, [sl]
 801148a:	2b00      	cmp	r3, #0
 801148c:	f000 80a2 	beq.w	80115d4 <_svfiprintf_r+0x1c8>
 8011490:	2300      	movs	r3, #0
 8011492:	f04f 32ff 	mov.w	r2, #4294967295
 8011496:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801149a:	f10a 0a01 	add.w	sl, sl, #1
 801149e:	9304      	str	r3, [sp, #16]
 80114a0:	9307      	str	r3, [sp, #28]
 80114a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80114a6:	931a      	str	r3, [sp, #104]	; 0x68
 80114a8:	4654      	mov	r4, sl
 80114aa:	2205      	movs	r2, #5
 80114ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114b0:	4851      	ldr	r0, [pc, #324]	; (80115f8 <_svfiprintf_r+0x1ec>)
 80114b2:	f7ee fead 	bl	8000210 <memchr>
 80114b6:	9a04      	ldr	r2, [sp, #16]
 80114b8:	b9d8      	cbnz	r0, 80114f2 <_svfiprintf_r+0xe6>
 80114ba:	06d0      	lsls	r0, r2, #27
 80114bc:	bf44      	itt	mi
 80114be:	2320      	movmi	r3, #32
 80114c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80114c4:	0711      	lsls	r1, r2, #28
 80114c6:	bf44      	itt	mi
 80114c8:	232b      	movmi	r3, #43	; 0x2b
 80114ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80114ce:	f89a 3000 	ldrb.w	r3, [sl]
 80114d2:	2b2a      	cmp	r3, #42	; 0x2a
 80114d4:	d015      	beq.n	8011502 <_svfiprintf_r+0xf6>
 80114d6:	9a07      	ldr	r2, [sp, #28]
 80114d8:	4654      	mov	r4, sl
 80114da:	2000      	movs	r0, #0
 80114dc:	f04f 0c0a 	mov.w	ip, #10
 80114e0:	4621      	mov	r1, r4
 80114e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80114e6:	3b30      	subs	r3, #48	; 0x30
 80114e8:	2b09      	cmp	r3, #9
 80114ea:	d94e      	bls.n	801158a <_svfiprintf_r+0x17e>
 80114ec:	b1b0      	cbz	r0, 801151c <_svfiprintf_r+0x110>
 80114ee:	9207      	str	r2, [sp, #28]
 80114f0:	e014      	b.n	801151c <_svfiprintf_r+0x110>
 80114f2:	eba0 0308 	sub.w	r3, r0, r8
 80114f6:	fa09 f303 	lsl.w	r3, r9, r3
 80114fa:	4313      	orrs	r3, r2
 80114fc:	9304      	str	r3, [sp, #16]
 80114fe:	46a2      	mov	sl, r4
 8011500:	e7d2      	b.n	80114a8 <_svfiprintf_r+0x9c>
 8011502:	9b03      	ldr	r3, [sp, #12]
 8011504:	1d19      	adds	r1, r3, #4
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	9103      	str	r1, [sp, #12]
 801150a:	2b00      	cmp	r3, #0
 801150c:	bfbb      	ittet	lt
 801150e:	425b      	neglt	r3, r3
 8011510:	f042 0202 	orrlt.w	r2, r2, #2
 8011514:	9307      	strge	r3, [sp, #28]
 8011516:	9307      	strlt	r3, [sp, #28]
 8011518:	bfb8      	it	lt
 801151a:	9204      	strlt	r2, [sp, #16]
 801151c:	7823      	ldrb	r3, [r4, #0]
 801151e:	2b2e      	cmp	r3, #46	; 0x2e
 8011520:	d10c      	bne.n	801153c <_svfiprintf_r+0x130>
 8011522:	7863      	ldrb	r3, [r4, #1]
 8011524:	2b2a      	cmp	r3, #42	; 0x2a
 8011526:	d135      	bne.n	8011594 <_svfiprintf_r+0x188>
 8011528:	9b03      	ldr	r3, [sp, #12]
 801152a:	1d1a      	adds	r2, r3, #4
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	9203      	str	r2, [sp, #12]
 8011530:	2b00      	cmp	r3, #0
 8011532:	bfb8      	it	lt
 8011534:	f04f 33ff 	movlt.w	r3, #4294967295
 8011538:	3402      	adds	r4, #2
 801153a:	9305      	str	r3, [sp, #20]
 801153c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011608 <_svfiprintf_r+0x1fc>
 8011540:	7821      	ldrb	r1, [r4, #0]
 8011542:	2203      	movs	r2, #3
 8011544:	4650      	mov	r0, sl
 8011546:	f7ee fe63 	bl	8000210 <memchr>
 801154a:	b140      	cbz	r0, 801155e <_svfiprintf_r+0x152>
 801154c:	2340      	movs	r3, #64	; 0x40
 801154e:	eba0 000a 	sub.w	r0, r0, sl
 8011552:	fa03 f000 	lsl.w	r0, r3, r0
 8011556:	9b04      	ldr	r3, [sp, #16]
 8011558:	4303      	orrs	r3, r0
 801155a:	3401      	adds	r4, #1
 801155c:	9304      	str	r3, [sp, #16]
 801155e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011562:	4826      	ldr	r0, [pc, #152]	; (80115fc <_svfiprintf_r+0x1f0>)
 8011564:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011568:	2206      	movs	r2, #6
 801156a:	f7ee fe51 	bl	8000210 <memchr>
 801156e:	2800      	cmp	r0, #0
 8011570:	d038      	beq.n	80115e4 <_svfiprintf_r+0x1d8>
 8011572:	4b23      	ldr	r3, [pc, #140]	; (8011600 <_svfiprintf_r+0x1f4>)
 8011574:	bb1b      	cbnz	r3, 80115be <_svfiprintf_r+0x1b2>
 8011576:	9b03      	ldr	r3, [sp, #12]
 8011578:	3307      	adds	r3, #7
 801157a:	f023 0307 	bic.w	r3, r3, #7
 801157e:	3308      	adds	r3, #8
 8011580:	9303      	str	r3, [sp, #12]
 8011582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011584:	4433      	add	r3, r6
 8011586:	9309      	str	r3, [sp, #36]	; 0x24
 8011588:	e767      	b.n	801145a <_svfiprintf_r+0x4e>
 801158a:	fb0c 3202 	mla	r2, ip, r2, r3
 801158e:	460c      	mov	r4, r1
 8011590:	2001      	movs	r0, #1
 8011592:	e7a5      	b.n	80114e0 <_svfiprintf_r+0xd4>
 8011594:	2300      	movs	r3, #0
 8011596:	3401      	adds	r4, #1
 8011598:	9305      	str	r3, [sp, #20]
 801159a:	4619      	mov	r1, r3
 801159c:	f04f 0c0a 	mov.w	ip, #10
 80115a0:	4620      	mov	r0, r4
 80115a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80115a6:	3a30      	subs	r2, #48	; 0x30
 80115a8:	2a09      	cmp	r2, #9
 80115aa:	d903      	bls.n	80115b4 <_svfiprintf_r+0x1a8>
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d0c5      	beq.n	801153c <_svfiprintf_r+0x130>
 80115b0:	9105      	str	r1, [sp, #20]
 80115b2:	e7c3      	b.n	801153c <_svfiprintf_r+0x130>
 80115b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80115b8:	4604      	mov	r4, r0
 80115ba:	2301      	movs	r3, #1
 80115bc:	e7f0      	b.n	80115a0 <_svfiprintf_r+0x194>
 80115be:	ab03      	add	r3, sp, #12
 80115c0:	9300      	str	r3, [sp, #0]
 80115c2:	462a      	mov	r2, r5
 80115c4:	4b0f      	ldr	r3, [pc, #60]	; (8011604 <_svfiprintf_r+0x1f8>)
 80115c6:	a904      	add	r1, sp, #16
 80115c8:	4638      	mov	r0, r7
 80115ca:	f7fc fa41 	bl	800da50 <_printf_float>
 80115ce:	1c42      	adds	r2, r0, #1
 80115d0:	4606      	mov	r6, r0
 80115d2:	d1d6      	bne.n	8011582 <_svfiprintf_r+0x176>
 80115d4:	89ab      	ldrh	r3, [r5, #12]
 80115d6:	065b      	lsls	r3, r3, #25
 80115d8:	f53f af2c 	bmi.w	8011434 <_svfiprintf_r+0x28>
 80115dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80115de:	b01d      	add	sp, #116	; 0x74
 80115e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115e4:	ab03      	add	r3, sp, #12
 80115e6:	9300      	str	r3, [sp, #0]
 80115e8:	462a      	mov	r2, r5
 80115ea:	4b06      	ldr	r3, [pc, #24]	; (8011604 <_svfiprintf_r+0x1f8>)
 80115ec:	a904      	add	r1, sp, #16
 80115ee:	4638      	mov	r0, r7
 80115f0:	f7fc fcd2 	bl	800df98 <_printf_i>
 80115f4:	e7eb      	b.n	80115ce <_svfiprintf_r+0x1c2>
 80115f6:	bf00      	nop
 80115f8:	08013264 	.word	0x08013264
 80115fc:	0801326e 	.word	0x0801326e
 8011600:	0800da51 	.word	0x0800da51
 8011604:	08011355 	.word	0x08011355
 8011608:	0801326a 	.word	0x0801326a

0801160c <_sungetc_r>:
 801160c:	b538      	push	{r3, r4, r5, lr}
 801160e:	1c4b      	adds	r3, r1, #1
 8011610:	4614      	mov	r4, r2
 8011612:	d103      	bne.n	801161c <_sungetc_r+0x10>
 8011614:	f04f 35ff 	mov.w	r5, #4294967295
 8011618:	4628      	mov	r0, r5
 801161a:	bd38      	pop	{r3, r4, r5, pc}
 801161c:	8993      	ldrh	r3, [r2, #12]
 801161e:	f023 0320 	bic.w	r3, r3, #32
 8011622:	8193      	strh	r3, [r2, #12]
 8011624:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011626:	6852      	ldr	r2, [r2, #4]
 8011628:	b2cd      	uxtb	r5, r1
 801162a:	b18b      	cbz	r3, 8011650 <_sungetc_r+0x44>
 801162c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801162e:	4293      	cmp	r3, r2
 8011630:	dd08      	ble.n	8011644 <_sungetc_r+0x38>
 8011632:	6823      	ldr	r3, [r4, #0]
 8011634:	1e5a      	subs	r2, r3, #1
 8011636:	6022      	str	r2, [r4, #0]
 8011638:	f803 5c01 	strb.w	r5, [r3, #-1]
 801163c:	6863      	ldr	r3, [r4, #4]
 801163e:	3301      	adds	r3, #1
 8011640:	6063      	str	r3, [r4, #4]
 8011642:	e7e9      	b.n	8011618 <_sungetc_r+0xc>
 8011644:	4621      	mov	r1, r4
 8011646:	f000 fbdb 	bl	8011e00 <__submore>
 801164a:	2800      	cmp	r0, #0
 801164c:	d0f1      	beq.n	8011632 <_sungetc_r+0x26>
 801164e:	e7e1      	b.n	8011614 <_sungetc_r+0x8>
 8011650:	6921      	ldr	r1, [r4, #16]
 8011652:	6823      	ldr	r3, [r4, #0]
 8011654:	b151      	cbz	r1, 801166c <_sungetc_r+0x60>
 8011656:	4299      	cmp	r1, r3
 8011658:	d208      	bcs.n	801166c <_sungetc_r+0x60>
 801165a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801165e:	42a9      	cmp	r1, r5
 8011660:	d104      	bne.n	801166c <_sungetc_r+0x60>
 8011662:	3b01      	subs	r3, #1
 8011664:	3201      	adds	r2, #1
 8011666:	6023      	str	r3, [r4, #0]
 8011668:	6062      	str	r2, [r4, #4]
 801166a:	e7d5      	b.n	8011618 <_sungetc_r+0xc>
 801166c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8011670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011674:	6363      	str	r3, [r4, #52]	; 0x34
 8011676:	2303      	movs	r3, #3
 8011678:	63a3      	str	r3, [r4, #56]	; 0x38
 801167a:	4623      	mov	r3, r4
 801167c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011680:	6023      	str	r3, [r4, #0]
 8011682:	2301      	movs	r3, #1
 8011684:	e7dc      	b.n	8011640 <_sungetc_r+0x34>

08011686 <__ssrefill_r>:
 8011686:	b510      	push	{r4, lr}
 8011688:	460c      	mov	r4, r1
 801168a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801168c:	b169      	cbz	r1, 80116aa <__ssrefill_r+0x24>
 801168e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011692:	4299      	cmp	r1, r3
 8011694:	d001      	beq.n	801169a <__ssrefill_r+0x14>
 8011696:	f7fc f891 	bl	800d7bc <_free_r>
 801169a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801169c:	6063      	str	r3, [r4, #4]
 801169e:	2000      	movs	r0, #0
 80116a0:	6360      	str	r0, [r4, #52]	; 0x34
 80116a2:	b113      	cbz	r3, 80116aa <__ssrefill_r+0x24>
 80116a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80116a6:	6023      	str	r3, [r4, #0]
 80116a8:	bd10      	pop	{r4, pc}
 80116aa:	6923      	ldr	r3, [r4, #16]
 80116ac:	6023      	str	r3, [r4, #0]
 80116ae:	2300      	movs	r3, #0
 80116b0:	6063      	str	r3, [r4, #4]
 80116b2:	89a3      	ldrh	r3, [r4, #12]
 80116b4:	f043 0320 	orr.w	r3, r3, #32
 80116b8:	81a3      	strh	r3, [r4, #12]
 80116ba:	f04f 30ff 	mov.w	r0, #4294967295
 80116be:	e7f3      	b.n	80116a8 <__ssrefill_r+0x22>

080116c0 <__ssvfiscanf_r>:
 80116c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116c4:	460c      	mov	r4, r1
 80116c6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80116ca:	2100      	movs	r1, #0
 80116cc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80116d0:	49b2      	ldr	r1, [pc, #712]	; (801199c <__ssvfiscanf_r+0x2dc>)
 80116d2:	91a0      	str	r1, [sp, #640]	; 0x280
 80116d4:	f10d 0804 	add.w	r8, sp, #4
 80116d8:	49b1      	ldr	r1, [pc, #708]	; (80119a0 <__ssvfiscanf_r+0x2e0>)
 80116da:	4fb2      	ldr	r7, [pc, #712]	; (80119a4 <__ssvfiscanf_r+0x2e4>)
 80116dc:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80119a8 <__ssvfiscanf_r+0x2e8>
 80116e0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80116e4:	4606      	mov	r6, r0
 80116e6:	91a1      	str	r1, [sp, #644]	; 0x284
 80116e8:	9300      	str	r3, [sp, #0]
 80116ea:	f892 a000 	ldrb.w	sl, [r2]
 80116ee:	f1ba 0f00 	cmp.w	sl, #0
 80116f2:	f000 8151 	beq.w	8011998 <__ssvfiscanf_r+0x2d8>
 80116f6:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80116fa:	f013 0308 	ands.w	r3, r3, #8
 80116fe:	f102 0501 	add.w	r5, r2, #1
 8011702:	d019      	beq.n	8011738 <__ssvfiscanf_r+0x78>
 8011704:	6863      	ldr	r3, [r4, #4]
 8011706:	2b00      	cmp	r3, #0
 8011708:	dd0f      	ble.n	801172a <__ssvfiscanf_r+0x6a>
 801170a:	6823      	ldr	r3, [r4, #0]
 801170c:	781a      	ldrb	r2, [r3, #0]
 801170e:	5cba      	ldrb	r2, [r7, r2]
 8011710:	0712      	lsls	r2, r2, #28
 8011712:	d401      	bmi.n	8011718 <__ssvfiscanf_r+0x58>
 8011714:	462a      	mov	r2, r5
 8011716:	e7e8      	b.n	80116ea <__ssvfiscanf_r+0x2a>
 8011718:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801171a:	3201      	adds	r2, #1
 801171c:	9245      	str	r2, [sp, #276]	; 0x114
 801171e:	6862      	ldr	r2, [r4, #4]
 8011720:	3301      	adds	r3, #1
 8011722:	3a01      	subs	r2, #1
 8011724:	6062      	str	r2, [r4, #4]
 8011726:	6023      	str	r3, [r4, #0]
 8011728:	e7ec      	b.n	8011704 <__ssvfiscanf_r+0x44>
 801172a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801172c:	4621      	mov	r1, r4
 801172e:	4630      	mov	r0, r6
 8011730:	4798      	blx	r3
 8011732:	2800      	cmp	r0, #0
 8011734:	d0e9      	beq.n	801170a <__ssvfiscanf_r+0x4a>
 8011736:	e7ed      	b.n	8011714 <__ssvfiscanf_r+0x54>
 8011738:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801173c:	f040 8083 	bne.w	8011846 <__ssvfiscanf_r+0x186>
 8011740:	9341      	str	r3, [sp, #260]	; 0x104
 8011742:	9343      	str	r3, [sp, #268]	; 0x10c
 8011744:	7853      	ldrb	r3, [r2, #1]
 8011746:	2b2a      	cmp	r3, #42	; 0x2a
 8011748:	bf02      	ittt	eq
 801174a:	2310      	moveq	r3, #16
 801174c:	1c95      	addeq	r5, r2, #2
 801174e:	9341      	streq	r3, [sp, #260]	; 0x104
 8011750:	220a      	movs	r2, #10
 8011752:	46ab      	mov	fp, r5
 8011754:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8011758:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801175c:	2b09      	cmp	r3, #9
 801175e:	d91d      	bls.n	801179c <__ssvfiscanf_r+0xdc>
 8011760:	4891      	ldr	r0, [pc, #580]	; (80119a8 <__ssvfiscanf_r+0x2e8>)
 8011762:	2203      	movs	r2, #3
 8011764:	f7ee fd54 	bl	8000210 <memchr>
 8011768:	b140      	cbz	r0, 801177c <__ssvfiscanf_r+0xbc>
 801176a:	2301      	movs	r3, #1
 801176c:	eba0 0009 	sub.w	r0, r0, r9
 8011770:	fa03 f000 	lsl.w	r0, r3, r0
 8011774:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011776:	4318      	orrs	r0, r3
 8011778:	9041      	str	r0, [sp, #260]	; 0x104
 801177a:	465d      	mov	r5, fp
 801177c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011780:	2b78      	cmp	r3, #120	; 0x78
 8011782:	d806      	bhi.n	8011792 <__ssvfiscanf_r+0xd2>
 8011784:	2b57      	cmp	r3, #87	; 0x57
 8011786:	d810      	bhi.n	80117aa <__ssvfiscanf_r+0xea>
 8011788:	2b25      	cmp	r3, #37	; 0x25
 801178a:	d05c      	beq.n	8011846 <__ssvfiscanf_r+0x186>
 801178c:	d856      	bhi.n	801183c <__ssvfiscanf_r+0x17c>
 801178e:	2b00      	cmp	r3, #0
 8011790:	d074      	beq.n	801187c <__ssvfiscanf_r+0x1bc>
 8011792:	2303      	movs	r3, #3
 8011794:	9347      	str	r3, [sp, #284]	; 0x11c
 8011796:	230a      	movs	r3, #10
 8011798:	9342      	str	r3, [sp, #264]	; 0x108
 801179a:	e081      	b.n	80118a0 <__ssvfiscanf_r+0x1e0>
 801179c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801179e:	fb02 1303 	mla	r3, r2, r3, r1
 80117a2:	3b30      	subs	r3, #48	; 0x30
 80117a4:	9343      	str	r3, [sp, #268]	; 0x10c
 80117a6:	465d      	mov	r5, fp
 80117a8:	e7d3      	b.n	8011752 <__ssvfiscanf_r+0x92>
 80117aa:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80117ae:	2a20      	cmp	r2, #32
 80117b0:	d8ef      	bhi.n	8011792 <__ssvfiscanf_r+0xd2>
 80117b2:	a101      	add	r1, pc, #4	; (adr r1, 80117b8 <__ssvfiscanf_r+0xf8>)
 80117b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80117b8:	0801188b 	.word	0x0801188b
 80117bc:	08011793 	.word	0x08011793
 80117c0:	08011793 	.word	0x08011793
 80117c4:	080118e9 	.word	0x080118e9
 80117c8:	08011793 	.word	0x08011793
 80117cc:	08011793 	.word	0x08011793
 80117d0:	08011793 	.word	0x08011793
 80117d4:	08011793 	.word	0x08011793
 80117d8:	08011793 	.word	0x08011793
 80117dc:	08011793 	.word	0x08011793
 80117e0:	08011793 	.word	0x08011793
 80117e4:	080118ff 	.word	0x080118ff
 80117e8:	080118d5 	.word	0x080118d5
 80117ec:	08011843 	.word	0x08011843
 80117f0:	08011843 	.word	0x08011843
 80117f4:	08011843 	.word	0x08011843
 80117f8:	08011793 	.word	0x08011793
 80117fc:	080118d9 	.word	0x080118d9
 8011800:	08011793 	.word	0x08011793
 8011804:	08011793 	.word	0x08011793
 8011808:	08011793 	.word	0x08011793
 801180c:	08011793 	.word	0x08011793
 8011810:	0801190f 	.word	0x0801190f
 8011814:	080118e1 	.word	0x080118e1
 8011818:	08011883 	.word	0x08011883
 801181c:	08011793 	.word	0x08011793
 8011820:	08011793 	.word	0x08011793
 8011824:	0801190b 	.word	0x0801190b
 8011828:	08011793 	.word	0x08011793
 801182c:	080118d5 	.word	0x080118d5
 8011830:	08011793 	.word	0x08011793
 8011834:	08011793 	.word	0x08011793
 8011838:	0801188b 	.word	0x0801188b
 801183c:	3b45      	subs	r3, #69	; 0x45
 801183e:	2b02      	cmp	r3, #2
 8011840:	d8a7      	bhi.n	8011792 <__ssvfiscanf_r+0xd2>
 8011842:	2305      	movs	r3, #5
 8011844:	e02b      	b.n	801189e <__ssvfiscanf_r+0x1de>
 8011846:	6863      	ldr	r3, [r4, #4]
 8011848:	2b00      	cmp	r3, #0
 801184a:	dd0d      	ble.n	8011868 <__ssvfiscanf_r+0x1a8>
 801184c:	6823      	ldr	r3, [r4, #0]
 801184e:	781a      	ldrb	r2, [r3, #0]
 8011850:	4552      	cmp	r2, sl
 8011852:	f040 80a1 	bne.w	8011998 <__ssvfiscanf_r+0x2d8>
 8011856:	3301      	adds	r3, #1
 8011858:	6862      	ldr	r2, [r4, #4]
 801185a:	6023      	str	r3, [r4, #0]
 801185c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801185e:	3a01      	subs	r2, #1
 8011860:	3301      	adds	r3, #1
 8011862:	6062      	str	r2, [r4, #4]
 8011864:	9345      	str	r3, [sp, #276]	; 0x114
 8011866:	e755      	b.n	8011714 <__ssvfiscanf_r+0x54>
 8011868:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801186a:	4621      	mov	r1, r4
 801186c:	4630      	mov	r0, r6
 801186e:	4798      	blx	r3
 8011870:	2800      	cmp	r0, #0
 8011872:	d0eb      	beq.n	801184c <__ssvfiscanf_r+0x18c>
 8011874:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011876:	2800      	cmp	r0, #0
 8011878:	f040 8084 	bne.w	8011984 <__ssvfiscanf_r+0x2c4>
 801187c:	f04f 30ff 	mov.w	r0, #4294967295
 8011880:	e086      	b.n	8011990 <__ssvfiscanf_r+0x2d0>
 8011882:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011884:	f042 0220 	orr.w	r2, r2, #32
 8011888:	9241      	str	r2, [sp, #260]	; 0x104
 801188a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801188c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011890:	9241      	str	r2, [sp, #260]	; 0x104
 8011892:	2210      	movs	r2, #16
 8011894:	2b6f      	cmp	r3, #111	; 0x6f
 8011896:	9242      	str	r2, [sp, #264]	; 0x108
 8011898:	bf34      	ite	cc
 801189a:	2303      	movcc	r3, #3
 801189c:	2304      	movcs	r3, #4
 801189e:	9347      	str	r3, [sp, #284]	; 0x11c
 80118a0:	6863      	ldr	r3, [r4, #4]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	dd41      	ble.n	801192a <__ssvfiscanf_r+0x26a>
 80118a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80118a8:	0659      	lsls	r1, r3, #25
 80118aa:	d404      	bmi.n	80118b6 <__ssvfiscanf_r+0x1f6>
 80118ac:	6823      	ldr	r3, [r4, #0]
 80118ae:	781a      	ldrb	r2, [r3, #0]
 80118b0:	5cba      	ldrb	r2, [r7, r2]
 80118b2:	0712      	lsls	r2, r2, #28
 80118b4:	d440      	bmi.n	8011938 <__ssvfiscanf_r+0x278>
 80118b6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80118b8:	2b02      	cmp	r3, #2
 80118ba:	dc4f      	bgt.n	801195c <__ssvfiscanf_r+0x29c>
 80118bc:	466b      	mov	r3, sp
 80118be:	4622      	mov	r2, r4
 80118c0:	a941      	add	r1, sp, #260	; 0x104
 80118c2:	4630      	mov	r0, r6
 80118c4:	f000 f874 	bl	80119b0 <_scanf_chars>
 80118c8:	2801      	cmp	r0, #1
 80118ca:	d065      	beq.n	8011998 <__ssvfiscanf_r+0x2d8>
 80118cc:	2802      	cmp	r0, #2
 80118ce:	f47f af21 	bne.w	8011714 <__ssvfiscanf_r+0x54>
 80118d2:	e7cf      	b.n	8011874 <__ssvfiscanf_r+0x1b4>
 80118d4:	220a      	movs	r2, #10
 80118d6:	e7dd      	b.n	8011894 <__ssvfiscanf_r+0x1d4>
 80118d8:	2300      	movs	r3, #0
 80118da:	9342      	str	r3, [sp, #264]	; 0x108
 80118dc:	2303      	movs	r3, #3
 80118de:	e7de      	b.n	801189e <__ssvfiscanf_r+0x1de>
 80118e0:	2308      	movs	r3, #8
 80118e2:	9342      	str	r3, [sp, #264]	; 0x108
 80118e4:	2304      	movs	r3, #4
 80118e6:	e7da      	b.n	801189e <__ssvfiscanf_r+0x1de>
 80118e8:	4629      	mov	r1, r5
 80118ea:	4640      	mov	r0, r8
 80118ec:	f000 f9be 	bl	8011c6c <__sccl>
 80118f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80118f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118f6:	9341      	str	r3, [sp, #260]	; 0x104
 80118f8:	4605      	mov	r5, r0
 80118fa:	2301      	movs	r3, #1
 80118fc:	e7cf      	b.n	801189e <__ssvfiscanf_r+0x1de>
 80118fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011904:	9341      	str	r3, [sp, #260]	; 0x104
 8011906:	2300      	movs	r3, #0
 8011908:	e7c9      	b.n	801189e <__ssvfiscanf_r+0x1de>
 801190a:	2302      	movs	r3, #2
 801190c:	e7c7      	b.n	801189e <__ssvfiscanf_r+0x1de>
 801190e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8011910:	06c3      	lsls	r3, r0, #27
 8011912:	f53f aeff 	bmi.w	8011714 <__ssvfiscanf_r+0x54>
 8011916:	9b00      	ldr	r3, [sp, #0]
 8011918:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801191a:	1d19      	adds	r1, r3, #4
 801191c:	9100      	str	r1, [sp, #0]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	07c0      	lsls	r0, r0, #31
 8011922:	bf4c      	ite	mi
 8011924:	801a      	strhmi	r2, [r3, #0]
 8011926:	601a      	strpl	r2, [r3, #0]
 8011928:	e6f4      	b.n	8011714 <__ssvfiscanf_r+0x54>
 801192a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801192c:	4621      	mov	r1, r4
 801192e:	4630      	mov	r0, r6
 8011930:	4798      	blx	r3
 8011932:	2800      	cmp	r0, #0
 8011934:	d0b7      	beq.n	80118a6 <__ssvfiscanf_r+0x1e6>
 8011936:	e79d      	b.n	8011874 <__ssvfiscanf_r+0x1b4>
 8011938:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801193a:	3201      	adds	r2, #1
 801193c:	9245      	str	r2, [sp, #276]	; 0x114
 801193e:	6862      	ldr	r2, [r4, #4]
 8011940:	3a01      	subs	r2, #1
 8011942:	2a00      	cmp	r2, #0
 8011944:	6062      	str	r2, [r4, #4]
 8011946:	dd02      	ble.n	801194e <__ssvfiscanf_r+0x28e>
 8011948:	3301      	adds	r3, #1
 801194a:	6023      	str	r3, [r4, #0]
 801194c:	e7ae      	b.n	80118ac <__ssvfiscanf_r+0x1ec>
 801194e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011950:	4621      	mov	r1, r4
 8011952:	4630      	mov	r0, r6
 8011954:	4798      	blx	r3
 8011956:	2800      	cmp	r0, #0
 8011958:	d0a8      	beq.n	80118ac <__ssvfiscanf_r+0x1ec>
 801195a:	e78b      	b.n	8011874 <__ssvfiscanf_r+0x1b4>
 801195c:	2b04      	cmp	r3, #4
 801195e:	dc06      	bgt.n	801196e <__ssvfiscanf_r+0x2ae>
 8011960:	466b      	mov	r3, sp
 8011962:	4622      	mov	r2, r4
 8011964:	a941      	add	r1, sp, #260	; 0x104
 8011966:	4630      	mov	r0, r6
 8011968:	f000 f87a 	bl	8011a60 <_scanf_i>
 801196c:	e7ac      	b.n	80118c8 <__ssvfiscanf_r+0x208>
 801196e:	4b0f      	ldr	r3, [pc, #60]	; (80119ac <__ssvfiscanf_r+0x2ec>)
 8011970:	2b00      	cmp	r3, #0
 8011972:	f43f aecf 	beq.w	8011714 <__ssvfiscanf_r+0x54>
 8011976:	466b      	mov	r3, sp
 8011978:	4622      	mov	r2, r4
 801197a:	a941      	add	r1, sp, #260	; 0x104
 801197c:	4630      	mov	r0, r6
 801197e:	f7fc fc31 	bl	800e1e4 <_scanf_float>
 8011982:	e7a1      	b.n	80118c8 <__ssvfiscanf_r+0x208>
 8011984:	89a3      	ldrh	r3, [r4, #12]
 8011986:	f013 0f40 	tst.w	r3, #64	; 0x40
 801198a:	bf18      	it	ne
 801198c:	f04f 30ff 	movne.w	r0, #4294967295
 8011990:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8011994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011998:	9844      	ldr	r0, [sp, #272]	; 0x110
 801199a:	e7f9      	b.n	8011990 <__ssvfiscanf_r+0x2d0>
 801199c:	0801160d 	.word	0x0801160d
 80119a0:	08011687 	.word	0x08011687
 80119a4:	08012ef1 	.word	0x08012ef1
 80119a8:	0801326a 	.word	0x0801326a
 80119ac:	0800e1e5 	.word	0x0800e1e5

080119b0 <_scanf_chars>:
 80119b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119b4:	4615      	mov	r5, r2
 80119b6:	688a      	ldr	r2, [r1, #8]
 80119b8:	4680      	mov	r8, r0
 80119ba:	460c      	mov	r4, r1
 80119bc:	b932      	cbnz	r2, 80119cc <_scanf_chars+0x1c>
 80119be:	698a      	ldr	r2, [r1, #24]
 80119c0:	2a00      	cmp	r2, #0
 80119c2:	bf0c      	ite	eq
 80119c4:	2201      	moveq	r2, #1
 80119c6:	f04f 32ff 	movne.w	r2, #4294967295
 80119ca:	608a      	str	r2, [r1, #8]
 80119cc:	6822      	ldr	r2, [r4, #0]
 80119ce:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8011a5c <_scanf_chars+0xac>
 80119d2:	06d1      	lsls	r1, r2, #27
 80119d4:	bf5f      	itttt	pl
 80119d6:	681a      	ldrpl	r2, [r3, #0]
 80119d8:	1d11      	addpl	r1, r2, #4
 80119da:	6019      	strpl	r1, [r3, #0]
 80119dc:	6816      	ldrpl	r6, [r2, #0]
 80119de:	2700      	movs	r7, #0
 80119e0:	69a0      	ldr	r0, [r4, #24]
 80119e2:	b188      	cbz	r0, 8011a08 <_scanf_chars+0x58>
 80119e4:	2801      	cmp	r0, #1
 80119e6:	d107      	bne.n	80119f8 <_scanf_chars+0x48>
 80119e8:	682b      	ldr	r3, [r5, #0]
 80119ea:	781a      	ldrb	r2, [r3, #0]
 80119ec:	6963      	ldr	r3, [r4, #20]
 80119ee:	5c9b      	ldrb	r3, [r3, r2]
 80119f0:	b953      	cbnz	r3, 8011a08 <_scanf_chars+0x58>
 80119f2:	bb27      	cbnz	r7, 8011a3e <_scanf_chars+0x8e>
 80119f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119f8:	2802      	cmp	r0, #2
 80119fa:	d120      	bne.n	8011a3e <_scanf_chars+0x8e>
 80119fc:	682b      	ldr	r3, [r5, #0]
 80119fe:	781b      	ldrb	r3, [r3, #0]
 8011a00:	f813 3009 	ldrb.w	r3, [r3, r9]
 8011a04:	071b      	lsls	r3, r3, #28
 8011a06:	d41a      	bmi.n	8011a3e <_scanf_chars+0x8e>
 8011a08:	6823      	ldr	r3, [r4, #0]
 8011a0a:	06da      	lsls	r2, r3, #27
 8011a0c:	bf5e      	ittt	pl
 8011a0e:	682b      	ldrpl	r3, [r5, #0]
 8011a10:	781b      	ldrbpl	r3, [r3, #0]
 8011a12:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011a16:	682a      	ldr	r2, [r5, #0]
 8011a18:	686b      	ldr	r3, [r5, #4]
 8011a1a:	3201      	adds	r2, #1
 8011a1c:	602a      	str	r2, [r5, #0]
 8011a1e:	68a2      	ldr	r2, [r4, #8]
 8011a20:	3b01      	subs	r3, #1
 8011a22:	3a01      	subs	r2, #1
 8011a24:	606b      	str	r3, [r5, #4]
 8011a26:	3701      	adds	r7, #1
 8011a28:	60a2      	str	r2, [r4, #8]
 8011a2a:	b142      	cbz	r2, 8011a3e <_scanf_chars+0x8e>
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	dcd7      	bgt.n	80119e0 <_scanf_chars+0x30>
 8011a30:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011a34:	4629      	mov	r1, r5
 8011a36:	4640      	mov	r0, r8
 8011a38:	4798      	blx	r3
 8011a3a:	2800      	cmp	r0, #0
 8011a3c:	d0d0      	beq.n	80119e0 <_scanf_chars+0x30>
 8011a3e:	6823      	ldr	r3, [r4, #0]
 8011a40:	f013 0310 	ands.w	r3, r3, #16
 8011a44:	d105      	bne.n	8011a52 <_scanf_chars+0xa2>
 8011a46:	68e2      	ldr	r2, [r4, #12]
 8011a48:	3201      	adds	r2, #1
 8011a4a:	60e2      	str	r2, [r4, #12]
 8011a4c:	69a2      	ldr	r2, [r4, #24]
 8011a4e:	b102      	cbz	r2, 8011a52 <_scanf_chars+0xa2>
 8011a50:	7033      	strb	r3, [r6, #0]
 8011a52:	6923      	ldr	r3, [r4, #16]
 8011a54:	441f      	add	r7, r3
 8011a56:	6127      	str	r7, [r4, #16]
 8011a58:	2000      	movs	r0, #0
 8011a5a:	e7cb      	b.n	80119f4 <_scanf_chars+0x44>
 8011a5c:	08012ef1 	.word	0x08012ef1

08011a60 <_scanf_i>:
 8011a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a64:	4698      	mov	r8, r3
 8011a66:	4b74      	ldr	r3, [pc, #464]	; (8011c38 <_scanf_i+0x1d8>)
 8011a68:	460c      	mov	r4, r1
 8011a6a:	4682      	mov	sl, r0
 8011a6c:	4616      	mov	r6, r2
 8011a6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011a72:	b087      	sub	sp, #28
 8011a74:	ab03      	add	r3, sp, #12
 8011a76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011a7a:	4b70      	ldr	r3, [pc, #448]	; (8011c3c <_scanf_i+0x1dc>)
 8011a7c:	69a1      	ldr	r1, [r4, #24]
 8011a7e:	4a70      	ldr	r2, [pc, #448]	; (8011c40 <_scanf_i+0x1e0>)
 8011a80:	2903      	cmp	r1, #3
 8011a82:	bf18      	it	ne
 8011a84:	461a      	movne	r2, r3
 8011a86:	68a3      	ldr	r3, [r4, #8]
 8011a88:	9201      	str	r2, [sp, #4]
 8011a8a:	1e5a      	subs	r2, r3, #1
 8011a8c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011a90:	bf88      	it	hi
 8011a92:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011a96:	4627      	mov	r7, r4
 8011a98:	bf82      	ittt	hi
 8011a9a:	eb03 0905 	addhi.w	r9, r3, r5
 8011a9e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011aa2:	60a3      	strhi	r3, [r4, #8]
 8011aa4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011aa8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8011aac:	bf98      	it	ls
 8011aae:	f04f 0900 	movls.w	r9, #0
 8011ab2:	6023      	str	r3, [r4, #0]
 8011ab4:	463d      	mov	r5, r7
 8011ab6:	f04f 0b00 	mov.w	fp, #0
 8011aba:	6831      	ldr	r1, [r6, #0]
 8011abc:	ab03      	add	r3, sp, #12
 8011abe:	7809      	ldrb	r1, [r1, #0]
 8011ac0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011ac4:	2202      	movs	r2, #2
 8011ac6:	f7ee fba3 	bl	8000210 <memchr>
 8011aca:	b328      	cbz	r0, 8011b18 <_scanf_i+0xb8>
 8011acc:	f1bb 0f01 	cmp.w	fp, #1
 8011ad0:	d159      	bne.n	8011b86 <_scanf_i+0x126>
 8011ad2:	6862      	ldr	r2, [r4, #4]
 8011ad4:	b92a      	cbnz	r2, 8011ae2 <_scanf_i+0x82>
 8011ad6:	6822      	ldr	r2, [r4, #0]
 8011ad8:	2308      	movs	r3, #8
 8011ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011ade:	6063      	str	r3, [r4, #4]
 8011ae0:	6022      	str	r2, [r4, #0]
 8011ae2:	6822      	ldr	r2, [r4, #0]
 8011ae4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8011ae8:	6022      	str	r2, [r4, #0]
 8011aea:	68a2      	ldr	r2, [r4, #8]
 8011aec:	1e51      	subs	r1, r2, #1
 8011aee:	60a1      	str	r1, [r4, #8]
 8011af0:	b192      	cbz	r2, 8011b18 <_scanf_i+0xb8>
 8011af2:	6832      	ldr	r2, [r6, #0]
 8011af4:	1c51      	adds	r1, r2, #1
 8011af6:	6031      	str	r1, [r6, #0]
 8011af8:	7812      	ldrb	r2, [r2, #0]
 8011afa:	f805 2b01 	strb.w	r2, [r5], #1
 8011afe:	6872      	ldr	r2, [r6, #4]
 8011b00:	3a01      	subs	r2, #1
 8011b02:	2a00      	cmp	r2, #0
 8011b04:	6072      	str	r2, [r6, #4]
 8011b06:	dc07      	bgt.n	8011b18 <_scanf_i+0xb8>
 8011b08:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8011b0c:	4631      	mov	r1, r6
 8011b0e:	4650      	mov	r0, sl
 8011b10:	4790      	blx	r2
 8011b12:	2800      	cmp	r0, #0
 8011b14:	f040 8085 	bne.w	8011c22 <_scanf_i+0x1c2>
 8011b18:	f10b 0b01 	add.w	fp, fp, #1
 8011b1c:	f1bb 0f03 	cmp.w	fp, #3
 8011b20:	d1cb      	bne.n	8011aba <_scanf_i+0x5a>
 8011b22:	6863      	ldr	r3, [r4, #4]
 8011b24:	b90b      	cbnz	r3, 8011b2a <_scanf_i+0xca>
 8011b26:	230a      	movs	r3, #10
 8011b28:	6063      	str	r3, [r4, #4]
 8011b2a:	6863      	ldr	r3, [r4, #4]
 8011b2c:	4945      	ldr	r1, [pc, #276]	; (8011c44 <_scanf_i+0x1e4>)
 8011b2e:	6960      	ldr	r0, [r4, #20]
 8011b30:	1ac9      	subs	r1, r1, r3
 8011b32:	f000 f89b 	bl	8011c6c <__sccl>
 8011b36:	f04f 0b00 	mov.w	fp, #0
 8011b3a:	68a3      	ldr	r3, [r4, #8]
 8011b3c:	6822      	ldr	r2, [r4, #0]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d03d      	beq.n	8011bbe <_scanf_i+0x15e>
 8011b42:	6831      	ldr	r1, [r6, #0]
 8011b44:	6960      	ldr	r0, [r4, #20]
 8011b46:	f891 c000 	ldrb.w	ip, [r1]
 8011b4a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011b4e:	2800      	cmp	r0, #0
 8011b50:	d035      	beq.n	8011bbe <_scanf_i+0x15e>
 8011b52:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8011b56:	d124      	bne.n	8011ba2 <_scanf_i+0x142>
 8011b58:	0510      	lsls	r0, r2, #20
 8011b5a:	d522      	bpl.n	8011ba2 <_scanf_i+0x142>
 8011b5c:	f10b 0b01 	add.w	fp, fp, #1
 8011b60:	f1b9 0f00 	cmp.w	r9, #0
 8011b64:	d003      	beq.n	8011b6e <_scanf_i+0x10e>
 8011b66:	3301      	adds	r3, #1
 8011b68:	f109 39ff 	add.w	r9, r9, #4294967295
 8011b6c:	60a3      	str	r3, [r4, #8]
 8011b6e:	6873      	ldr	r3, [r6, #4]
 8011b70:	3b01      	subs	r3, #1
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	6073      	str	r3, [r6, #4]
 8011b76:	dd1b      	ble.n	8011bb0 <_scanf_i+0x150>
 8011b78:	6833      	ldr	r3, [r6, #0]
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	6033      	str	r3, [r6, #0]
 8011b7e:	68a3      	ldr	r3, [r4, #8]
 8011b80:	3b01      	subs	r3, #1
 8011b82:	60a3      	str	r3, [r4, #8]
 8011b84:	e7d9      	b.n	8011b3a <_scanf_i+0xda>
 8011b86:	f1bb 0f02 	cmp.w	fp, #2
 8011b8a:	d1ae      	bne.n	8011aea <_scanf_i+0x8a>
 8011b8c:	6822      	ldr	r2, [r4, #0]
 8011b8e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8011b92:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011b96:	d1bf      	bne.n	8011b18 <_scanf_i+0xb8>
 8011b98:	2310      	movs	r3, #16
 8011b9a:	6063      	str	r3, [r4, #4]
 8011b9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011ba0:	e7a2      	b.n	8011ae8 <_scanf_i+0x88>
 8011ba2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8011ba6:	6022      	str	r2, [r4, #0]
 8011ba8:	780b      	ldrb	r3, [r1, #0]
 8011baa:	f805 3b01 	strb.w	r3, [r5], #1
 8011bae:	e7de      	b.n	8011b6e <_scanf_i+0x10e>
 8011bb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011bb4:	4631      	mov	r1, r6
 8011bb6:	4650      	mov	r0, sl
 8011bb8:	4798      	blx	r3
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	d0df      	beq.n	8011b7e <_scanf_i+0x11e>
 8011bbe:	6823      	ldr	r3, [r4, #0]
 8011bc0:	05d9      	lsls	r1, r3, #23
 8011bc2:	d50d      	bpl.n	8011be0 <_scanf_i+0x180>
 8011bc4:	42bd      	cmp	r5, r7
 8011bc6:	d909      	bls.n	8011bdc <_scanf_i+0x17c>
 8011bc8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011bcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011bd0:	4632      	mov	r2, r6
 8011bd2:	4650      	mov	r0, sl
 8011bd4:	4798      	blx	r3
 8011bd6:	f105 39ff 	add.w	r9, r5, #4294967295
 8011bda:	464d      	mov	r5, r9
 8011bdc:	42bd      	cmp	r5, r7
 8011bde:	d028      	beq.n	8011c32 <_scanf_i+0x1d2>
 8011be0:	6822      	ldr	r2, [r4, #0]
 8011be2:	f012 0210 	ands.w	r2, r2, #16
 8011be6:	d113      	bne.n	8011c10 <_scanf_i+0x1b0>
 8011be8:	702a      	strb	r2, [r5, #0]
 8011bea:	6863      	ldr	r3, [r4, #4]
 8011bec:	9e01      	ldr	r6, [sp, #4]
 8011bee:	4639      	mov	r1, r7
 8011bf0:	4650      	mov	r0, sl
 8011bf2:	47b0      	blx	r6
 8011bf4:	f8d8 3000 	ldr.w	r3, [r8]
 8011bf8:	6821      	ldr	r1, [r4, #0]
 8011bfa:	1d1a      	adds	r2, r3, #4
 8011bfc:	f8c8 2000 	str.w	r2, [r8]
 8011c00:	f011 0f20 	tst.w	r1, #32
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	d00f      	beq.n	8011c28 <_scanf_i+0x1c8>
 8011c08:	6018      	str	r0, [r3, #0]
 8011c0a:	68e3      	ldr	r3, [r4, #12]
 8011c0c:	3301      	adds	r3, #1
 8011c0e:	60e3      	str	r3, [r4, #12]
 8011c10:	1bed      	subs	r5, r5, r7
 8011c12:	44ab      	add	fp, r5
 8011c14:	6925      	ldr	r5, [r4, #16]
 8011c16:	445d      	add	r5, fp
 8011c18:	6125      	str	r5, [r4, #16]
 8011c1a:	2000      	movs	r0, #0
 8011c1c:	b007      	add	sp, #28
 8011c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c22:	f04f 0b00 	mov.w	fp, #0
 8011c26:	e7ca      	b.n	8011bbe <_scanf_i+0x15e>
 8011c28:	07ca      	lsls	r2, r1, #31
 8011c2a:	bf4c      	ite	mi
 8011c2c:	8018      	strhmi	r0, [r3, #0]
 8011c2e:	6018      	strpl	r0, [r3, #0]
 8011c30:	e7eb      	b.n	8011c0a <_scanf_i+0x1aa>
 8011c32:	2001      	movs	r0, #1
 8011c34:	e7f2      	b.n	8011c1c <_scanf_i+0x1bc>
 8011c36:	bf00      	nop
 8011c38:	08012994 	.word	0x08012994
 8011c3c:	08011dfd 	.word	0x08011dfd
 8011c40:	0800f541 	.word	0x0800f541
 8011c44:	0801328e 	.word	0x0801328e

08011c48 <_read_r>:
 8011c48:	b538      	push	{r3, r4, r5, lr}
 8011c4a:	4d07      	ldr	r5, [pc, #28]	; (8011c68 <_read_r+0x20>)
 8011c4c:	4604      	mov	r4, r0
 8011c4e:	4608      	mov	r0, r1
 8011c50:	4611      	mov	r1, r2
 8011c52:	2200      	movs	r2, #0
 8011c54:	602a      	str	r2, [r5, #0]
 8011c56:	461a      	mov	r2, r3
 8011c58:	f7f4 f8b6 	bl	8005dc8 <_read>
 8011c5c:	1c43      	adds	r3, r0, #1
 8011c5e:	d102      	bne.n	8011c66 <_read_r+0x1e>
 8011c60:	682b      	ldr	r3, [r5, #0]
 8011c62:	b103      	cbz	r3, 8011c66 <_read_r+0x1e>
 8011c64:	6023      	str	r3, [r4, #0]
 8011c66:	bd38      	pop	{r3, r4, r5, pc}
 8011c68:	20000624 	.word	0x20000624

08011c6c <__sccl>:
 8011c6c:	b570      	push	{r4, r5, r6, lr}
 8011c6e:	780b      	ldrb	r3, [r1, #0]
 8011c70:	4604      	mov	r4, r0
 8011c72:	2b5e      	cmp	r3, #94	; 0x5e
 8011c74:	bf0b      	itete	eq
 8011c76:	784b      	ldrbeq	r3, [r1, #1]
 8011c78:	1c48      	addne	r0, r1, #1
 8011c7a:	1c88      	addeq	r0, r1, #2
 8011c7c:	2200      	movne	r2, #0
 8011c7e:	bf08      	it	eq
 8011c80:	2201      	moveq	r2, #1
 8011c82:	1e61      	subs	r1, r4, #1
 8011c84:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8011c88:	f801 2f01 	strb.w	r2, [r1, #1]!
 8011c8c:	42a9      	cmp	r1, r5
 8011c8e:	d1fb      	bne.n	8011c88 <__sccl+0x1c>
 8011c90:	b90b      	cbnz	r3, 8011c96 <__sccl+0x2a>
 8011c92:	3801      	subs	r0, #1
 8011c94:	bd70      	pop	{r4, r5, r6, pc}
 8011c96:	f082 0101 	eor.w	r1, r2, #1
 8011c9a:	54e1      	strb	r1, [r4, r3]
 8011c9c:	1c42      	adds	r2, r0, #1
 8011c9e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8011ca2:	2d2d      	cmp	r5, #45	; 0x2d
 8011ca4:	f102 36ff 	add.w	r6, r2, #4294967295
 8011ca8:	4610      	mov	r0, r2
 8011caa:	d006      	beq.n	8011cba <__sccl+0x4e>
 8011cac:	2d5d      	cmp	r5, #93	; 0x5d
 8011cae:	d0f1      	beq.n	8011c94 <__sccl+0x28>
 8011cb0:	b90d      	cbnz	r5, 8011cb6 <__sccl+0x4a>
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	e7ee      	b.n	8011c94 <__sccl+0x28>
 8011cb6:	462b      	mov	r3, r5
 8011cb8:	e7ef      	b.n	8011c9a <__sccl+0x2e>
 8011cba:	7816      	ldrb	r6, [r2, #0]
 8011cbc:	2e5d      	cmp	r6, #93	; 0x5d
 8011cbe:	d0fa      	beq.n	8011cb6 <__sccl+0x4a>
 8011cc0:	42b3      	cmp	r3, r6
 8011cc2:	dcf8      	bgt.n	8011cb6 <__sccl+0x4a>
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3001      	adds	r0, #1
 8011cc8:	4286      	cmp	r6, r0
 8011cca:	5421      	strb	r1, [r4, r0]
 8011ccc:	dcfb      	bgt.n	8011cc6 <__sccl+0x5a>
 8011cce:	43d8      	mvns	r0, r3
 8011cd0:	4430      	add	r0, r6
 8011cd2:	1c5d      	adds	r5, r3, #1
 8011cd4:	42b3      	cmp	r3, r6
 8011cd6:	bfa8      	it	ge
 8011cd8:	2000      	movge	r0, #0
 8011cda:	182b      	adds	r3, r5, r0
 8011cdc:	3202      	adds	r2, #2
 8011cde:	e7de      	b.n	8011c9e <__sccl+0x32>

08011ce0 <strncmp>:
 8011ce0:	b510      	push	{r4, lr}
 8011ce2:	b16a      	cbz	r2, 8011d00 <strncmp+0x20>
 8011ce4:	3901      	subs	r1, #1
 8011ce6:	1884      	adds	r4, r0, r2
 8011ce8:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011cec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011cf0:	4293      	cmp	r3, r2
 8011cf2:	d103      	bne.n	8011cfc <strncmp+0x1c>
 8011cf4:	42a0      	cmp	r0, r4
 8011cf6:	d001      	beq.n	8011cfc <strncmp+0x1c>
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d1f5      	bne.n	8011ce8 <strncmp+0x8>
 8011cfc:	1a98      	subs	r0, r3, r2
 8011cfe:	bd10      	pop	{r4, pc}
 8011d00:	4610      	mov	r0, r2
 8011d02:	e7fc      	b.n	8011cfe <strncmp+0x1e>

08011d04 <_strtoul_l.isra.0>:
 8011d04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011d08:	4e3b      	ldr	r6, [pc, #236]	; (8011df8 <_strtoul_l.isra.0+0xf4>)
 8011d0a:	4686      	mov	lr, r0
 8011d0c:	468c      	mov	ip, r1
 8011d0e:	4660      	mov	r0, ip
 8011d10:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011d14:	5da5      	ldrb	r5, [r4, r6]
 8011d16:	f015 0508 	ands.w	r5, r5, #8
 8011d1a:	d1f8      	bne.n	8011d0e <_strtoul_l.isra.0+0xa>
 8011d1c:	2c2d      	cmp	r4, #45	; 0x2d
 8011d1e:	d134      	bne.n	8011d8a <_strtoul_l.isra.0+0x86>
 8011d20:	f89c 4000 	ldrb.w	r4, [ip]
 8011d24:	f04f 0801 	mov.w	r8, #1
 8011d28:	f100 0c02 	add.w	ip, r0, #2
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d05e      	beq.n	8011dee <_strtoul_l.isra.0+0xea>
 8011d30:	2b10      	cmp	r3, #16
 8011d32:	d10c      	bne.n	8011d4e <_strtoul_l.isra.0+0x4a>
 8011d34:	2c30      	cmp	r4, #48	; 0x30
 8011d36:	d10a      	bne.n	8011d4e <_strtoul_l.isra.0+0x4a>
 8011d38:	f89c 0000 	ldrb.w	r0, [ip]
 8011d3c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8011d40:	2858      	cmp	r0, #88	; 0x58
 8011d42:	d14f      	bne.n	8011de4 <_strtoul_l.isra.0+0xe0>
 8011d44:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8011d48:	2310      	movs	r3, #16
 8011d4a:	f10c 0c02 	add.w	ip, ip, #2
 8011d4e:	f04f 37ff 	mov.w	r7, #4294967295
 8011d52:	2500      	movs	r5, #0
 8011d54:	fbb7 f7f3 	udiv	r7, r7, r3
 8011d58:	fb03 f907 	mul.w	r9, r3, r7
 8011d5c:	ea6f 0909 	mvn.w	r9, r9
 8011d60:	4628      	mov	r0, r5
 8011d62:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8011d66:	2e09      	cmp	r6, #9
 8011d68:	d818      	bhi.n	8011d9c <_strtoul_l.isra.0+0x98>
 8011d6a:	4634      	mov	r4, r6
 8011d6c:	42a3      	cmp	r3, r4
 8011d6e:	dd24      	ble.n	8011dba <_strtoul_l.isra.0+0xb6>
 8011d70:	2d00      	cmp	r5, #0
 8011d72:	db1f      	blt.n	8011db4 <_strtoul_l.isra.0+0xb0>
 8011d74:	4287      	cmp	r7, r0
 8011d76:	d31d      	bcc.n	8011db4 <_strtoul_l.isra.0+0xb0>
 8011d78:	d101      	bne.n	8011d7e <_strtoul_l.isra.0+0x7a>
 8011d7a:	45a1      	cmp	r9, r4
 8011d7c:	db1a      	blt.n	8011db4 <_strtoul_l.isra.0+0xb0>
 8011d7e:	fb00 4003 	mla	r0, r0, r3, r4
 8011d82:	2501      	movs	r5, #1
 8011d84:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011d88:	e7eb      	b.n	8011d62 <_strtoul_l.isra.0+0x5e>
 8011d8a:	2c2b      	cmp	r4, #43	; 0x2b
 8011d8c:	bf08      	it	eq
 8011d8e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8011d92:	46a8      	mov	r8, r5
 8011d94:	bf08      	it	eq
 8011d96:	f100 0c02 	addeq.w	ip, r0, #2
 8011d9a:	e7c7      	b.n	8011d2c <_strtoul_l.isra.0+0x28>
 8011d9c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8011da0:	2e19      	cmp	r6, #25
 8011da2:	d801      	bhi.n	8011da8 <_strtoul_l.isra.0+0xa4>
 8011da4:	3c37      	subs	r4, #55	; 0x37
 8011da6:	e7e1      	b.n	8011d6c <_strtoul_l.isra.0+0x68>
 8011da8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8011dac:	2e19      	cmp	r6, #25
 8011dae:	d804      	bhi.n	8011dba <_strtoul_l.isra.0+0xb6>
 8011db0:	3c57      	subs	r4, #87	; 0x57
 8011db2:	e7db      	b.n	8011d6c <_strtoul_l.isra.0+0x68>
 8011db4:	f04f 35ff 	mov.w	r5, #4294967295
 8011db8:	e7e4      	b.n	8011d84 <_strtoul_l.isra.0+0x80>
 8011dba:	2d00      	cmp	r5, #0
 8011dbc:	da07      	bge.n	8011dce <_strtoul_l.isra.0+0xca>
 8011dbe:	2322      	movs	r3, #34	; 0x22
 8011dc0:	f8ce 3000 	str.w	r3, [lr]
 8011dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8011dc8:	b942      	cbnz	r2, 8011ddc <_strtoul_l.isra.0+0xd8>
 8011dca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011dce:	f1b8 0f00 	cmp.w	r8, #0
 8011dd2:	d000      	beq.n	8011dd6 <_strtoul_l.isra.0+0xd2>
 8011dd4:	4240      	negs	r0, r0
 8011dd6:	2a00      	cmp	r2, #0
 8011dd8:	d0f7      	beq.n	8011dca <_strtoul_l.isra.0+0xc6>
 8011dda:	b10d      	cbz	r5, 8011de0 <_strtoul_l.isra.0+0xdc>
 8011ddc:	f10c 31ff 	add.w	r1, ip, #4294967295
 8011de0:	6011      	str	r1, [r2, #0]
 8011de2:	e7f2      	b.n	8011dca <_strtoul_l.isra.0+0xc6>
 8011de4:	2430      	movs	r4, #48	; 0x30
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d1b1      	bne.n	8011d4e <_strtoul_l.isra.0+0x4a>
 8011dea:	2308      	movs	r3, #8
 8011dec:	e7af      	b.n	8011d4e <_strtoul_l.isra.0+0x4a>
 8011dee:	2c30      	cmp	r4, #48	; 0x30
 8011df0:	d0a2      	beq.n	8011d38 <_strtoul_l.isra.0+0x34>
 8011df2:	230a      	movs	r3, #10
 8011df4:	e7ab      	b.n	8011d4e <_strtoul_l.isra.0+0x4a>
 8011df6:	bf00      	nop
 8011df8:	08012ef1 	.word	0x08012ef1

08011dfc <_strtoul_r>:
 8011dfc:	f7ff bf82 	b.w	8011d04 <_strtoul_l.isra.0>

08011e00 <__submore>:
 8011e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e04:	460c      	mov	r4, r1
 8011e06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011e0c:	4299      	cmp	r1, r3
 8011e0e:	d11d      	bne.n	8011e4c <__submore+0x4c>
 8011e10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011e14:	f7fb fd22 	bl	800d85c <_malloc_r>
 8011e18:	b918      	cbnz	r0, 8011e22 <__submore+0x22>
 8011e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e26:	63a3      	str	r3, [r4, #56]	; 0x38
 8011e28:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8011e2c:	6360      	str	r0, [r4, #52]	; 0x34
 8011e2e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011e32:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011e36:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8011e3a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011e3e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011e42:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011e46:	6020      	str	r0, [r4, #0]
 8011e48:	2000      	movs	r0, #0
 8011e4a:	e7e8      	b.n	8011e1e <__submore+0x1e>
 8011e4c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8011e4e:	0077      	lsls	r7, r6, #1
 8011e50:	463a      	mov	r2, r7
 8011e52:	f000 fa07 	bl	8012264 <_realloc_r>
 8011e56:	4605      	mov	r5, r0
 8011e58:	2800      	cmp	r0, #0
 8011e5a:	d0de      	beq.n	8011e1a <__submore+0x1a>
 8011e5c:	eb00 0806 	add.w	r8, r0, r6
 8011e60:	4601      	mov	r1, r0
 8011e62:	4632      	mov	r2, r6
 8011e64:	4640      	mov	r0, r8
 8011e66:	f7fb fc79 	bl	800d75c <memcpy>
 8011e6a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8011e6e:	f8c4 8000 	str.w	r8, [r4]
 8011e72:	e7e9      	b.n	8011e48 <__submore+0x48>

08011e74 <__ascii_wctomb>:
 8011e74:	b149      	cbz	r1, 8011e8a <__ascii_wctomb+0x16>
 8011e76:	2aff      	cmp	r2, #255	; 0xff
 8011e78:	bf85      	ittet	hi
 8011e7a:	238a      	movhi	r3, #138	; 0x8a
 8011e7c:	6003      	strhi	r3, [r0, #0]
 8011e7e:	700a      	strbls	r2, [r1, #0]
 8011e80:	f04f 30ff 	movhi.w	r0, #4294967295
 8011e84:	bf98      	it	ls
 8011e86:	2001      	movls	r0, #1
 8011e88:	4770      	bx	lr
 8011e8a:	4608      	mov	r0, r1
 8011e8c:	4770      	bx	lr
	...

08011e90 <__assert_func>:
 8011e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e92:	4614      	mov	r4, r2
 8011e94:	461a      	mov	r2, r3
 8011e96:	4b09      	ldr	r3, [pc, #36]	; (8011ebc <__assert_func+0x2c>)
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	4605      	mov	r5, r0
 8011e9c:	68d8      	ldr	r0, [r3, #12]
 8011e9e:	b14c      	cbz	r4, 8011eb4 <__assert_func+0x24>
 8011ea0:	4b07      	ldr	r3, [pc, #28]	; (8011ec0 <__assert_func+0x30>)
 8011ea2:	9100      	str	r1, [sp, #0]
 8011ea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011ea8:	4906      	ldr	r1, [pc, #24]	; (8011ec4 <__assert_func+0x34>)
 8011eaa:	462b      	mov	r3, r5
 8011eac:	f000 f9a6 	bl	80121fc <fiprintf>
 8011eb0:	f7fb fc12 	bl	800d6d8 <abort>
 8011eb4:	4b04      	ldr	r3, [pc, #16]	; (8011ec8 <__assert_func+0x38>)
 8011eb6:	461c      	mov	r4, r3
 8011eb8:	e7f3      	b.n	8011ea2 <__assert_func+0x12>
 8011eba:	bf00      	nop
 8011ebc:	2000000c 	.word	0x2000000c
 8011ec0:	08013290 	.word	0x08013290
 8011ec4:	0801329d 	.word	0x0801329d
 8011ec8:	080132cb 	.word	0x080132cb

08011ecc <__sflush_r>:
 8011ecc:	898a      	ldrh	r2, [r1, #12]
 8011ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ed2:	4605      	mov	r5, r0
 8011ed4:	0710      	lsls	r0, r2, #28
 8011ed6:	460c      	mov	r4, r1
 8011ed8:	d458      	bmi.n	8011f8c <__sflush_r+0xc0>
 8011eda:	684b      	ldr	r3, [r1, #4]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	dc05      	bgt.n	8011eec <__sflush_r+0x20>
 8011ee0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	dc02      	bgt.n	8011eec <__sflush_r+0x20>
 8011ee6:	2000      	movs	r0, #0
 8011ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011eec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011eee:	2e00      	cmp	r6, #0
 8011ef0:	d0f9      	beq.n	8011ee6 <__sflush_r+0x1a>
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011ef8:	682f      	ldr	r7, [r5, #0]
 8011efa:	602b      	str	r3, [r5, #0]
 8011efc:	d032      	beq.n	8011f64 <__sflush_r+0x98>
 8011efe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011f00:	89a3      	ldrh	r3, [r4, #12]
 8011f02:	075a      	lsls	r2, r3, #29
 8011f04:	d505      	bpl.n	8011f12 <__sflush_r+0x46>
 8011f06:	6863      	ldr	r3, [r4, #4]
 8011f08:	1ac0      	subs	r0, r0, r3
 8011f0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011f0c:	b10b      	cbz	r3, 8011f12 <__sflush_r+0x46>
 8011f0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011f10:	1ac0      	subs	r0, r0, r3
 8011f12:	2300      	movs	r3, #0
 8011f14:	4602      	mov	r2, r0
 8011f16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011f18:	6a21      	ldr	r1, [r4, #32]
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	47b0      	blx	r6
 8011f1e:	1c43      	adds	r3, r0, #1
 8011f20:	89a3      	ldrh	r3, [r4, #12]
 8011f22:	d106      	bne.n	8011f32 <__sflush_r+0x66>
 8011f24:	6829      	ldr	r1, [r5, #0]
 8011f26:	291d      	cmp	r1, #29
 8011f28:	d82c      	bhi.n	8011f84 <__sflush_r+0xb8>
 8011f2a:	4a2a      	ldr	r2, [pc, #168]	; (8011fd4 <__sflush_r+0x108>)
 8011f2c:	40ca      	lsrs	r2, r1
 8011f2e:	07d6      	lsls	r6, r2, #31
 8011f30:	d528      	bpl.n	8011f84 <__sflush_r+0xb8>
 8011f32:	2200      	movs	r2, #0
 8011f34:	6062      	str	r2, [r4, #4]
 8011f36:	04d9      	lsls	r1, r3, #19
 8011f38:	6922      	ldr	r2, [r4, #16]
 8011f3a:	6022      	str	r2, [r4, #0]
 8011f3c:	d504      	bpl.n	8011f48 <__sflush_r+0x7c>
 8011f3e:	1c42      	adds	r2, r0, #1
 8011f40:	d101      	bne.n	8011f46 <__sflush_r+0x7a>
 8011f42:	682b      	ldr	r3, [r5, #0]
 8011f44:	b903      	cbnz	r3, 8011f48 <__sflush_r+0x7c>
 8011f46:	6560      	str	r0, [r4, #84]	; 0x54
 8011f48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011f4a:	602f      	str	r7, [r5, #0]
 8011f4c:	2900      	cmp	r1, #0
 8011f4e:	d0ca      	beq.n	8011ee6 <__sflush_r+0x1a>
 8011f50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011f54:	4299      	cmp	r1, r3
 8011f56:	d002      	beq.n	8011f5e <__sflush_r+0x92>
 8011f58:	4628      	mov	r0, r5
 8011f5a:	f7fb fc2f 	bl	800d7bc <_free_r>
 8011f5e:	2000      	movs	r0, #0
 8011f60:	6360      	str	r0, [r4, #52]	; 0x34
 8011f62:	e7c1      	b.n	8011ee8 <__sflush_r+0x1c>
 8011f64:	6a21      	ldr	r1, [r4, #32]
 8011f66:	2301      	movs	r3, #1
 8011f68:	4628      	mov	r0, r5
 8011f6a:	47b0      	blx	r6
 8011f6c:	1c41      	adds	r1, r0, #1
 8011f6e:	d1c7      	bne.n	8011f00 <__sflush_r+0x34>
 8011f70:	682b      	ldr	r3, [r5, #0]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d0c4      	beq.n	8011f00 <__sflush_r+0x34>
 8011f76:	2b1d      	cmp	r3, #29
 8011f78:	d001      	beq.n	8011f7e <__sflush_r+0xb2>
 8011f7a:	2b16      	cmp	r3, #22
 8011f7c:	d101      	bne.n	8011f82 <__sflush_r+0xb6>
 8011f7e:	602f      	str	r7, [r5, #0]
 8011f80:	e7b1      	b.n	8011ee6 <__sflush_r+0x1a>
 8011f82:	89a3      	ldrh	r3, [r4, #12]
 8011f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f88:	81a3      	strh	r3, [r4, #12]
 8011f8a:	e7ad      	b.n	8011ee8 <__sflush_r+0x1c>
 8011f8c:	690f      	ldr	r7, [r1, #16]
 8011f8e:	2f00      	cmp	r7, #0
 8011f90:	d0a9      	beq.n	8011ee6 <__sflush_r+0x1a>
 8011f92:	0793      	lsls	r3, r2, #30
 8011f94:	680e      	ldr	r6, [r1, #0]
 8011f96:	bf08      	it	eq
 8011f98:	694b      	ldreq	r3, [r1, #20]
 8011f9a:	600f      	str	r7, [r1, #0]
 8011f9c:	bf18      	it	ne
 8011f9e:	2300      	movne	r3, #0
 8011fa0:	eba6 0807 	sub.w	r8, r6, r7
 8011fa4:	608b      	str	r3, [r1, #8]
 8011fa6:	f1b8 0f00 	cmp.w	r8, #0
 8011faa:	dd9c      	ble.n	8011ee6 <__sflush_r+0x1a>
 8011fac:	6a21      	ldr	r1, [r4, #32]
 8011fae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011fb0:	4643      	mov	r3, r8
 8011fb2:	463a      	mov	r2, r7
 8011fb4:	4628      	mov	r0, r5
 8011fb6:	47b0      	blx	r6
 8011fb8:	2800      	cmp	r0, #0
 8011fba:	dc06      	bgt.n	8011fca <__sflush_r+0xfe>
 8011fbc:	89a3      	ldrh	r3, [r4, #12]
 8011fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011fc2:	81a3      	strh	r3, [r4, #12]
 8011fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8011fc8:	e78e      	b.n	8011ee8 <__sflush_r+0x1c>
 8011fca:	4407      	add	r7, r0
 8011fcc:	eba8 0800 	sub.w	r8, r8, r0
 8011fd0:	e7e9      	b.n	8011fa6 <__sflush_r+0xda>
 8011fd2:	bf00      	nop
 8011fd4:	20400001 	.word	0x20400001

08011fd8 <_fflush_r>:
 8011fd8:	b538      	push	{r3, r4, r5, lr}
 8011fda:	690b      	ldr	r3, [r1, #16]
 8011fdc:	4605      	mov	r5, r0
 8011fde:	460c      	mov	r4, r1
 8011fe0:	b913      	cbnz	r3, 8011fe8 <_fflush_r+0x10>
 8011fe2:	2500      	movs	r5, #0
 8011fe4:	4628      	mov	r0, r5
 8011fe6:	bd38      	pop	{r3, r4, r5, pc}
 8011fe8:	b118      	cbz	r0, 8011ff2 <_fflush_r+0x1a>
 8011fea:	6983      	ldr	r3, [r0, #24]
 8011fec:	b90b      	cbnz	r3, 8011ff2 <_fflush_r+0x1a>
 8011fee:	f000 f887 	bl	8012100 <__sinit>
 8011ff2:	4b14      	ldr	r3, [pc, #80]	; (8012044 <_fflush_r+0x6c>)
 8011ff4:	429c      	cmp	r4, r3
 8011ff6:	d11b      	bne.n	8012030 <_fflush_r+0x58>
 8011ff8:	686c      	ldr	r4, [r5, #4]
 8011ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d0ef      	beq.n	8011fe2 <_fflush_r+0xa>
 8012002:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012004:	07d0      	lsls	r0, r2, #31
 8012006:	d404      	bmi.n	8012012 <_fflush_r+0x3a>
 8012008:	0599      	lsls	r1, r3, #22
 801200a:	d402      	bmi.n	8012012 <_fflush_r+0x3a>
 801200c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801200e:	f000 f927 	bl	8012260 <__retarget_lock_acquire_recursive>
 8012012:	4628      	mov	r0, r5
 8012014:	4621      	mov	r1, r4
 8012016:	f7ff ff59 	bl	8011ecc <__sflush_r>
 801201a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801201c:	07da      	lsls	r2, r3, #31
 801201e:	4605      	mov	r5, r0
 8012020:	d4e0      	bmi.n	8011fe4 <_fflush_r+0xc>
 8012022:	89a3      	ldrh	r3, [r4, #12]
 8012024:	059b      	lsls	r3, r3, #22
 8012026:	d4dd      	bmi.n	8011fe4 <_fflush_r+0xc>
 8012028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801202a:	f000 f91a 	bl	8012262 <__retarget_lock_release_recursive>
 801202e:	e7d9      	b.n	8011fe4 <_fflush_r+0xc>
 8012030:	4b05      	ldr	r3, [pc, #20]	; (8012048 <_fflush_r+0x70>)
 8012032:	429c      	cmp	r4, r3
 8012034:	d101      	bne.n	801203a <_fflush_r+0x62>
 8012036:	68ac      	ldr	r4, [r5, #8]
 8012038:	e7df      	b.n	8011ffa <_fflush_r+0x22>
 801203a:	4b04      	ldr	r3, [pc, #16]	; (801204c <_fflush_r+0x74>)
 801203c:	429c      	cmp	r4, r3
 801203e:	bf08      	it	eq
 8012040:	68ec      	ldreq	r4, [r5, #12]
 8012042:	e7da      	b.n	8011ffa <_fflush_r+0x22>
 8012044:	080132ec 	.word	0x080132ec
 8012048:	0801330c 	.word	0x0801330c
 801204c:	080132cc 	.word	0x080132cc

08012050 <std>:
 8012050:	2300      	movs	r3, #0
 8012052:	b510      	push	{r4, lr}
 8012054:	4604      	mov	r4, r0
 8012056:	e9c0 3300 	strd	r3, r3, [r0]
 801205a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801205e:	6083      	str	r3, [r0, #8]
 8012060:	8181      	strh	r1, [r0, #12]
 8012062:	6643      	str	r3, [r0, #100]	; 0x64
 8012064:	81c2      	strh	r2, [r0, #14]
 8012066:	6183      	str	r3, [r0, #24]
 8012068:	4619      	mov	r1, r3
 801206a:	2208      	movs	r2, #8
 801206c:	305c      	adds	r0, #92	; 0x5c
 801206e:	f7fb fb9d 	bl	800d7ac <memset>
 8012072:	4b05      	ldr	r3, [pc, #20]	; (8012088 <std+0x38>)
 8012074:	6263      	str	r3, [r4, #36]	; 0x24
 8012076:	4b05      	ldr	r3, [pc, #20]	; (801208c <std+0x3c>)
 8012078:	62a3      	str	r3, [r4, #40]	; 0x28
 801207a:	4b05      	ldr	r3, [pc, #20]	; (8012090 <std+0x40>)
 801207c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801207e:	4b05      	ldr	r3, [pc, #20]	; (8012094 <std+0x44>)
 8012080:	6224      	str	r4, [r4, #32]
 8012082:	6323      	str	r3, [r4, #48]	; 0x30
 8012084:	bd10      	pop	{r4, pc}
 8012086:	bf00      	nop
 8012088:	0800e751 	.word	0x0800e751
 801208c:	0800e777 	.word	0x0800e777
 8012090:	0800e7af 	.word	0x0800e7af
 8012094:	0800e7d3 	.word	0x0800e7d3

08012098 <_cleanup_r>:
 8012098:	4901      	ldr	r1, [pc, #4]	; (80120a0 <_cleanup_r+0x8>)
 801209a:	f000 b8c1 	b.w	8012220 <_fwalk_reent>
 801209e:	bf00      	nop
 80120a0:	08011fd9 	.word	0x08011fd9

080120a4 <__sfmoreglue>:
 80120a4:	b570      	push	{r4, r5, r6, lr}
 80120a6:	1e4a      	subs	r2, r1, #1
 80120a8:	2568      	movs	r5, #104	; 0x68
 80120aa:	4355      	muls	r5, r2
 80120ac:	460e      	mov	r6, r1
 80120ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80120b2:	f7fb fbd3 	bl	800d85c <_malloc_r>
 80120b6:	4604      	mov	r4, r0
 80120b8:	b140      	cbz	r0, 80120cc <__sfmoreglue+0x28>
 80120ba:	2100      	movs	r1, #0
 80120bc:	e9c0 1600 	strd	r1, r6, [r0]
 80120c0:	300c      	adds	r0, #12
 80120c2:	60a0      	str	r0, [r4, #8]
 80120c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80120c8:	f7fb fb70 	bl	800d7ac <memset>
 80120cc:	4620      	mov	r0, r4
 80120ce:	bd70      	pop	{r4, r5, r6, pc}

080120d0 <__sfp_lock_acquire>:
 80120d0:	4801      	ldr	r0, [pc, #4]	; (80120d8 <__sfp_lock_acquire+0x8>)
 80120d2:	f000 b8c5 	b.w	8012260 <__retarget_lock_acquire_recursive>
 80120d6:	bf00      	nop
 80120d8:	20000630 	.word	0x20000630

080120dc <__sfp_lock_release>:
 80120dc:	4801      	ldr	r0, [pc, #4]	; (80120e4 <__sfp_lock_release+0x8>)
 80120de:	f000 b8c0 	b.w	8012262 <__retarget_lock_release_recursive>
 80120e2:	bf00      	nop
 80120e4:	20000630 	.word	0x20000630

080120e8 <__sinit_lock_acquire>:
 80120e8:	4801      	ldr	r0, [pc, #4]	; (80120f0 <__sinit_lock_acquire+0x8>)
 80120ea:	f000 b8b9 	b.w	8012260 <__retarget_lock_acquire_recursive>
 80120ee:	bf00      	nop
 80120f0:	2000062b 	.word	0x2000062b

080120f4 <__sinit_lock_release>:
 80120f4:	4801      	ldr	r0, [pc, #4]	; (80120fc <__sinit_lock_release+0x8>)
 80120f6:	f000 b8b4 	b.w	8012262 <__retarget_lock_release_recursive>
 80120fa:	bf00      	nop
 80120fc:	2000062b 	.word	0x2000062b

08012100 <__sinit>:
 8012100:	b510      	push	{r4, lr}
 8012102:	4604      	mov	r4, r0
 8012104:	f7ff fff0 	bl	80120e8 <__sinit_lock_acquire>
 8012108:	69a3      	ldr	r3, [r4, #24]
 801210a:	b11b      	cbz	r3, 8012114 <__sinit+0x14>
 801210c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012110:	f7ff bff0 	b.w	80120f4 <__sinit_lock_release>
 8012114:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012118:	6523      	str	r3, [r4, #80]	; 0x50
 801211a:	4b13      	ldr	r3, [pc, #76]	; (8012168 <__sinit+0x68>)
 801211c:	4a13      	ldr	r2, [pc, #76]	; (801216c <__sinit+0x6c>)
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	62a2      	str	r2, [r4, #40]	; 0x28
 8012122:	42a3      	cmp	r3, r4
 8012124:	bf04      	itt	eq
 8012126:	2301      	moveq	r3, #1
 8012128:	61a3      	streq	r3, [r4, #24]
 801212a:	4620      	mov	r0, r4
 801212c:	f000 f820 	bl	8012170 <__sfp>
 8012130:	6060      	str	r0, [r4, #4]
 8012132:	4620      	mov	r0, r4
 8012134:	f000 f81c 	bl	8012170 <__sfp>
 8012138:	60a0      	str	r0, [r4, #8]
 801213a:	4620      	mov	r0, r4
 801213c:	f000 f818 	bl	8012170 <__sfp>
 8012140:	2200      	movs	r2, #0
 8012142:	60e0      	str	r0, [r4, #12]
 8012144:	2104      	movs	r1, #4
 8012146:	6860      	ldr	r0, [r4, #4]
 8012148:	f7ff ff82 	bl	8012050 <std>
 801214c:	68a0      	ldr	r0, [r4, #8]
 801214e:	2201      	movs	r2, #1
 8012150:	2109      	movs	r1, #9
 8012152:	f7ff ff7d 	bl	8012050 <std>
 8012156:	68e0      	ldr	r0, [r4, #12]
 8012158:	2202      	movs	r2, #2
 801215a:	2112      	movs	r1, #18
 801215c:	f7ff ff78 	bl	8012050 <std>
 8012160:	2301      	movs	r3, #1
 8012162:	61a3      	str	r3, [r4, #24]
 8012164:	e7d2      	b.n	801210c <__sinit+0xc>
 8012166:	bf00      	nop
 8012168:	08012e60 	.word	0x08012e60
 801216c:	08012099 	.word	0x08012099

08012170 <__sfp>:
 8012170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012172:	4607      	mov	r7, r0
 8012174:	f7ff ffac 	bl	80120d0 <__sfp_lock_acquire>
 8012178:	4b1e      	ldr	r3, [pc, #120]	; (80121f4 <__sfp+0x84>)
 801217a:	681e      	ldr	r6, [r3, #0]
 801217c:	69b3      	ldr	r3, [r6, #24]
 801217e:	b913      	cbnz	r3, 8012186 <__sfp+0x16>
 8012180:	4630      	mov	r0, r6
 8012182:	f7ff ffbd 	bl	8012100 <__sinit>
 8012186:	3648      	adds	r6, #72	; 0x48
 8012188:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801218c:	3b01      	subs	r3, #1
 801218e:	d503      	bpl.n	8012198 <__sfp+0x28>
 8012190:	6833      	ldr	r3, [r6, #0]
 8012192:	b30b      	cbz	r3, 80121d8 <__sfp+0x68>
 8012194:	6836      	ldr	r6, [r6, #0]
 8012196:	e7f7      	b.n	8012188 <__sfp+0x18>
 8012198:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801219c:	b9d5      	cbnz	r5, 80121d4 <__sfp+0x64>
 801219e:	4b16      	ldr	r3, [pc, #88]	; (80121f8 <__sfp+0x88>)
 80121a0:	60e3      	str	r3, [r4, #12]
 80121a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80121a6:	6665      	str	r5, [r4, #100]	; 0x64
 80121a8:	f000 f859 	bl	801225e <__retarget_lock_init_recursive>
 80121ac:	f7ff ff96 	bl	80120dc <__sfp_lock_release>
 80121b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80121b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80121b8:	6025      	str	r5, [r4, #0]
 80121ba:	61a5      	str	r5, [r4, #24]
 80121bc:	2208      	movs	r2, #8
 80121be:	4629      	mov	r1, r5
 80121c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80121c4:	f7fb faf2 	bl	800d7ac <memset>
 80121c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80121cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80121d0:	4620      	mov	r0, r4
 80121d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121d4:	3468      	adds	r4, #104	; 0x68
 80121d6:	e7d9      	b.n	801218c <__sfp+0x1c>
 80121d8:	2104      	movs	r1, #4
 80121da:	4638      	mov	r0, r7
 80121dc:	f7ff ff62 	bl	80120a4 <__sfmoreglue>
 80121e0:	4604      	mov	r4, r0
 80121e2:	6030      	str	r0, [r6, #0]
 80121e4:	2800      	cmp	r0, #0
 80121e6:	d1d5      	bne.n	8012194 <__sfp+0x24>
 80121e8:	f7ff ff78 	bl	80120dc <__sfp_lock_release>
 80121ec:	230c      	movs	r3, #12
 80121ee:	603b      	str	r3, [r7, #0]
 80121f0:	e7ee      	b.n	80121d0 <__sfp+0x60>
 80121f2:	bf00      	nop
 80121f4:	08012e60 	.word	0x08012e60
 80121f8:	ffff0001 	.word	0xffff0001

080121fc <fiprintf>:
 80121fc:	b40e      	push	{r1, r2, r3}
 80121fe:	b503      	push	{r0, r1, lr}
 8012200:	4601      	mov	r1, r0
 8012202:	ab03      	add	r3, sp, #12
 8012204:	4805      	ldr	r0, [pc, #20]	; (801221c <fiprintf+0x20>)
 8012206:	f853 2b04 	ldr.w	r2, [r3], #4
 801220a:	6800      	ldr	r0, [r0, #0]
 801220c:	9301      	str	r3, [sp, #4]
 801220e:	f000 f879 	bl	8012304 <_vfiprintf_r>
 8012212:	b002      	add	sp, #8
 8012214:	f85d eb04 	ldr.w	lr, [sp], #4
 8012218:	b003      	add	sp, #12
 801221a:	4770      	bx	lr
 801221c:	2000000c 	.word	0x2000000c

08012220 <_fwalk_reent>:
 8012220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012224:	4606      	mov	r6, r0
 8012226:	4688      	mov	r8, r1
 8012228:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801222c:	2700      	movs	r7, #0
 801222e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012232:	f1b9 0901 	subs.w	r9, r9, #1
 8012236:	d505      	bpl.n	8012244 <_fwalk_reent+0x24>
 8012238:	6824      	ldr	r4, [r4, #0]
 801223a:	2c00      	cmp	r4, #0
 801223c:	d1f7      	bne.n	801222e <_fwalk_reent+0xe>
 801223e:	4638      	mov	r0, r7
 8012240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012244:	89ab      	ldrh	r3, [r5, #12]
 8012246:	2b01      	cmp	r3, #1
 8012248:	d907      	bls.n	801225a <_fwalk_reent+0x3a>
 801224a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801224e:	3301      	adds	r3, #1
 8012250:	d003      	beq.n	801225a <_fwalk_reent+0x3a>
 8012252:	4629      	mov	r1, r5
 8012254:	4630      	mov	r0, r6
 8012256:	47c0      	blx	r8
 8012258:	4307      	orrs	r7, r0
 801225a:	3568      	adds	r5, #104	; 0x68
 801225c:	e7e9      	b.n	8012232 <_fwalk_reent+0x12>

0801225e <__retarget_lock_init_recursive>:
 801225e:	4770      	bx	lr

08012260 <__retarget_lock_acquire_recursive>:
 8012260:	4770      	bx	lr

08012262 <__retarget_lock_release_recursive>:
 8012262:	4770      	bx	lr

08012264 <_realloc_r>:
 8012264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012266:	4607      	mov	r7, r0
 8012268:	4614      	mov	r4, r2
 801226a:	460e      	mov	r6, r1
 801226c:	b921      	cbnz	r1, 8012278 <_realloc_r+0x14>
 801226e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012272:	4611      	mov	r1, r2
 8012274:	f7fb baf2 	b.w	800d85c <_malloc_r>
 8012278:	b922      	cbnz	r2, 8012284 <_realloc_r+0x20>
 801227a:	f7fb fa9f 	bl	800d7bc <_free_r>
 801227e:	4625      	mov	r5, r4
 8012280:	4628      	mov	r0, r5
 8012282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012284:	f000 fa92 	bl	80127ac <_malloc_usable_size_r>
 8012288:	42a0      	cmp	r0, r4
 801228a:	d20f      	bcs.n	80122ac <_realloc_r+0x48>
 801228c:	4621      	mov	r1, r4
 801228e:	4638      	mov	r0, r7
 8012290:	f7fb fae4 	bl	800d85c <_malloc_r>
 8012294:	4605      	mov	r5, r0
 8012296:	2800      	cmp	r0, #0
 8012298:	d0f2      	beq.n	8012280 <_realloc_r+0x1c>
 801229a:	4631      	mov	r1, r6
 801229c:	4622      	mov	r2, r4
 801229e:	f7fb fa5d 	bl	800d75c <memcpy>
 80122a2:	4631      	mov	r1, r6
 80122a4:	4638      	mov	r0, r7
 80122a6:	f7fb fa89 	bl	800d7bc <_free_r>
 80122aa:	e7e9      	b.n	8012280 <_realloc_r+0x1c>
 80122ac:	4635      	mov	r5, r6
 80122ae:	e7e7      	b.n	8012280 <_realloc_r+0x1c>

080122b0 <__sfputc_r>:
 80122b0:	6893      	ldr	r3, [r2, #8]
 80122b2:	3b01      	subs	r3, #1
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	b410      	push	{r4}
 80122b8:	6093      	str	r3, [r2, #8]
 80122ba:	da08      	bge.n	80122ce <__sfputc_r+0x1e>
 80122bc:	6994      	ldr	r4, [r2, #24]
 80122be:	42a3      	cmp	r3, r4
 80122c0:	db01      	blt.n	80122c6 <__sfputc_r+0x16>
 80122c2:	290a      	cmp	r1, #10
 80122c4:	d103      	bne.n	80122ce <__sfputc_r+0x1e>
 80122c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122ca:	f000 b94b 	b.w	8012564 <__swbuf_r>
 80122ce:	6813      	ldr	r3, [r2, #0]
 80122d0:	1c58      	adds	r0, r3, #1
 80122d2:	6010      	str	r0, [r2, #0]
 80122d4:	7019      	strb	r1, [r3, #0]
 80122d6:	4608      	mov	r0, r1
 80122d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122dc:	4770      	bx	lr

080122de <__sfputs_r>:
 80122de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122e0:	4606      	mov	r6, r0
 80122e2:	460f      	mov	r7, r1
 80122e4:	4614      	mov	r4, r2
 80122e6:	18d5      	adds	r5, r2, r3
 80122e8:	42ac      	cmp	r4, r5
 80122ea:	d101      	bne.n	80122f0 <__sfputs_r+0x12>
 80122ec:	2000      	movs	r0, #0
 80122ee:	e007      	b.n	8012300 <__sfputs_r+0x22>
 80122f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122f4:	463a      	mov	r2, r7
 80122f6:	4630      	mov	r0, r6
 80122f8:	f7ff ffda 	bl	80122b0 <__sfputc_r>
 80122fc:	1c43      	adds	r3, r0, #1
 80122fe:	d1f3      	bne.n	80122e8 <__sfputs_r+0xa>
 8012300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012304 <_vfiprintf_r>:
 8012304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012308:	460d      	mov	r5, r1
 801230a:	b09d      	sub	sp, #116	; 0x74
 801230c:	4614      	mov	r4, r2
 801230e:	4698      	mov	r8, r3
 8012310:	4606      	mov	r6, r0
 8012312:	b118      	cbz	r0, 801231c <_vfiprintf_r+0x18>
 8012314:	6983      	ldr	r3, [r0, #24]
 8012316:	b90b      	cbnz	r3, 801231c <_vfiprintf_r+0x18>
 8012318:	f7ff fef2 	bl	8012100 <__sinit>
 801231c:	4b89      	ldr	r3, [pc, #548]	; (8012544 <_vfiprintf_r+0x240>)
 801231e:	429d      	cmp	r5, r3
 8012320:	d11b      	bne.n	801235a <_vfiprintf_r+0x56>
 8012322:	6875      	ldr	r5, [r6, #4]
 8012324:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012326:	07d9      	lsls	r1, r3, #31
 8012328:	d405      	bmi.n	8012336 <_vfiprintf_r+0x32>
 801232a:	89ab      	ldrh	r3, [r5, #12]
 801232c:	059a      	lsls	r2, r3, #22
 801232e:	d402      	bmi.n	8012336 <_vfiprintf_r+0x32>
 8012330:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012332:	f7ff ff95 	bl	8012260 <__retarget_lock_acquire_recursive>
 8012336:	89ab      	ldrh	r3, [r5, #12]
 8012338:	071b      	lsls	r3, r3, #28
 801233a:	d501      	bpl.n	8012340 <_vfiprintf_r+0x3c>
 801233c:	692b      	ldr	r3, [r5, #16]
 801233e:	b9eb      	cbnz	r3, 801237c <_vfiprintf_r+0x78>
 8012340:	4629      	mov	r1, r5
 8012342:	4630      	mov	r0, r6
 8012344:	f000 f960 	bl	8012608 <__swsetup_r>
 8012348:	b1c0      	cbz	r0, 801237c <_vfiprintf_r+0x78>
 801234a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801234c:	07dc      	lsls	r4, r3, #31
 801234e:	d50e      	bpl.n	801236e <_vfiprintf_r+0x6a>
 8012350:	f04f 30ff 	mov.w	r0, #4294967295
 8012354:	b01d      	add	sp, #116	; 0x74
 8012356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801235a:	4b7b      	ldr	r3, [pc, #492]	; (8012548 <_vfiprintf_r+0x244>)
 801235c:	429d      	cmp	r5, r3
 801235e:	d101      	bne.n	8012364 <_vfiprintf_r+0x60>
 8012360:	68b5      	ldr	r5, [r6, #8]
 8012362:	e7df      	b.n	8012324 <_vfiprintf_r+0x20>
 8012364:	4b79      	ldr	r3, [pc, #484]	; (801254c <_vfiprintf_r+0x248>)
 8012366:	429d      	cmp	r5, r3
 8012368:	bf08      	it	eq
 801236a:	68f5      	ldreq	r5, [r6, #12]
 801236c:	e7da      	b.n	8012324 <_vfiprintf_r+0x20>
 801236e:	89ab      	ldrh	r3, [r5, #12]
 8012370:	0598      	lsls	r0, r3, #22
 8012372:	d4ed      	bmi.n	8012350 <_vfiprintf_r+0x4c>
 8012374:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012376:	f7ff ff74 	bl	8012262 <__retarget_lock_release_recursive>
 801237a:	e7e9      	b.n	8012350 <_vfiprintf_r+0x4c>
 801237c:	2300      	movs	r3, #0
 801237e:	9309      	str	r3, [sp, #36]	; 0x24
 8012380:	2320      	movs	r3, #32
 8012382:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012386:	f8cd 800c 	str.w	r8, [sp, #12]
 801238a:	2330      	movs	r3, #48	; 0x30
 801238c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012550 <_vfiprintf_r+0x24c>
 8012390:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012394:	f04f 0901 	mov.w	r9, #1
 8012398:	4623      	mov	r3, r4
 801239a:	469a      	mov	sl, r3
 801239c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80123a0:	b10a      	cbz	r2, 80123a6 <_vfiprintf_r+0xa2>
 80123a2:	2a25      	cmp	r2, #37	; 0x25
 80123a4:	d1f9      	bne.n	801239a <_vfiprintf_r+0x96>
 80123a6:	ebba 0b04 	subs.w	fp, sl, r4
 80123aa:	d00b      	beq.n	80123c4 <_vfiprintf_r+0xc0>
 80123ac:	465b      	mov	r3, fp
 80123ae:	4622      	mov	r2, r4
 80123b0:	4629      	mov	r1, r5
 80123b2:	4630      	mov	r0, r6
 80123b4:	f7ff ff93 	bl	80122de <__sfputs_r>
 80123b8:	3001      	adds	r0, #1
 80123ba:	f000 80aa 	beq.w	8012512 <_vfiprintf_r+0x20e>
 80123be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80123c0:	445a      	add	r2, fp
 80123c2:	9209      	str	r2, [sp, #36]	; 0x24
 80123c4:	f89a 3000 	ldrb.w	r3, [sl]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	f000 80a2 	beq.w	8012512 <_vfiprintf_r+0x20e>
 80123ce:	2300      	movs	r3, #0
 80123d0:	f04f 32ff 	mov.w	r2, #4294967295
 80123d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80123d8:	f10a 0a01 	add.w	sl, sl, #1
 80123dc:	9304      	str	r3, [sp, #16]
 80123de:	9307      	str	r3, [sp, #28]
 80123e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80123e4:	931a      	str	r3, [sp, #104]	; 0x68
 80123e6:	4654      	mov	r4, sl
 80123e8:	2205      	movs	r2, #5
 80123ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123ee:	4858      	ldr	r0, [pc, #352]	; (8012550 <_vfiprintf_r+0x24c>)
 80123f0:	f7ed ff0e 	bl	8000210 <memchr>
 80123f4:	9a04      	ldr	r2, [sp, #16]
 80123f6:	b9d8      	cbnz	r0, 8012430 <_vfiprintf_r+0x12c>
 80123f8:	06d1      	lsls	r1, r2, #27
 80123fa:	bf44      	itt	mi
 80123fc:	2320      	movmi	r3, #32
 80123fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012402:	0713      	lsls	r3, r2, #28
 8012404:	bf44      	itt	mi
 8012406:	232b      	movmi	r3, #43	; 0x2b
 8012408:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801240c:	f89a 3000 	ldrb.w	r3, [sl]
 8012410:	2b2a      	cmp	r3, #42	; 0x2a
 8012412:	d015      	beq.n	8012440 <_vfiprintf_r+0x13c>
 8012414:	9a07      	ldr	r2, [sp, #28]
 8012416:	4654      	mov	r4, sl
 8012418:	2000      	movs	r0, #0
 801241a:	f04f 0c0a 	mov.w	ip, #10
 801241e:	4621      	mov	r1, r4
 8012420:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012424:	3b30      	subs	r3, #48	; 0x30
 8012426:	2b09      	cmp	r3, #9
 8012428:	d94e      	bls.n	80124c8 <_vfiprintf_r+0x1c4>
 801242a:	b1b0      	cbz	r0, 801245a <_vfiprintf_r+0x156>
 801242c:	9207      	str	r2, [sp, #28]
 801242e:	e014      	b.n	801245a <_vfiprintf_r+0x156>
 8012430:	eba0 0308 	sub.w	r3, r0, r8
 8012434:	fa09 f303 	lsl.w	r3, r9, r3
 8012438:	4313      	orrs	r3, r2
 801243a:	9304      	str	r3, [sp, #16]
 801243c:	46a2      	mov	sl, r4
 801243e:	e7d2      	b.n	80123e6 <_vfiprintf_r+0xe2>
 8012440:	9b03      	ldr	r3, [sp, #12]
 8012442:	1d19      	adds	r1, r3, #4
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	9103      	str	r1, [sp, #12]
 8012448:	2b00      	cmp	r3, #0
 801244a:	bfbb      	ittet	lt
 801244c:	425b      	neglt	r3, r3
 801244e:	f042 0202 	orrlt.w	r2, r2, #2
 8012452:	9307      	strge	r3, [sp, #28]
 8012454:	9307      	strlt	r3, [sp, #28]
 8012456:	bfb8      	it	lt
 8012458:	9204      	strlt	r2, [sp, #16]
 801245a:	7823      	ldrb	r3, [r4, #0]
 801245c:	2b2e      	cmp	r3, #46	; 0x2e
 801245e:	d10c      	bne.n	801247a <_vfiprintf_r+0x176>
 8012460:	7863      	ldrb	r3, [r4, #1]
 8012462:	2b2a      	cmp	r3, #42	; 0x2a
 8012464:	d135      	bne.n	80124d2 <_vfiprintf_r+0x1ce>
 8012466:	9b03      	ldr	r3, [sp, #12]
 8012468:	1d1a      	adds	r2, r3, #4
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	9203      	str	r2, [sp, #12]
 801246e:	2b00      	cmp	r3, #0
 8012470:	bfb8      	it	lt
 8012472:	f04f 33ff 	movlt.w	r3, #4294967295
 8012476:	3402      	adds	r4, #2
 8012478:	9305      	str	r3, [sp, #20]
 801247a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012560 <_vfiprintf_r+0x25c>
 801247e:	7821      	ldrb	r1, [r4, #0]
 8012480:	2203      	movs	r2, #3
 8012482:	4650      	mov	r0, sl
 8012484:	f7ed fec4 	bl	8000210 <memchr>
 8012488:	b140      	cbz	r0, 801249c <_vfiprintf_r+0x198>
 801248a:	2340      	movs	r3, #64	; 0x40
 801248c:	eba0 000a 	sub.w	r0, r0, sl
 8012490:	fa03 f000 	lsl.w	r0, r3, r0
 8012494:	9b04      	ldr	r3, [sp, #16]
 8012496:	4303      	orrs	r3, r0
 8012498:	3401      	adds	r4, #1
 801249a:	9304      	str	r3, [sp, #16]
 801249c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124a0:	482c      	ldr	r0, [pc, #176]	; (8012554 <_vfiprintf_r+0x250>)
 80124a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80124a6:	2206      	movs	r2, #6
 80124a8:	f7ed feb2 	bl	8000210 <memchr>
 80124ac:	2800      	cmp	r0, #0
 80124ae:	d03f      	beq.n	8012530 <_vfiprintf_r+0x22c>
 80124b0:	4b29      	ldr	r3, [pc, #164]	; (8012558 <_vfiprintf_r+0x254>)
 80124b2:	bb1b      	cbnz	r3, 80124fc <_vfiprintf_r+0x1f8>
 80124b4:	9b03      	ldr	r3, [sp, #12]
 80124b6:	3307      	adds	r3, #7
 80124b8:	f023 0307 	bic.w	r3, r3, #7
 80124bc:	3308      	adds	r3, #8
 80124be:	9303      	str	r3, [sp, #12]
 80124c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124c2:	443b      	add	r3, r7
 80124c4:	9309      	str	r3, [sp, #36]	; 0x24
 80124c6:	e767      	b.n	8012398 <_vfiprintf_r+0x94>
 80124c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80124cc:	460c      	mov	r4, r1
 80124ce:	2001      	movs	r0, #1
 80124d0:	e7a5      	b.n	801241e <_vfiprintf_r+0x11a>
 80124d2:	2300      	movs	r3, #0
 80124d4:	3401      	adds	r4, #1
 80124d6:	9305      	str	r3, [sp, #20]
 80124d8:	4619      	mov	r1, r3
 80124da:	f04f 0c0a 	mov.w	ip, #10
 80124de:	4620      	mov	r0, r4
 80124e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80124e4:	3a30      	subs	r2, #48	; 0x30
 80124e6:	2a09      	cmp	r2, #9
 80124e8:	d903      	bls.n	80124f2 <_vfiprintf_r+0x1ee>
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d0c5      	beq.n	801247a <_vfiprintf_r+0x176>
 80124ee:	9105      	str	r1, [sp, #20]
 80124f0:	e7c3      	b.n	801247a <_vfiprintf_r+0x176>
 80124f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80124f6:	4604      	mov	r4, r0
 80124f8:	2301      	movs	r3, #1
 80124fa:	e7f0      	b.n	80124de <_vfiprintf_r+0x1da>
 80124fc:	ab03      	add	r3, sp, #12
 80124fe:	9300      	str	r3, [sp, #0]
 8012500:	462a      	mov	r2, r5
 8012502:	4b16      	ldr	r3, [pc, #88]	; (801255c <_vfiprintf_r+0x258>)
 8012504:	a904      	add	r1, sp, #16
 8012506:	4630      	mov	r0, r6
 8012508:	f7fb faa2 	bl	800da50 <_printf_float>
 801250c:	4607      	mov	r7, r0
 801250e:	1c78      	adds	r0, r7, #1
 8012510:	d1d6      	bne.n	80124c0 <_vfiprintf_r+0x1bc>
 8012512:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012514:	07d9      	lsls	r1, r3, #31
 8012516:	d405      	bmi.n	8012524 <_vfiprintf_r+0x220>
 8012518:	89ab      	ldrh	r3, [r5, #12]
 801251a:	059a      	lsls	r2, r3, #22
 801251c:	d402      	bmi.n	8012524 <_vfiprintf_r+0x220>
 801251e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012520:	f7ff fe9f 	bl	8012262 <__retarget_lock_release_recursive>
 8012524:	89ab      	ldrh	r3, [r5, #12]
 8012526:	065b      	lsls	r3, r3, #25
 8012528:	f53f af12 	bmi.w	8012350 <_vfiprintf_r+0x4c>
 801252c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801252e:	e711      	b.n	8012354 <_vfiprintf_r+0x50>
 8012530:	ab03      	add	r3, sp, #12
 8012532:	9300      	str	r3, [sp, #0]
 8012534:	462a      	mov	r2, r5
 8012536:	4b09      	ldr	r3, [pc, #36]	; (801255c <_vfiprintf_r+0x258>)
 8012538:	a904      	add	r1, sp, #16
 801253a:	4630      	mov	r0, r6
 801253c:	f7fb fd2c 	bl	800df98 <_printf_i>
 8012540:	e7e4      	b.n	801250c <_vfiprintf_r+0x208>
 8012542:	bf00      	nop
 8012544:	080132ec 	.word	0x080132ec
 8012548:	0801330c 	.word	0x0801330c
 801254c:	080132cc 	.word	0x080132cc
 8012550:	08013264 	.word	0x08013264
 8012554:	0801326e 	.word	0x0801326e
 8012558:	0800da51 	.word	0x0800da51
 801255c:	080122df 	.word	0x080122df
 8012560:	0801326a 	.word	0x0801326a

08012564 <__swbuf_r>:
 8012564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012566:	460e      	mov	r6, r1
 8012568:	4614      	mov	r4, r2
 801256a:	4605      	mov	r5, r0
 801256c:	b118      	cbz	r0, 8012576 <__swbuf_r+0x12>
 801256e:	6983      	ldr	r3, [r0, #24]
 8012570:	b90b      	cbnz	r3, 8012576 <__swbuf_r+0x12>
 8012572:	f7ff fdc5 	bl	8012100 <__sinit>
 8012576:	4b21      	ldr	r3, [pc, #132]	; (80125fc <__swbuf_r+0x98>)
 8012578:	429c      	cmp	r4, r3
 801257a:	d12b      	bne.n	80125d4 <__swbuf_r+0x70>
 801257c:	686c      	ldr	r4, [r5, #4]
 801257e:	69a3      	ldr	r3, [r4, #24]
 8012580:	60a3      	str	r3, [r4, #8]
 8012582:	89a3      	ldrh	r3, [r4, #12]
 8012584:	071a      	lsls	r2, r3, #28
 8012586:	d52f      	bpl.n	80125e8 <__swbuf_r+0x84>
 8012588:	6923      	ldr	r3, [r4, #16]
 801258a:	b36b      	cbz	r3, 80125e8 <__swbuf_r+0x84>
 801258c:	6923      	ldr	r3, [r4, #16]
 801258e:	6820      	ldr	r0, [r4, #0]
 8012590:	1ac0      	subs	r0, r0, r3
 8012592:	6963      	ldr	r3, [r4, #20]
 8012594:	b2f6      	uxtb	r6, r6
 8012596:	4283      	cmp	r3, r0
 8012598:	4637      	mov	r7, r6
 801259a:	dc04      	bgt.n	80125a6 <__swbuf_r+0x42>
 801259c:	4621      	mov	r1, r4
 801259e:	4628      	mov	r0, r5
 80125a0:	f7ff fd1a 	bl	8011fd8 <_fflush_r>
 80125a4:	bb30      	cbnz	r0, 80125f4 <__swbuf_r+0x90>
 80125a6:	68a3      	ldr	r3, [r4, #8]
 80125a8:	3b01      	subs	r3, #1
 80125aa:	60a3      	str	r3, [r4, #8]
 80125ac:	6823      	ldr	r3, [r4, #0]
 80125ae:	1c5a      	adds	r2, r3, #1
 80125b0:	6022      	str	r2, [r4, #0]
 80125b2:	701e      	strb	r6, [r3, #0]
 80125b4:	6963      	ldr	r3, [r4, #20]
 80125b6:	3001      	adds	r0, #1
 80125b8:	4283      	cmp	r3, r0
 80125ba:	d004      	beq.n	80125c6 <__swbuf_r+0x62>
 80125bc:	89a3      	ldrh	r3, [r4, #12]
 80125be:	07db      	lsls	r3, r3, #31
 80125c0:	d506      	bpl.n	80125d0 <__swbuf_r+0x6c>
 80125c2:	2e0a      	cmp	r6, #10
 80125c4:	d104      	bne.n	80125d0 <__swbuf_r+0x6c>
 80125c6:	4621      	mov	r1, r4
 80125c8:	4628      	mov	r0, r5
 80125ca:	f7ff fd05 	bl	8011fd8 <_fflush_r>
 80125ce:	b988      	cbnz	r0, 80125f4 <__swbuf_r+0x90>
 80125d0:	4638      	mov	r0, r7
 80125d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125d4:	4b0a      	ldr	r3, [pc, #40]	; (8012600 <__swbuf_r+0x9c>)
 80125d6:	429c      	cmp	r4, r3
 80125d8:	d101      	bne.n	80125de <__swbuf_r+0x7a>
 80125da:	68ac      	ldr	r4, [r5, #8]
 80125dc:	e7cf      	b.n	801257e <__swbuf_r+0x1a>
 80125de:	4b09      	ldr	r3, [pc, #36]	; (8012604 <__swbuf_r+0xa0>)
 80125e0:	429c      	cmp	r4, r3
 80125e2:	bf08      	it	eq
 80125e4:	68ec      	ldreq	r4, [r5, #12]
 80125e6:	e7ca      	b.n	801257e <__swbuf_r+0x1a>
 80125e8:	4621      	mov	r1, r4
 80125ea:	4628      	mov	r0, r5
 80125ec:	f000 f80c 	bl	8012608 <__swsetup_r>
 80125f0:	2800      	cmp	r0, #0
 80125f2:	d0cb      	beq.n	801258c <__swbuf_r+0x28>
 80125f4:	f04f 37ff 	mov.w	r7, #4294967295
 80125f8:	e7ea      	b.n	80125d0 <__swbuf_r+0x6c>
 80125fa:	bf00      	nop
 80125fc:	080132ec 	.word	0x080132ec
 8012600:	0801330c 	.word	0x0801330c
 8012604:	080132cc 	.word	0x080132cc

08012608 <__swsetup_r>:
 8012608:	4b32      	ldr	r3, [pc, #200]	; (80126d4 <__swsetup_r+0xcc>)
 801260a:	b570      	push	{r4, r5, r6, lr}
 801260c:	681d      	ldr	r5, [r3, #0]
 801260e:	4606      	mov	r6, r0
 8012610:	460c      	mov	r4, r1
 8012612:	b125      	cbz	r5, 801261e <__swsetup_r+0x16>
 8012614:	69ab      	ldr	r3, [r5, #24]
 8012616:	b913      	cbnz	r3, 801261e <__swsetup_r+0x16>
 8012618:	4628      	mov	r0, r5
 801261a:	f7ff fd71 	bl	8012100 <__sinit>
 801261e:	4b2e      	ldr	r3, [pc, #184]	; (80126d8 <__swsetup_r+0xd0>)
 8012620:	429c      	cmp	r4, r3
 8012622:	d10f      	bne.n	8012644 <__swsetup_r+0x3c>
 8012624:	686c      	ldr	r4, [r5, #4]
 8012626:	89a3      	ldrh	r3, [r4, #12]
 8012628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801262c:	0719      	lsls	r1, r3, #28
 801262e:	d42c      	bmi.n	801268a <__swsetup_r+0x82>
 8012630:	06dd      	lsls	r5, r3, #27
 8012632:	d411      	bmi.n	8012658 <__swsetup_r+0x50>
 8012634:	2309      	movs	r3, #9
 8012636:	6033      	str	r3, [r6, #0]
 8012638:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801263c:	81a3      	strh	r3, [r4, #12]
 801263e:	f04f 30ff 	mov.w	r0, #4294967295
 8012642:	e03e      	b.n	80126c2 <__swsetup_r+0xba>
 8012644:	4b25      	ldr	r3, [pc, #148]	; (80126dc <__swsetup_r+0xd4>)
 8012646:	429c      	cmp	r4, r3
 8012648:	d101      	bne.n	801264e <__swsetup_r+0x46>
 801264a:	68ac      	ldr	r4, [r5, #8]
 801264c:	e7eb      	b.n	8012626 <__swsetup_r+0x1e>
 801264e:	4b24      	ldr	r3, [pc, #144]	; (80126e0 <__swsetup_r+0xd8>)
 8012650:	429c      	cmp	r4, r3
 8012652:	bf08      	it	eq
 8012654:	68ec      	ldreq	r4, [r5, #12]
 8012656:	e7e6      	b.n	8012626 <__swsetup_r+0x1e>
 8012658:	0758      	lsls	r0, r3, #29
 801265a:	d512      	bpl.n	8012682 <__swsetup_r+0x7a>
 801265c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801265e:	b141      	cbz	r1, 8012672 <__swsetup_r+0x6a>
 8012660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012664:	4299      	cmp	r1, r3
 8012666:	d002      	beq.n	801266e <__swsetup_r+0x66>
 8012668:	4630      	mov	r0, r6
 801266a:	f7fb f8a7 	bl	800d7bc <_free_r>
 801266e:	2300      	movs	r3, #0
 8012670:	6363      	str	r3, [r4, #52]	; 0x34
 8012672:	89a3      	ldrh	r3, [r4, #12]
 8012674:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012678:	81a3      	strh	r3, [r4, #12]
 801267a:	2300      	movs	r3, #0
 801267c:	6063      	str	r3, [r4, #4]
 801267e:	6923      	ldr	r3, [r4, #16]
 8012680:	6023      	str	r3, [r4, #0]
 8012682:	89a3      	ldrh	r3, [r4, #12]
 8012684:	f043 0308 	orr.w	r3, r3, #8
 8012688:	81a3      	strh	r3, [r4, #12]
 801268a:	6923      	ldr	r3, [r4, #16]
 801268c:	b94b      	cbnz	r3, 80126a2 <__swsetup_r+0x9a>
 801268e:	89a3      	ldrh	r3, [r4, #12]
 8012690:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012698:	d003      	beq.n	80126a2 <__swsetup_r+0x9a>
 801269a:	4621      	mov	r1, r4
 801269c:	4630      	mov	r0, r6
 801269e:	f000 f845 	bl	801272c <__smakebuf_r>
 80126a2:	89a0      	ldrh	r0, [r4, #12]
 80126a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80126a8:	f010 0301 	ands.w	r3, r0, #1
 80126ac:	d00a      	beq.n	80126c4 <__swsetup_r+0xbc>
 80126ae:	2300      	movs	r3, #0
 80126b0:	60a3      	str	r3, [r4, #8]
 80126b2:	6963      	ldr	r3, [r4, #20]
 80126b4:	425b      	negs	r3, r3
 80126b6:	61a3      	str	r3, [r4, #24]
 80126b8:	6923      	ldr	r3, [r4, #16]
 80126ba:	b943      	cbnz	r3, 80126ce <__swsetup_r+0xc6>
 80126bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80126c0:	d1ba      	bne.n	8012638 <__swsetup_r+0x30>
 80126c2:	bd70      	pop	{r4, r5, r6, pc}
 80126c4:	0781      	lsls	r1, r0, #30
 80126c6:	bf58      	it	pl
 80126c8:	6963      	ldrpl	r3, [r4, #20]
 80126ca:	60a3      	str	r3, [r4, #8]
 80126cc:	e7f4      	b.n	80126b8 <__swsetup_r+0xb0>
 80126ce:	2000      	movs	r0, #0
 80126d0:	e7f7      	b.n	80126c2 <__swsetup_r+0xba>
 80126d2:	bf00      	nop
 80126d4:	2000000c 	.word	0x2000000c
 80126d8:	080132ec 	.word	0x080132ec
 80126dc:	0801330c 	.word	0x0801330c
 80126e0:	080132cc 	.word	0x080132cc

080126e4 <__swhatbuf_r>:
 80126e4:	b570      	push	{r4, r5, r6, lr}
 80126e6:	460e      	mov	r6, r1
 80126e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126ec:	2900      	cmp	r1, #0
 80126ee:	b096      	sub	sp, #88	; 0x58
 80126f0:	4614      	mov	r4, r2
 80126f2:	461d      	mov	r5, r3
 80126f4:	da07      	bge.n	8012706 <__swhatbuf_r+0x22>
 80126f6:	2300      	movs	r3, #0
 80126f8:	602b      	str	r3, [r5, #0]
 80126fa:	89b3      	ldrh	r3, [r6, #12]
 80126fc:	061a      	lsls	r2, r3, #24
 80126fe:	d410      	bmi.n	8012722 <__swhatbuf_r+0x3e>
 8012700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012704:	e00e      	b.n	8012724 <__swhatbuf_r+0x40>
 8012706:	466a      	mov	r2, sp
 8012708:	f000 f858 	bl	80127bc <_fstat_r>
 801270c:	2800      	cmp	r0, #0
 801270e:	dbf2      	blt.n	80126f6 <__swhatbuf_r+0x12>
 8012710:	9a01      	ldr	r2, [sp, #4]
 8012712:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012716:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801271a:	425a      	negs	r2, r3
 801271c:	415a      	adcs	r2, r3
 801271e:	602a      	str	r2, [r5, #0]
 8012720:	e7ee      	b.n	8012700 <__swhatbuf_r+0x1c>
 8012722:	2340      	movs	r3, #64	; 0x40
 8012724:	2000      	movs	r0, #0
 8012726:	6023      	str	r3, [r4, #0]
 8012728:	b016      	add	sp, #88	; 0x58
 801272a:	bd70      	pop	{r4, r5, r6, pc}

0801272c <__smakebuf_r>:
 801272c:	898b      	ldrh	r3, [r1, #12]
 801272e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012730:	079d      	lsls	r5, r3, #30
 8012732:	4606      	mov	r6, r0
 8012734:	460c      	mov	r4, r1
 8012736:	d507      	bpl.n	8012748 <__smakebuf_r+0x1c>
 8012738:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801273c:	6023      	str	r3, [r4, #0]
 801273e:	6123      	str	r3, [r4, #16]
 8012740:	2301      	movs	r3, #1
 8012742:	6163      	str	r3, [r4, #20]
 8012744:	b002      	add	sp, #8
 8012746:	bd70      	pop	{r4, r5, r6, pc}
 8012748:	ab01      	add	r3, sp, #4
 801274a:	466a      	mov	r2, sp
 801274c:	f7ff ffca 	bl	80126e4 <__swhatbuf_r>
 8012750:	9900      	ldr	r1, [sp, #0]
 8012752:	4605      	mov	r5, r0
 8012754:	4630      	mov	r0, r6
 8012756:	f7fb f881 	bl	800d85c <_malloc_r>
 801275a:	b948      	cbnz	r0, 8012770 <__smakebuf_r+0x44>
 801275c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012760:	059a      	lsls	r2, r3, #22
 8012762:	d4ef      	bmi.n	8012744 <__smakebuf_r+0x18>
 8012764:	f023 0303 	bic.w	r3, r3, #3
 8012768:	f043 0302 	orr.w	r3, r3, #2
 801276c:	81a3      	strh	r3, [r4, #12]
 801276e:	e7e3      	b.n	8012738 <__smakebuf_r+0xc>
 8012770:	4b0d      	ldr	r3, [pc, #52]	; (80127a8 <__smakebuf_r+0x7c>)
 8012772:	62b3      	str	r3, [r6, #40]	; 0x28
 8012774:	89a3      	ldrh	r3, [r4, #12]
 8012776:	6020      	str	r0, [r4, #0]
 8012778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801277c:	81a3      	strh	r3, [r4, #12]
 801277e:	9b00      	ldr	r3, [sp, #0]
 8012780:	6163      	str	r3, [r4, #20]
 8012782:	9b01      	ldr	r3, [sp, #4]
 8012784:	6120      	str	r0, [r4, #16]
 8012786:	b15b      	cbz	r3, 80127a0 <__smakebuf_r+0x74>
 8012788:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801278c:	4630      	mov	r0, r6
 801278e:	f000 f827 	bl	80127e0 <_isatty_r>
 8012792:	b128      	cbz	r0, 80127a0 <__smakebuf_r+0x74>
 8012794:	89a3      	ldrh	r3, [r4, #12]
 8012796:	f023 0303 	bic.w	r3, r3, #3
 801279a:	f043 0301 	orr.w	r3, r3, #1
 801279e:	81a3      	strh	r3, [r4, #12]
 80127a0:	89a0      	ldrh	r0, [r4, #12]
 80127a2:	4305      	orrs	r5, r0
 80127a4:	81a5      	strh	r5, [r4, #12]
 80127a6:	e7cd      	b.n	8012744 <__smakebuf_r+0x18>
 80127a8:	08012099 	.word	0x08012099

080127ac <_malloc_usable_size_r>:
 80127ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80127b0:	1f18      	subs	r0, r3, #4
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	bfbc      	itt	lt
 80127b6:	580b      	ldrlt	r3, [r1, r0]
 80127b8:	18c0      	addlt	r0, r0, r3
 80127ba:	4770      	bx	lr

080127bc <_fstat_r>:
 80127bc:	b538      	push	{r3, r4, r5, lr}
 80127be:	4d07      	ldr	r5, [pc, #28]	; (80127dc <_fstat_r+0x20>)
 80127c0:	2300      	movs	r3, #0
 80127c2:	4604      	mov	r4, r0
 80127c4:	4608      	mov	r0, r1
 80127c6:	4611      	mov	r1, r2
 80127c8:	602b      	str	r3, [r5, #0]
 80127ca:	f7f3 fb42 	bl	8005e52 <_fstat>
 80127ce:	1c43      	adds	r3, r0, #1
 80127d0:	d102      	bne.n	80127d8 <_fstat_r+0x1c>
 80127d2:	682b      	ldr	r3, [r5, #0]
 80127d4:	b103      	cbz	r3, 80127d8 <_fstat_r+0x1c>
 80127d6:	6023      	str	r3, [r4, #0]
 80127d8:	bd38      	pop	{r3, r4, r5, pc}
 80127da:	bf00      	nop
 80127dc:	20000624 	.word	0x20000624

080127e0 <_isatty_r>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	4d06      	ldr	r5, [pc, #24]	; (80127fc <_isatty_r+0x1c>)
 80127e4:	2300      	movs	r3, #0
 80127e6:	4604      	mov	r4, r0
 80127e8:	4608      	mov	r0, r1
 80127ea:	602b      	str	r3, [r5, #0]
 80127ec:	f7f3 fb41 	bl	8005e72 <_isatty>
 80127f0:	1c43      	adds	r3, r0, #1
 80127f2:	d102      	bne.n	80127fa <_isatty_r+0x1a>
 80127f4:	682b      	ldr	r3, [r5, #0]
 80127f6:	b103      	cbz	r3, 80127fa <_isatty_r+0x1a>
 80127f8:	6023      	str	r3, [r4, #0]
 80127fa:	bd38      	pop	{r3, r4, r5, pc}
 80127fc:	20000624 	.word	0x20000624

08012800 <_init>:
 8012800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012802:	bf00      	nop
 8012804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012806:	bc08      	pop	{r3}
 8012808:	469e      	mov	lr, r3
 801280a:	4770      	bx	lr

0801280c <_fini>:
 801280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801280e:	bf00      	nop
 8012810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012812:	bc08      	pop	{r3}
 8012814:	469e      	mov	lr, r3
 8012816:	4770      	bx	lr
