# Verilog_Projects
This includes all the Verilog projects/assignments which I did out of sheer interest or as a part of my curriculum during my BE/ME
