$date
  2023-10-09 20:23:58.903 +08:00
$end
$version
  ROHD v0.5.0
$end
$comment
  Generated by ROHD - www.github.com/intel/rohd
$end
$timescale 1ps $end
$scope module unnamed_module $end
  $var wire 1 s0 clk $end
  $var wire 1 s1 reset $end
  $var wire 1 s2 data $end
  $var wire 1 s3 q $end
  $scope module sequential $end
    $var wire 1 s4 _in1__const_0 $end
    $var wire 1 s5 _in2__const_1 $end
    $var wire 1 s6 _in3_data $end
    $var wire 1 s7 _in0_reset $end
    $var wire 1 s8 _clk0_clk $end
    $var wire 1 s9 _out4_q $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0s0
zs1
zs2
zs3
0s4
1s5
zs6
zs7
0s8
zs9
$end
#0
1s2
1s1
1s7
1s6
#5
0s9
1s8
0s3
1s0
#10
0s8
0s0
#15
1s9
1s8
1s3
1s0
#20
0s8
0s0
#25
0s9
1s8
0s3
1s0
