# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Computer_Architecture_Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/CMPS301-Computer-Architecture-Project/StackPointer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:54 on Dec 11,2024
# vcom -reportprogress 300 -93 -work work D:/CMPS301-Computer-Architecture-Project/StackPointer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StackPointer
# -- Compiling architecture StackPointer_arch of StackPointer
# End time: 23:43:54 on Dec 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do StackPointer_Test.do
# vsim work.StackPointer 
# Start time: 23:44:09 on Dec 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.stackpointer(stackpointer_arch)
# ** Error: Invalid time value: # Set
# Error in macro ./StackPointer_Test.do line 17
# Invalid time value: # Set
#     while executing
# "force -freeze sim:/StackPointer/CLK '0'  # Set initial CLK state to low"
do StackPointer_Test.do
# End time: 23:45:17 on Dec 11,2024, Elapsed time: 0:01:08
# Errors: 3, Warnings: 0
# vsim work.StackPointer 
# Start time: 23:45:17 on Dec 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.stackpointer(stackpointer_arch)
# ** Error: Invalid time value: # Set
# Error in macro ./StackPointer_Test.do line 17
# Invalid time value: # Set
#     while executing
# "force -freeze sim:/StackPointer/CLK '0'  # Set initial CLK state to low"
do StackPointer_Test.do
# End time: 23:45:34 on Dec 11,2024, Elapsed time: 0:00:17
# Errors: 3, Warnings: 0
# vsim work.StackPointer 
# Start time: 23:45:34 on Dec 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.stackpointer(stackpointer_arch)
# End time: 23:53:08 on Dec 11,2024, Elapsed time: 0:07:34
# Errors: 0, Warnings: 0
