<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="merged_conv_top.cpp:76:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:76:26" LoopName="VITIS_LOOP_76_2" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" Length="variable" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.8" OrigAccess-DebugLoc="merged_conv_top.cpp:78:45" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="merged_conv_top.cpp:151:44" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="mem1" VarName="weight" LoopLoc="merged_conv_top.cpp:151:44" LoopName="VITIS_LOOP_151_18" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" Length="variable" Direction="read" AccessID="scevgep7seq" OrigID="for.inc191.load.7" OrigAccess-DebugLoc="merged_conv_top.cpp:155:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="merged_conv_top.cpp:194:44" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:194:44" LoopName="VITIS_LOOP_194_29" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" Length="variable" Direction="write" AccessID="scevgep8seq" OrigID="for.inc310.store.10" OrigAccess-DebugLoc="merged_conv_top.cpp:195:94" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="merged_conv_top.cpp:76:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem1" VarName="bias" LoopLoc="merged_conv_top.cpp:76:26" LoopName="VITIS_LOOP_76_2" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="for.inc.lr.ph.load.0" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="merged_conv_top.cpp:75:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:75:22" LoopName="VITIS_LOOP_75_1" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="merged_conv_top.cpp:76:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="merged_conv_top.cpp:120:40" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:120:40" LoopName="VITIS_LOOP_120_11" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="for.inc102.load.12" OrigAccess-DebugLoc="merged_conv_top.cpp:124:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="merged_conv_top.cpp:150:40" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem1" VarName="weight" LoopLoc="merged_conv_top.cpp:150:40" LoopName="VITIS_LOOP_150_17" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgep7seq" OrigAccess-DebugLoc="merged_conv_top.cpp:151:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="merged_conv_top.cpp:176:48" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="mem1" VarName="input" LoopLoc="merged_conv_top.cpp:176:48" LoopName="VITIS_LOOP_176_26" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="if.then.load.2" OrigAccess-DebugLoc="merged_conv_top.cpp:181:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="merged_conv_top.cpp:193:40" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:193:40" LoopName="VITIS_LOOP_193_28" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgep8seq" OrigAccess-DebugLoc="merged_conv_top.cpp:194:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="merged_conv_top.cpp:194:44" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:194:44" LoopName="VITIS_LOOP_194_29" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgep8seq" OrigAccess-DebugLoc="merged_conv_top.cpp:194:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="merged_conv_top.cpp:153:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem1" VarName="weight" LoopLoc="merged_conv_top.cpp:153:52" LoopName="VITIS_LOOP_153_20" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgep7seq" OrigAccess-DebugLoc="merged_conv_top.cpp:151:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="merged_conv_top.cpp:77:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem2" VarName="output" LoopLoc="merged_conv_top.cpp:77:30" LoopName="VITIS_LOOP_77_3" ParentFunc="conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="merged_conv_top.cpp:76:26" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="merged_conv_top.cpp:76:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="merged_conv_top.cpp:151:44" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem1" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="merged_conv_top.cpp:194:44" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_194_29' has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem2" LoopLoc="merged_conv_top.cpp:194:44" LoopName="VITIS_LOOP_194_29" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

