// Seed: 453279751
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output wor  id_3
    , id_15,
    output tri  id_4,
    output wand id_5,
    input  tri  id_6,
    output tri1 id_7,
    input  tri  id_8,
    input  tri0 id_9,
    input  wand id_10,
    input  wor  id_11,
    input  wor  id_12
    , id_16,
    output wor  id_13
);
  assign id_13 = id_8;
  wire id_17;
  assign id_15[1] = 1'b0;
  logic [7:0] id_18 = id_15;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    output tri   id_3
);
  always @(posedge 1 or id_1) #1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.type_20 = 0;
endmodule
