0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/FIFO_Sim/new/FIFO_Buffer_TB.vhd,1587967652,vhdl,,,,fifo_buffer_tb,,,,,,,,
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/fifo_buffer.vhd,1587960340,vhdl,,,,fifo_buffer,,,,,,,,
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/ram.vhd,1587931806,vhdl,C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/ram_cont.vhd,,,ram;ram_cont_pkg,,,,,,,,
C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/ram_cont.vhd,1587945369,vhdl,,,,ram_cont,,,,,,,,
