INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/boxiang/Desktop/ee_214_projects/project_4_require3/project_4_require3.srcs/sources_1/new/p4r3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p4r3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Y' is not allowed [C:/Users/boxiang/Desktop/ee_214_projects/project_4_require3/project_4_require3.srcs/sources_1/new/p4r3.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'GS' is not allowed [C:/Users/boxiang/Desktop/ee_214_projects/project_4_require3/project_4_require3.srcs/sources_1/new/p4r3.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Eout' is not allowed [C:/Users/boxiang/Desktop/ee_214_projects/project_4_require3/project_4_require3.srcs/sources_1/new/p4r3.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/boxiang/Desktop/ee_214_projects/project_4_require3/project_4_require3.srcs/sim_1/new/p4r3sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p4r3sim
