# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../audio.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../audio.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../audio.srcs/sources_1/bd/system/ipshared/70fd/hdl" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../audio.ip_user_files/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_zybo_audio_ctrl_0_0/system_zybo_audio_ctrl_0_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/sim/system.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_sim_netlist.v" \
"../../../../audio.ip_user_files/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v" \
"../../../../audio.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
