ADDRESS_REG_B=CLOCK0
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INDATA_REG_B=CLOCK0
INIT_FILE=bodies.mif
INTENDED_DEVICE_FAMILY="Cyclone IV E"
LPM_TYPE=altsyncram
NUMWORDS_A=32768
NUMWORDS_B=32768
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=CLEAR0
OUTDATA_ACLR_B=CLEAR0
OUTDATA_REG_A=CLOCK0
OUTDATA_REG_B=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
READ_DURING_WRITE_MODE_MIXED_PORTS=OLD_DATA
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_WITH_NBE_READ
READ_DURING_WRITE_MODE_PORT_B=NEW_DATA_WITH_NBE_READ
WIDTHAD_A=15
WIDTHAD_B=15
WIDTH_A=80
WIDTH_B=80
WIDTH_BYTEENA_A=1
WIDTH_BYTEENA_B=1
WRCONTROL_WRADDRESS_REG_B=CLOCK0
DEVICE_FAMILY="Cyclone IV E"
aclr0
address_a
address_b
clock0
data_a
data_b
wren_a
wren_b
q_a
q_b
