$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Mon Sep 05 23:20:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY $end
$var wire 1 # LEDR [9] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end
$var wire 1 - PC_OUT [8] $end
$var wire 1 . PC_OUT [7] $end
$var wire 1 / PC_OUT [6] $end
$var wire 1 0 PC_OUT [5] $end
$var wire 1 1 PC_OUT [4] $end
$var wire 1 2 PC_OUT [3] $end
$var wire 1 3 PC_OUT [2] $end
$var wire 1 4 PC_OUT [1] $end
$var wire 1 5 PC_OUT [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var wire 1 9 devoe $end
$var wire 1 : devclrn $end
$var wire 1 ; devpor $end
$var wire 1 < ww_devoe $end
$var wire 1 = ww_devclrn $end
$var wire 1 > ww_devpor $end
$var wire 1 ? ww_CLOCK_50 $end
$var wire 1 @ ww_KEY $end
$var wire 1 A ww_PC_OUT [8] $end
$var wire 1 B ww_PC_OUT [7] $end
$var wire 1 C ww_PC_OUT [6] $end
$var wire 1 D ww_PC_OUT [5] $end
$var wire 1 E ww_PC_OUT [4] $end
$var wire 1 F ww_PC_OUT [3] $end
$var wire 1 G ww_PC_OUT [2] $end
$var wire 1 H ww_PC_OUT [1] $end
$var wire 1 I ww_PC_OUT [0] $end
$var wire 1 J ww_LEDR [9] $end
$var wire 1 K ww_LEDR [8] $end
$var wire 1 L ww_LEDR [7] $end
$var wire 1 M ww_LEDR [6] $end
$var wire 1 N ww_LEDR [5] $end
$var wire 1 O ww_LEDR [4] $end
$var wire 1 P ww_LEDR [3] $end
$var wire 1 Q ww_LEDR [2] $end
$var wire 1 R ww_LEDR [1] $end
$var wire 1 S ww_LEDR [0] $end
$var wire 1 T \CLOCK_50~input_o\ $end
$var wire 1 U \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 V \KEY~input_o\ $end
$var wire 1 W \KEY~inputCLKENA0_outclk\ $end
$var wire 1 X \PC|DOUT[0]~0_combout\ $end
$var wire 1 Y \incrementaPC|Add0~1_sumout\ $end
$var wire 1 Z \incrementaPC|Add0~2\ $end
$var wire 1 [ \incrementaPC|Add0~5_sumout\ $end
$var wire 1 \ \incrementaPC|Add0~6\ $end
$var wire 1 ] \incrementaPC|Add0~9_sumout\ $end
$var wire 1 ^ \incrementaPC|Add0~10\ $end
$var wire 1 _ \incrementaPC|Add0~13_sumout\ $end
$var wire 1 ` \incrementaPC|Add0~14\ $end
$var wire 1 a \incrementaPC|Add0~17_sumout\ $end
$var wire 1 b \incrementaPC|Add0~18\ $end
$var wire 1 c \incrementaPC|Add0~21_sumout\ $end
$var wire 1 d \incrementaPC|Add0~22\ $end
$var wire 1 e \incrementaPC|Add0~25_sumout\ $end
$var wire 1 f \incrementaPC|Add0~26\ $end
$var wire 1 g \incrementaPC|Add0~29_sumout\ $end
$var wire 1 h \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 i \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 j \ROM1|memROM~2_combout\ $end
$var wire 1 k \ROM1|memROM~3_combout\ $end
$var wire 1 l \ROM1|memROM~0_combout\ $end
$var wire 1 m \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 n \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 o \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 p \ROM1|memROM~1_combout\ $end
$var wire 1 q \ULA1|Equal1~0_combout\ $end
$var wire 1 r \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 s \decoderGeneric|Equal5~0_combout\ $end
$var wire 1 t \ROM1|memROM~11_combout\ $end
$var wire 1 u \ROM1|memROM~5_combout\ $end
$var wire 1 v \ROM1|memROM~4_combout\ $end
$var wire 1 w \ROM1|memROM~6_combout\ $end
$var wire 1 x \ROM1|memROM~8_combout\ $end
$var wire 1 y \ROM1|memROM~9_combout\ $end
$var wire 1 z \ROM1|memROM~10_combout\ $end
$var wire 1 { \ROM1|memROM~7_combout\ $end
$var wire 1 | \memoriaRAM|process_0~0_combout\ $end
$var wire 1 } \memoriaRAM|ram~4130_combout\ $end
$var wire 1 ~ \memoriaRAM|ram~2066_q\ $end
$var wire 1 !! \memoriaRAM|ram~4131_combout\ $end
$var wire 1 "! \memoriaRAM|ram~2074_q\ $end
$var wire 1 #! \MUX1|saida_MUX[0]~7_combout\ $end
$var wire 1 $! \decoderGeneric|saida[5]~1_combout\ $end
$var wire 1 %! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 &! \ULA1|Add0~34_cout\ $end
$var wire 1 '! \ULA1|Add0~1_sumout\ $end
$var wire 1 (! \decoderGeneric|saida[3]~2_combout\ $end
$var wire 1 )! \decoderGeneric|saida[4]~0_combout\ $end
$var wire 1 *! \memoriaRAM|ram~2075_q\ $end
$var wire 1 +! \memoriaRAM|ram~4115_combout\ $end
$var wire 1 ,! \memoriaRAM|ram~2067_q\ $end
$var wire 1 -! \memoriaRAM|ram~4114_combout\ $end
$var wire 1 .! \MUX1|saida_MUX[1]~8_combout\ $end
$var wire 1 /! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 0! \ULA1|Add0~2\ $end
$var wire 1 1! \ULA1|Add0~5_sumout\ $end
$var wire 1 2! \memoriaRAM|ram~2076_q\ $end
$var wire 1 3! \memoriaRAM|ram~2068_q\ $end
$var wire 1 4! \memoriaRAM|ram~4116_combout\ $end
$var wire 1 5! \MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 6! \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 7! \ULA1|Add0~6\ $end
$var wire 1 8! \ULA1|Add0~9_sumout\ $end
$var wire 1 9! \memoriaRAM|ram~2069_q\ $end
$var wire 1 :! \memoriaRAM|ram~4117_combout\ $end
$var wire 1 ;! \memoriaRAM|ram~2077_q\ $end
$var wire 1 <! \memoriaRAM|ram~4118_combout\ $end
$var wire 1 =! \memoriaRAM|ram~4119_combout\ $end
$var wire 1 >! \ULA1|Add0~10\ $end
$var wire 1 ?! \ULA1|Add0~13_sumout\ $end
$var wire 1 @! \MUX1|saida_MUX[3]~2_combout\ $end
$var wire 1 A! \memoriaRAM|ram~2070_q\ $end
$var wire 1 B! \memoriaRAM|ram~2078_q\ $end
$var wire 1 C! \memoriaRAM|ram~4120_combout\ $end
$var wire 1 D! \memoriaRAM|ram~4121_combout\ $end
$var wire 1 E! \ULA1|Add0~14\ $end
$var wire 1 F! \ULA1|Add0~17_sumout\ $end
$var wire 1 G! \MUX1|saida_MUX[4]~3_combout\ $end
$var wire 1 H! \memoriaRAM|ram~2071_q\ $end
$var wire 1 I! \memoriaRAM|ram~4122_combout\ $end
$var wire 1 J! \memoriaRAM|ram~2079_q\ $end
$var wire 1 K! \memoriaRAM|ram~4123_combout\ $end
$var wire 1 L! \memoriaRAM|ram~4124_combout\ $end
$var wire 1 M! \ULA1|Add0~18\ $end
$var wire 1 N! \ULA1|Add0~21_sumout\ $end
$var wire 1 O! \MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 P! \memoriaRAM|ram~2072_q\ $end
$var wire 1 Q! \memoriaRAM|ram~2080_q\ $end
$var wire 1 R! \memoriaRAM|ram~4125_combout\ $end
$var wire 1 S! \memoriaRAM|ram~4126_combout\ $end
$var wire 1 T! \ULA1|Add0~22\ $end
$var wire 1 U! \ULA1|Add0~25_sumout\ $end
$var wire 1 V! \MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 W! \memoriaRAM|ram~2073_q\ $end
$var wire 1 X! \memoriaRAM|ram~4127_combout\ $end
$var wire 1 Y! \memoriaRAM|ram~2081_q\ $end
$var wire 1 Z! \memoriaRAM|ram~4128_combout\ $end
$var wire 1 [! \memoriaRAM|ram~4129_combout\ $end
$var wire 1 \! \ULA1|Add0~26\ $end
$var wire 1 ]! \ULA1|Add0~29_sumout\ $end
$var wire 1 ^! \MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 _! \REGA|DOUT\ [7] $end
$var wire 1 `! \REGA|DOUT\ [6] $end
$var wire 1 a! \REGA|DOUT\ [5] $end
$var wire 1 b! \REGA|DOUT\ [4] $end
$var wire 1 c! \REGA|DOUT\ [3] $end
$var wire 1 d! \REGA|DOUT\ [2] $end
$var wire 1 e! \REGA|DOUT\ [1] $end
$var wire 1 f! \REGA|DOUT\ [0] $end
$var wire 1 g! \PC|DOUT\ [8] $end
$var wire 1 h! \PC|DOUT\ [7] $end
$var wire 1 i! \PC|DOUT\ [6] $end
$var wire 1 j! \PC|DOUT\ [5] $end
$var wire 1 k! \PC|DOUT\ [4] $end
$var wire 1 l! \PC|DOUT\ [3] $end
$var wire 1 m! \PC|DOUT\ [2] $end
$var wire 1 n! \PC|DOUT\ [1] $end
$var wire 1 o! \PC|DOUT\ [0] $end
$var wire 1 p! \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 q! \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 r! \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 s! \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 t! \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 u! \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v! \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 w! \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 x! \memoriaRAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 y! \MUX1|ALT_INV_saida_MUX[0]~7_combout\ $end
$var wire 1 z! \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 {! \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 |! \decoderGeneric|ALT_INV_Equal5~0_combout\ $end
$var wire 1 }! \memoriaRAM|ALT_INV_ram~4129_combout\ $end
$var wire 1 ~! \memoriaRAM|ALT_INV_ram~4128_combout\ $end
$var wire 1 !" \memoriaRAM|ALT_INV_ram~2081_q\ $end
$var wire 1 "" \memoriaRAM|ALT_INV_ram~4127_combout\ $end
$var wire 1 #" \memoriaRAM|ALT_INV_ram~2073_q\ $end
$var wire 1 $" \memoriaRAM|ALT_INV_ram~4126_combout\ $end
$var wire 1 %" \memoriaRAM|ALT_INV_ram~4125_combout\ $end
$var wire 1 &" \memoriaRAM|ALT_INV_ram~2080_q\ $end
$var wire 1 '" \memoriaRAM|ALT_INV_ram~2072_q\ $end
$var wire 1 (" \memoriaRAM|ALT_INV_ram~4124_combout\ $end
$var wire 1 )" \memoriaRAM|ALT_INV_ram~4123_combout\ $end
$var wire 1 *" \memoriaRAM|ALT_INV_ram~2079_q\ $end
$var wire 1 +" \memoriaRAM|ALT_INV_ram~4122_combout\ $end
$var wire 1 ," \memoriaRAM|ALT_INV_ram~2071_q\ $end
$var wire 1 -" \memoriaRAM|ALT_INV_ram~4121_combout\ $end
$var wire 1 ." \memoriaRAM|ALT_INV_ram~4120_combout\ $end
$var wire 1 /" \memoriaRAM|ALT_INV_ram~2078_q\ $end
$var wire 1 0" \memoriaRAM|ALT_INV_ram~2070_q\ $end
$var wire 1 1" \memoriaRAM|ALT_INV_ram~4119_combout\ $end
$var wire 1 2" \memoriaRAM|ALT_INV_ram~4118_combout\ $end
$var wire 1 3" \memoriaRAM|ALT_INV_ram~2077_q\ $end
$var wire 1 4" \memoriaRAM|ALT_INV_ram~4117_combout\ $end
$var wire 1 5" \memoriaRAM|ALT_INV_ram~2069_q\ $end
$var wire 1 6" \MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 7" \memoriaRAM|ALT_INV_ram~4116_combout\ $end
$var wire 1 8" \memoriaRAM|ALT_INV_ram~2076_q\ $end
$var wire 1 9" \memoriaRAM|ALT_INV_ram~2068_q\ $end
$var wire 1 :" \memoriaRAM|ALT_INV_ram~4115_combout\ $end
$var wire 1 ;" \memoriaRAM|ALT_INV_ram~2075_q\ $end
$var wire 1 <" \memoriaRAM|ALT_INV_ram~4114_combout\ $end
$var wire 1 =" \memoriaRAM|ALT_INV_ram~2067_q\ $end
$var wire 1 >" \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ?" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 @" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 A" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 B" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 C" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 D" \memoriaRAM|ALT_INV_ram~2074_q\ $end
$var wire 1 E" \memoriaRAM|ALT_INV_ram~2066_q\ $end
$var wire 1 F" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 G" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 H" \decoderGeneric|ALT_INV_saida[5]~1_combout\ $end
$var wire 1 I" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 J" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 K" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 L" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 M" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 N" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 O" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 P" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 Q" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 R" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 S" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 T" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 U" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 V" \MUX1|ALT_INV_saida_MUX[1]~8_combout\ $end
$var wire 1 W" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 X" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 Y" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 Z" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 [" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 \" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ^" \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1"
06
17
x8
19
1:
1;
1<
1=
1>
x?
1@
xT
xU
1V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
1p
1q
0r
0s
0t
0u
1v
1w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
1&!
0'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
15!
06!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
1z!
0{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
06"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
0A"
1B"
0C"
1D"
1E"
1F"
0G"
0H"
1I"
1J"
0K"
0L"
1V"
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1W"
1X"
1Y"
1Z"
1["
x\"
x]"
1^"
1#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
$end
#10000
0"
0@
0V
0W
#20000
1"
1@
1V
1W
1o!
16!
1d!
0v!
0U"
0X
1Y
1j
1t
0w
1y
1|
08!
1>!
0x!
0@"
1C"
0z!
0J"
1Q
1I
0?!
1E!
0$!
0)!
1u
0x
1z
1*
15
0F!
1M!
0?"
1A"
0F"
1H"
1!!
05!
0N!
1T!
16"
0K
0J
0U!
1\!
18!
0$
0#
0]!
#30000
0"
0@
0V
0W
#40000
1"
1@
1V
1W
0o!
1n!
12!
08"
0T"
1U"
1X
1w
0|
0j
0y
14!
07"
1@"
1J"
1x!
0C"
1H
0I
1{
0!!
1$!
1)!
0z
15!
05
14
06"
1?"
0H"
0B"
04!
1.!
1%!
05!
08!
16"
0>"
0V"
17"
1K
1J
11!
07!
1'!
00!
18!
1$
1#
01!
08!
#50000
0"
0@
0V
0W
#60000
1"
1@
1V
1W
1o!
1f!
1/!
1e!
06!
0d!
1v!
0w!
0^"
0U"
0X
0Y
1Z
1j
0t
0w
1y
1|
0'!
10!
11!
18!
0>!
0x!
0@"
1C"
1z!
0J"
0Q
1R
1S
1I
1?!
0E!
01!
17!
1[
0$!
0)!
0u
0{
1z
1,
1+
0*
15
08!
1>!
1F!
0M!
0?"
1B"
1F"
1H"
0.!
1}
0%!
1N!
0T!
0?!
1E!
1>"
1V"
0K
0J
0F!
1M!
1U!
0\!
11!
1'!
0$
0#
1]!
0N!
1T!
0U!
1\!
0]!
#70000
0"
0@
0V
0W
#80000
1"
1@
1V
1W
0o!
0n!
1m!
1h
1~
1,!
0="
0E"
0u!
0S"
1T"
1U"
1X
0Z
0[
1\
0|
0j
0y
1#!
1-!
0<"
0y!
1@"
1J"
1x!
1G
0H
0I
1]
1[
0\
0}
1$!
1)!
0z
0-!
1%!
1.!
05
04
13
0]
0V"
0>"
1<"
1?"
0H"
0%!
0.!
0'!
01!
1V"
1>"
1K
1J
1'!
11!
1$
1#
#90000
0"
0@
0V
0W
#100000
1"
1@
1V
1W
1o!
0f!
0/!
0e!
1w!
1^"
0U"
0X
1Y
1k
0l
1y
0'!
01!
0@"
1L"
0I"
0R
0S
1I
0q
0$!
0(!
1z
1-!
0,
0+
15
0<"
0?"
1H"
1{!
0&!
1'!
00!
11!
07!
18!
0>!
1?!
0E!
1F!
0M!
1N!
0T!
1U!
0\!
1]!
1%!
1.!
0V"
0>"
0J
0]!
0U!
0N!
0F!
0?!
08!
01!
0'!
1'!
11!
0#
#110000
0"
0@
0V
0W
#120000
1"
1@
1V
1W
0o!
1n!
1f!
1/!
1e!
0w!
0^"
0T"
1U"
1X
0'!
10!
01!
17!
1R
1S
1H
0I
18!
11!
1,
1+
05
14
#130000
0"
0@
0V
0W
#140000
1"
1@
1V
1W
1o!
0f!
16!
1d!
0v!
1^"
0U"
0X
0Y
1Z
1'!
00!
08!
1>!
1Q
0S
1I
1?!
01!
0[
1\
0,
1*
15
1]
#150000
0"
0@
0V
0W
#160000
1"
1@
1V
1W
0o!
0n!
0m!
1l!
0h
1i
1f!
0/!
0e!
06!
0d!
1c!
0["
1v!
1w!
0^"
0t!
1u!
0R"
1S"
1T"
1U"
1X
0Z
1[
0\
0]
1^
1t
1j
0'!
10!
11!
07!
18!
0>!
0?!
1E!
0J"
0z!
1P
0Q
0R
1S
1F
0G
0H
0I
1F!
1?!
0E!
08!
01!
17!
1_
1]
0^
0[
1u
1q
1,
0+
0*
1)
05
04
03
12
0_
18!
0F!
0{!
0F"
0#!
0.!
14!
1&!
1'!
00!
11!
07!
08!
1>!
0?!
1E!
1F!
1N!
1U!
1]!
07"
1V"
1y!
0F!
1M!
1?!
18!
0>!
01!
0'!
10!
0%!
11!
15!
01!
17!
0?!
0N!
1T!
06"
1>"
1'!
0U!
1\!
0]!
#170000
0"
0@
0V
0W
#180000
1"
1@
1V
1W
1o!
16!
1d!
0c!
1["
0v!
0U"
0X
1Y
0j
0k
0t
0y
08!
1>!
1?!
0E!
1@"
1z!
1I"
1J"
0P
1Q
1I
1F!
0M!
0?!
1E!
0q
1s
0)!
0u
0z
0-!
1*
0)
15
0F!
1M!
1N!
0T!
1<"
1?"
1F"
0|!
1{!
0&!
0'!
11!
07!
18!
1?!
0E!
1F!
0M!
1]!
1#!
04!
05!
0\!
16"
17"
0y!
0K
0]!
0N!
0F!
08!
1'!
00!
18!
0>!
0$
01!
0?!
#190000
0"
0@
0V
0W
#200000
1"
1@
1V
1W
0o!
1n!
0T"
1U"
1X
1H
0I
05
14
#210000
0"
0@
0V
0W
#220000
1"
1@
1V
1W
1o!
0U"
0X
0Y
1Z
1I
1[
15
#230000
0"
0@
0V
0W
#240000
1"
1@
1V
1W
0o!
0n!
1m!
1h
0u!
0S"
1T"
1U"
1X
0Z
0[
1\
1G
0H
0I
0]
1^
1[
0\
05
04
13
1]
0^
1_
0_
#250000
0"
0@
0V
0W
#260000
1"
1@
1V
1W
1o!
0U"
0X
1Y
1I
15
#270000
0"
0@
0V
0W
#280000
1"
1@
1V
1W
0o!
1n!
0T"
1U"
1X
1H
0I
05
14
#290000
0"
0@
0V
0W
#300000
