{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 01:34:25 2020 " "Info: Processing started: Wed Nov 18 01:34:25 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab14_4 -c lab14_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab14_4 -c lab14_4" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab14_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab14_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab14_4-behav " "Info: Found design unit 1: lab14_4-behav" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lab14_4 " "Info: Found entity 1: lab14_4" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab14_4 " "Info: Elaborating entity \"lab14_4\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inXMY lab14_4.vhd(28) " "Warning: VHDL Process Statement warning at lab14_4.vhd(28): signal \"inXMY\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 28 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inXLY lab14_4.vhd(32) " "Warning: VHDL Process Statement warning at lab14_4.vhd(32): signal \"inXLY\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 32 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inXEY lab14_4.vhd(36) " "Warning: VHDL Process Statement warning at lab14_4.vhd(36): signal \"inXEY\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 36 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XMY lab14_4.vhd(18) " "Warning: VHDL Process Statement warning at lab14_4.vhd(18): signal or variable \"XMY\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"XMY\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 18 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XEY lab14_4.vhd(18) " "Warning: VHDL Process Statement warning at lab14_4.vhd(18): signal or variable \"XEY\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"XEY\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 18 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XLY lab14_4.vhd(18) " "Warning: VHDL Process Statement warning at lab14_4.vhd(18): signal or variable \"XLY\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"XLY\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 18 0 0 } }  } 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "XMY~1 " "Warning: Node \"XMY~1\"" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 11 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "XEY~5 " "Warning: Node \"XEY~5\"" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "XLY~3 " "Warning: Node \"XLY~3\"" {  } { { "lab14_4.vhd" "" { Text "Z:/lab14/lab14_7/lab14_4.vhd" 13 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "3 " "Info: Implemented 3 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 01:34:27 2020 " "Info: Processing ended: Wed Nov 18 01:34:27 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
