library ieee; 
use ieee.std_logic_1164.all; 


entity Controlador_Topo is

 port(-- Entradas  declaradas
 
		SEM_CREDITO: in std_logic;
		INIT_STOP: in std_logic;
		RST: in std_logic;
		
		-- Saidas declaradas
		
		C1: out std_logic;									-- SAIDA PRO SEQUENCIADOR
		C2: out std_logic;									-- SAIDA PRO SEQUENCIADOR
		C3: out std_logic;									-- SAIDA PRO SEQUENCIADOR
		
		CREDITO_23: out std_logic;							-- SAIDA PRO CONTADOR DE CREDITO
		HABILITA_PREMIO: out std_logic;					-- SAIDA PRO COMPARADOR	
		RESET_CONTADOR: out std_logic;					-- SAIDA PRO CONTADOR DE CREDITO			
		RODADAS:  out std_logic_vector (3 downto 0); -- SAIDA PRO DECOD
		ESTADOS:  out std_logic_vector (3 downto 0);
		
		-- Saidas Adicionais
		
);  
end Controlador_Topo; 

--------------------------------------------------------------------------

architecture arch of Controlador_Topo is


--------------------------

-- componentes FSM_Control

----------------------------------------------------------------------------

	signal SELETORNIVEL_CLOCK: out std_logic;

begin


end arch;