// Seed: 629850691
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3
    , id_6,
    input tri id_4
);
  assign id_6 = id_4 - id_4;
  assign module_1.id_5 = 0;
  assign id_6 = 1;
  assign id_6 = -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_19 = 32'd48,
    parameter id_29 = 32'd72,
    parameter id_8  = 32'd59
) (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri id_6,
    output wor id_7,
    input supply0 _id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    output wand id_14,
    input wand id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    output wor _id_19,
    output tri0 id_20,
    output uwire id_21,
    input tri1 id_22,
    input supply0 id_23
    , id_38,
    output wire id_24,
    input wand id_25,
    output supply0 id_26,
    output supply1 id_27,
    input uwire id_28,
    output wand _id_29,
    output wor id_30,
    input tri0 id_31,
    input wand id_32,
    output wire id_33,
    input uwire id_34,
    input uwire id_35,
    input tri1 id_36
);
  wire id_39;
  assign id_24 = -1;
  module_0 modCall_1 (
      id_36,
      id_4,
      id_4,
      id_12,
      id_28
  );
  assign id_14 = id_18;
  assign id_19 = id_18;
  assign id_14 = id_32;
  logic [-1 : id_19] id_40, id_41, id_42;
  logic [id_29 : id_8] id_43;
  int id_44;
endmodule
