module  `mname`(
  input  a_msb,
  input  b_msb,
  input  diff_msb,
  input  is_signed,
  input  eq,

  output lte,
  output gte
);

logic lte_signed;
logic lte_unsigned;
logic gte_signed;
logic gte_unsigned;

assign lte_unsigned = (~(a_msb ^ b_msb) & diff_msb) |
                      (~a_msb & b_msb) |
                      eq;
assign lte_signed   = (~(a_msb ^ b_msb) & diff_msb) |
                      (a_msb & ~b_msb) |
                      eq;

assign gte_unsigned = (~(a_msb ^ b_msb) & ~diff_msb) |
                      (a_msb & ~b_msb);

assign gte_signed   = (~(a_msb ^ b_msb) & ~diff_msb) |
                      (~a_msb & b_msb);

assign lte = is_signed ? lte_signed : lte_unsigned;
assign gte = is_signed ? gte_signed : gte_unsigned;

endmodule
