#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 24 04:31:37 2020
# Process ID: 32071
# Current directory: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1
# Command line: vivado -log bd1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd1_wrapper.tcl -notrace
# Log file: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper.vdi
# Journal file: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source bd1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx1/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1467.441 ; gain = 54.703 ; free physical = 1867 ; free virtual = 9293
Command: link_design -top bd1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_SerializerAXI_0_0/bd1_SerializerAXI_0_0.dcp' for cell 'bd1_i/SerializerAXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0.dcp' for cell 'bd1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_ila_0_0/bd1_ila_0_0.dcp' for cell 'bd1_i/ila_0'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: bd1_i/ila_0 UUID: f16f7bbd-7cf7-5156-b438-7c3c4378f659 
Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0_board.xdc] for cell 'bd1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0_board.xdc] for cell 'bd1_i/clk_wiz_0/inst'
Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0.xdc] for cell 'bd1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2317.664 ; gain = 493.805 ; free physical = 1143 ; free virtual = 8569
Finished Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_clk_wiz_0_0/bd1_clk_wiz_0_0.xdc] for cell 'bd1_i/clk_wiz_0/inst'
Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bd1_i/ila_0/U0'
Finished Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bd1_i/ila_0/U0'
Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bd1_i/ila_0/U0'
Finished Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bd1_i/ila_0/U0'
Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.664 ; gain = 0.000 ; free physical = 1145 ; free virtual = 8571
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2317.664 ; gain = 850.223 ; free physical = 1145 ; free virtual = 8571
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.672 ; gain = 16.008 ; free physical = 1137 ; free virtual = 8563

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 16f8250e0

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2348.516 ; gain = 14.844 ; free physical = 1136 ; free virtual = 8562

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2490.328 ; gain = 0.000 ; free physical = 1674 ; free virtual = 8490
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1025602ad

Time (s): cpu = 00:02:15 ; elapsed = 00:02:38 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1674 ; free virtual = 8490

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 144d7606f

Time (s): cpu = 00:02:16 ; elapsed = 00:02:39 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 177f8261c

Time (s): cpu = 00:02:16 ; elapsed = 00:02:39 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 158b1dc55

Time (s): cpu = 00:02:16 ; elapsed = 00:02:39 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 904 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 158b1dc55

Time (s): cpu = 00:02:16 ; elapsed = 00:02:40 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 158b1dc55

Time (s): cpu = 00:02:16 ; elapsed = 00:02:40 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 158b1dc55

Time (s): cpu = 00:02:16 ; elapsed = 00:02:40 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              27  |                                             67  |
|  Constant propagation         |               0  |              88  |                                             50  |
|  Sweep                        |               0  |              46  |                                            904  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2490.328 ; gain = 0.000 ; free physical = 1676 ; free virtual = 8492
Ending Logic Optimization Task | Checksum: 1489e1841

Time (s): cpu = 00:02:16 ; elapsed = 00:02:40 . Memory (MB): peak = 2490.328 ; gain = 38.844 ; free physical = 1676 ; free virtual = 8492

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.537 | TNS=-53.281 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1563a186f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1663 ; free virtual = 8479
Ending Power Optimization Task | Checksum: 1563a186f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.031 ; gain = 170.703 ; free physical = 1669 ; free virtual = 8485

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1563a186f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1669 ; free virtual = 8485

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1669 ; free virtual = 8485
Ending Netlist Obfuscation Task | Checksum: 1914ba47c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1669 ; free virtual = 8485
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:49 . Memory (MB): peak = 2661.031 ; gain = 343.367 ; free physical = 1669 ; free virtual = 8485
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1669 ; free virtual = 8485
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1664 ; free virtual = 8482
INFO: [Common 17-1381] The checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd1_wrapper_drc_opted.rpt -pb bd1_wrapper_drc_opted.pb -rpx bd1_wrapper_drc_opted.rpx
Command: report_drc -file bd1_wrapper_drc_opted.rpt -pb bd1_wrapper_drc_opted.pb -rpx bd1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1661 ; free virtual = 8478
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a7f8bfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1661 ; free virtual = 8478
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1661 ; free virtual = 8478

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5de5a151

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1657 ; free virtual = 8474

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 621bf6a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1647 ; free virtual = 8464

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 621bf6a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1647 ; free virtual = 8464
Phase 1 Placer Initialization | Checksum: 621bf6a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1647 ; free virtual = 8464

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8c7c9224

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1645 ; free virtual = 8463

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1def2affc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453
Phase 2.2 Global Placement Core | Checksum: 125ca25d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453
Phase 2 Global Placement | Checksum: 125ca25d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190013056

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142c8f615

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 83bab246

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 86e4bad2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 9bbe33e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1636 ; free virtual = 8453

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1524239b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dc211354

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8451

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 122f2043b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8451

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13f6fccc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1634 ; free virtual = 8451
Phase 3 Detail Placement | Checksum: 13f6fccc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1634 ; free virtual = 8451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156b37202

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 156b37202

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.569. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5ef6117

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
Phase 4.1 Post Commit Optimization | Checksum: 1b5ef6117

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5ef6117

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5ef6117

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
Phase 4.4 Final Placement Cleanup | Checksum: 20992dbeb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20992dbeb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
Ending Placer Task | Checksum: 14908d058

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1633 ; free virtual = 8450
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1640 ; free virtual = 8458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1640 ; free virtual = 8458
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1628 ; free virtual = 8458
INFO: [Common 17-1381] The checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1631 ; free virtual = 8451
INFO: [runtcl-4] Executing : report_utilization -file bd1_wrapper_utilization_placed.rpt -pb bd1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2661.031 ; gain = 0.000 ; free physical = 1640 ; free virtual = 8459
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9646141b ConstDB: 0 ShapeSum: b2c2bc3d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 174b6fd04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2662.035 ; gain = 1.004 ; free physical = 1506 ; free virtual = 8326
Post Restoration Checksum: NetGraph: 7d07542f NumContArr: f7afa8d5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 174b6fd04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2662.035 ; gain = 1.004 ; free physical = 1475 ; free virtual = 8295

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 174b6fd04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2662.035 ; gain = 1.004 ; free physical = 1467 ; free virtual = 8286

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 174b6fd04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2662.035 ; gain = 1.004 ; free physical = 1467 ; free virtual = 8286
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c14f67d1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2670.031 ; gain = 9.000 ; free physical = 1459 ; free virtual = 8279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.645 | TNS=-54.662| WHS=-3.081 | THS=-834.242|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 95920f41

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2670.031 ; gain = 9.000 ; free physical = 1457 ; free virtual = 8277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.645 | TNS=-54.657| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fc4e70c8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2686.031 ; gain = 25.000 ; free physical = 1457 ; free virtual = 8277
Phase 2 Router Initialization | Checksum: 1703079f4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2686.031 ; gain = 25.000 ; free physical = 1457 ; free virtual = 8277

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2923
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2923
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9633744

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2686.031 ; gain = 25.000 ; free physical = 1449 ; free virtual = 8269
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_bd1_clk_wiz_0_0 | clk_out2_bd1_clk_wiz_0_0 |                                            bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D|
| clk_out1_bd1_clk_wiz_0_0 | clk_out2_bd1_clk_wiz_0_0 |bd1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_bd1_clk_wiz_0_0 | clk_out2_bd1_clk_wiz_0_0 |                                            bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D|
| clk_out1_bd1_clk_wiz_0_0 | clk_out2_bd1_clk_wiz_0_0 |                                            bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D|
| clk_out1_bd1_clk_wiz_0_0 | clk_out2_bd1_clk_wiz_0_0 |                                             bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.501| TNS=-142.768| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 200e98576

Time (s): cpu = 00:02:32 ; elapsed = 00:01:56 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 1419 ; free virtual = 8239

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
Phase 4.2 Global Iteration 1 | Checksum: 1c7a2c17e

Time (s): cpu = 00:13:30 ; elapsed = 00:11:38 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2640 ; free virtual = 9159
Phase 4 Rip-up And Reroute | Checksum: 1c7a2c17e

Time (s): cpu = 00:13:30 ; elapsed = 00:11:38 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2640 ; free virtual = 9159

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e80fd33f

Time (s): cpu = 00:13:31 ; elapsed = 00:11:38 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2642 ; free virtual = 9161
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.501| TNS=-142.768| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19e7daa7e

Time (s): cpu = 00:13:31 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2642 ; free virtual = 9161

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19e7daa7e

Time (s): cpu = 00:13:31 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2642 ; free virtual = 9161
Phase 5 Delay and Skew Optimization | Checksum: 19e7daa7e

Time (s): cpu = 00:13:31 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2642 ; free virtual = 9161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c38509b4

Time (s): cpu = 00:13:33 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2642 ; free virtual = 9161
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.501| TNS=-142.768| WHS=-3.162 | THS=-19.206|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: e59245a2

Time (s): cpu = 00:13:33 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164
Phase 6.1 Hold Fix Iter | Checksum: e59245a2

Time (s): cpu = 00:13:33 ; elapsed = 00:11:39 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.501| TNS=-142.768| WHS=-3.162 | THS=-19.206|

Phase 6.2 Additional Hold Fix | Checksum: e85d9786

Time (s): cpu = 00:13:34 ; elapsed = 00:11:40 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164
WARNING: [Route 35-468] The router encountered 16 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
	bd1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
	bd1_i/ila_0/U0/ila_core_inst/probeDelay1[2]_i_1/I1
	bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
	bd1_i/ila_0/U0/ila_core_inst/probeDelay1[0]_i_1/I1
	bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
	bd1_i/ila_0/U0/ila_core_inst/probeDelay1[4]_i_1/I1
	bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
	bd1_i/ila_0/U0/ila_core_inst/probeDelay1[3]_i_1/I1
	.. and 6 more pins.

Phase 6 Post Hold Fix | Checksum: d7210fd3

Time (s): cpu = 00:13:35 ; elapsed = 00:11:41 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.973543 %
  Global Horizontal Routing Utilization  = 1.16616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: bebe6099

Time (s): cpu = 00:13:35 ; elapsed = 00:11:41 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bebe6099

Time (s): cpu = 00:13:35 ; elapsed = 00:11:41 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a3645174

Time (s): cpu = 00:13:35 ; elapsed = 00:11:41 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164
WARNING: [Route 35-419] Router was unable to fix hold violation on pin bd1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin bd1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 11ced4b51

Time (s): cpu = 00:13:37 ; elapsed = 00:11:42 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.501| TNS=-142.768| WHS=-3.162 | THS=-19.206|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11ced4b51

Time (s): cpu = 00:13:37 ; elapsed = 00:11:42 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2645 ; free virtual = 9164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:37 ; elapsed = 00:11:42 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2672 ; free virtual = 9191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:41 ; elapsed = 00:11:45 . Memory (MB): peak = 3155.031 ; gain = 494.000 ; free physical = 2672 ; free virtual = 9191
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.031 ; gain = 0.000 ; free physical = 2672 ; free virtual = 9191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3155.031 ; gain = 0.000 ; free physical = 2658 ; free virtual = 9191
INFO: [Common 17-1381] The checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd1_wrapper_drc_routed.rpt -pb bd1_wrapper_drc_routed.pb -rpx bd1_wrapper_drc_routed.rpx
Command: report_drc -file bd1_wrapper_drc_routed.rpt -pb bd1_wrapper_drc_routed.pb -rpx bd1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd1_wrapper_methodology_drc_routed.rpt -pb bd1_wrapper_methodology_drc_routed.pb -rpx bd1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd1_wrapper_methodology_drc_routed.rpt -pb bd1_wrapper_methodology_drc_routed.pb -rpx bd1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/bd1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.031 ; gain = 0.000 ; free physical = 2664 ; free virtual = 9186
INFO: [runtcl-4] Executing : report_power -file bd1_wrapper_power_routed.rpt -pb bd1_wrapper_power_summary_routed.pb -rpx bd1_wrapper_power_routed.rpx
Command: report_power -file bd1_wrapper_power_routed.rpt -pb bd1_wrapper_power_summary_routed.pb -rpx bd1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd1_wrapper_route_status.rpt -pb bd1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd1_wrapper_timing_summary_routed.rpt -pb bd1_wrapper_timing_summary_routed.pb -rpx bd1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd1_wrapper_bus_skew_routed.rpt -pb bd1_wrapper_bus_skew_routed.pb -rpx bd1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force bd1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, bd1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], bd1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 24 04:48:31 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx1/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3155.043 ; gain = 0.000 ; free physical = 2603 ; free virtual = 9146
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 04:48:31 2020...
