0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x07
0x002d: mov_imm:
	regs[5] = 0xac68cd78, opcode= 0x03
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x07
0x005a: mov_imm:
	regs[5] = 0x5f465bc4, opcode= 0x03
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x006a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ab: mov_imm:
	regs[5] = 0xc058e4b6, opcode= 0x03
0x00b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00b4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x00d2: mov_imm:
	regs[5] = 0x8986d151, opcode= 0x03
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0105: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x010e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x011a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x011d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0126: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x012f: mov_imm:
	regs[5] = 0x1c48a6c7, opcode= 0x03
0x0135: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x07
0x013e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0141: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0144: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0150: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0153: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0156: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0159: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x015c: mov_imm:
	regs[5] = 0x6bdf0783, opcode= 0x03
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0168: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x016b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0174: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x017a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0180: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0183: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x07
0x018c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x018f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0192: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0198: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01a1: mov_imm:
	regs[5] = 0xf7aa95f7, opcode= 0x03
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01b0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x01b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01cb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01d1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x01d4: mov_imm:
	regs[5] = 0xee829dad, opcode= 0x03
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01e3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x01f2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x01f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x07
0x020d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0210: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0216: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0219: mov_imm:
	regs[5] = 0xbec56c8d, opcode= 0x03
0x0220: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x07
0x022e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0231: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0234: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0240: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0243: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0246: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0252: mov_imm:
	regs[5] = 0x6d3d5b49, opcode= 0x03
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x07
0x025e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x026a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0270: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0276: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0279: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x027c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x027f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0282: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x07
0x028e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0291: mov_imm:
	regs[5] = 0xeb7ab879, opcode= 0x03
0x0297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x029a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x029d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02be: mov_imm:
	regs[5] = 0x7a6466d7, opcode= 0x03
0x02c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02d0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x02d6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x02dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0300: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0304: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0309: mov_imm:
	regs[5] = 0x952ef2fe, opcode= 0x03
0x030f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0312: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x07
0x031b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x031e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x032a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0333: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0345: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x07
0x034e: mov_imm:
	regs[5] = 0x6d1d9c8b, opcode= 0x03
0x0354: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0357: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x035a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0360: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0366: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x036f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0378: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x037c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0384: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x07
0x038d: mov_imm:
	regs[5] = 0x567345c9, opcode= 0x03
0x0393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0399: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x039c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03b1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ba: mov_imm:
	regs[5] = 0xcbd80c5d, opcode= 0x03
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03c3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x03c6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x03cc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03db: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03f0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x03f3: mov_imm:
	regs[5] = 0xb478be84, opcode= 0x03
0x03f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03fc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x03ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0408: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x040b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x040e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0417: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x041a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x041d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0420: mov_imm:
	regs[5] = 0x10ed6888, opcode= 0x03
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x07
0x042c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0435: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0438: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0444: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x044a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0453: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x045c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0468: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x046b: mov_imm:
	regs[5] = 0xc8620a72, opcode= 0x03
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0498: mov_imm:
	regs[5] = 0x5a10bd9b, opcode= 0x03
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04a1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x04a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x04b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04c2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x04d7: mov_imm:
	regs[5] = 0x829e7757, opcode= 0x03
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x04e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x07
0x050a: mov_imm:
	regs[5] = 0xc69525ba, opcode= 0x03
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x051c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0522: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0525: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x053d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0549: mov_imm:
	regs[5] = 0xa48cdd6c, opcode= 0x03
0x054f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0576: mov_imm:
	regs[5] = 0xba5ad20d, opcode= 0x03
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0585: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0588: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x07
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x059d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x05b5: mov_imm:
	regs[5] = 0x75dc579, opcode= 0x03
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x05c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x05ee: mov_imm:
	regs[5] = 0xc274f06d, opcode= 0x03
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0603: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0606: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x060c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0612: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0615: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x061e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x07
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0630: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0633: mov_imm:
	regs[5] = 0x6f77bf67, opcode= 0x03
0x0639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x063c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x063f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0642: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x07
0x064e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0651: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x07
0x065a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x065d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0660: mov_imm:
	regs[5] = 0x7214ff3f, opcode= 0x03
0x0666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0669: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x066c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0672: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0678: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x067b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x067e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0684: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x07
0x068d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0690: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0693: mov_imm:
	regs[5] = 0x716b936a, opcode= 0x03
0x0699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x069c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x06cc: mov_imm:
	regs[5] = 0xaa31574a, opcode= 0x03
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ea: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x06f0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x06f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0708: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x070b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0714: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0717: mov_imm:
	regs[5] = 0x5ac3c2f, opcode= 0x03
0x071d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0720: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0723: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0726: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0729: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x072c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x072f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0735: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0738: mov_imm:
	regs[5] = 0x5754df9, opcode= 0x03
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x074a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0750: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0762: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0768: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x076b: mov_imm:
	regs[5] = 0x1f5e13ea, opcode= 0x03
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0777: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x078c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x078f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0798: mov_imm:
	regs[5] = 0x9ef09463, opcode= 0x03
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x07d7: mov_imm:
	regs[5] = 0x87cb6cd8, opcode= 0x03
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x07
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0810: mov_imm:
	regs[5] = 0x94482c8e, opcode= 0x03
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0837: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0840: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0846: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0849: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0852: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0855: mov_imm:
	regs[5] = 0xcd6a86ed, opcode= 0x03
0x085b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x085e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0861: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x07
0x086a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x086d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x087c: mov_imm:
	regs[5] = 0xa43cb60f, opcode= 0x03
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0888: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x088b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x088e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0894: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x089a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x089d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08b2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08b8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x08bb: mov_imm:
	regs[5] = 0x9e6b0758, opcode= 0x03
0x08c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x08c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x08dc: mov_imm:
	regs[5] = 0x588ee925, opcode= 0x03
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0900: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x090f: mov_imm:
	regs[5] = 0xabadac1, opcode= 0x03
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x07
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0924: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0927: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x092a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x092d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0930: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0933: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0936: mov_imm:
	regs[5] = 0x91f5d064, opcode= 0x03
0x093c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x093f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0942: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0948: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x094e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0951: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0954: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0957: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x095a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x095d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0960: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0963: mov_imm:
	regs[5] = 0x820084dd, opcode= 0x03
0x0969: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0972: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0975: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x07
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0987: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x098a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0993: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x07
0x099c: mov_imm:
	regs[5] = 0xe40e8006, opcode= 0x03
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09b4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09d8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x09db: mov_imm:
	regs[5] = 0x3c75aa44, opcode= 0x03
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x09f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a0b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a11: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a14: mov_imm:
	regs[5] = 0xa05b9cd9, opcode= 0x03
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a1d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a4a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a53: mov_imm:
	regs[5] = 0x2b3d06ac, opcode= 0x03
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a62: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a7d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a92: mov_imm:
	regs[5] = 0xe2d34b48, opcode= 0x03
0x0a98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a9b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0abc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ac0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ac5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ac8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0acb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ad7: mov_imm:
	regs[5] = 0xdbce238d, opcode= 0x03
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0af8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0afb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b07: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b0a: mov_imm:
	regs[5] = 0x36010447, opcode= 0x03
0x0b10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b13: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b1c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b22: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b28: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b2b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b34: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b3a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b43: mov_imm:
	regs[5] = 0x4c101be0, opcode= 0x03
0x0b49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b6a: mov_imm:
	regs[5] = 0xe79b0539, opcode= 0x03
0x0b70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b73: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b76: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b82: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b8e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ba0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ba9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bb5: mov_imm:
	regs[5] = 0xc2c4b1da, opcode= 0x03
0x0bbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bbe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0bc1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0bc4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0bc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bd9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0be2: mov_imm:
	regs[5] = 0x6c995ad1, opcode= 0x03
0x0be8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bfa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c00: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c09: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c18: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c1e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c21: mov_imm:
	regs[5] = 0x3658e0ff, opcode= 0x03
0x0c27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c33: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c36: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c45: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c4b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c4e: mov_imm:
	regs[5] = 0xbe05c484, opcode= 0x03
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c5d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c60: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c72: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c75: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c84: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c90: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c99: mov_imm:
	regs[5] = 0x94470c30, opcode= 0x03
0x0c9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ca2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ca5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ca8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cb1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cb7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0cba: mov_imm:
	regs[5] = 0xbf1cf3ec, opcode= 0x03
0x0cc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cc3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0cc6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ccc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cdb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ce4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ced: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cf0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cf6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0cf9: mov_imm:
	regs[5] = 0x30f19d44, opcode= 0x03
0x0cff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d02: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d0e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d17: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d1d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d26: mov_imm:
	regs[5] = 0x5844a490, opcode= 0x03
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d35: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d38: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d44: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d56: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d5c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d5f: mov_imm:
	regs[5] = 0x6d6e8d6a, opcode= 0x03
0x0d65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d6e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d71: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d74: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d83: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d89: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d92: mov_imm:
	regs[5] = 0x2577f83e, opcode= 0x03
0x0d98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d9b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d9e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0da4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0dad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0db0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0dbc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dc2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0dc5: mov_imm:
	regs[5] = 0x9445f707, opcode= 0x03
0x0dcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0de6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0def: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0df2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0df5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dfe: mov_imm:
	regs[5] = 0x57222458, opcode= 0x03
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e0d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e10: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e16: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e25: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e3d: mov_imm:
	regs[5] = 0xa6bedd87, opcode= 0x03
0x0e43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e4c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e4f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e58: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e67: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e6a: mov_imm:
	regs[5] = 0x475afdf, opcode= 0x03
0x0e70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e73: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e7c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e82: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e85: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e9d: mov_imm:
	regs[5] = 0x2557b8a7, opcode= 0x03
0x0ea3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ea6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ea9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0eac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0eaf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ebb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ecd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0ed0: mov_imm:
	regs[5] = 0x6df9a212, opcode= 0x03
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0ee8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0efd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f12: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f1b: mov_imm:
	regs[5] = 0xf2d1aa83, opcode= 0x03
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f33: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f39: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f3c: mov_imm:
	regs[5] = 0x6060ce5d, opcode= 0x03
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f4b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f4e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f5d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f7b: mov_imm:
	regs[5] = 0xa2c91e08, opcode= 0x03
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f8a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fa5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0fa8: mov_imm:
	regs[5] = 0xf9211edd, opcode= 0x03
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fb7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0fc6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fd8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fe7: mov_imm:
	regs[5] = 0xfec5b3d, opcode= 0x03
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ffc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1005: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1008: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x100b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x100e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x07
0x101a: mov_imm:
	regs[5] = 0x42fa9b49, opcode= 0x03
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1026: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1029: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x102c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1032: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x103b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x103e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1041: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x07
0x104d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1050: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1053: mov_imm:
	regs[5] = 0xfab934c1, opcode= 0x03
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x105c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x07
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1077: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x107a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x107d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1080: mov_imm:
	regs[5] = 0xd4ceb063, opcode= 0x03
0x1086: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1089: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x108c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1098: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x109e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x10bf: mov_imm:
	regs[5] = 0xcde02ec0, opcode= 0x03
0x10c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10c8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x10cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10e3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x10e6: mov_imm:
	regs[5] = 0x6cb76aee, opcode= 0x03
0x10ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1104: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x110a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1110: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1113: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x111f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1125: mov_imm:
	regs[5] = 0x26775e91, opcode= 0x03
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1131: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x07
0x113a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x113d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1146: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x114f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1158: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1161: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1164: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1167: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x116a: mov_imm:
	regs[5] = 0xbe212eb5, opcode= 0x03
0x1170: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1173: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x07
0x117c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1188: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x118e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1191: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1194: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x07
0x119d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11a6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11af: mov_imm:
	regs[5] = 0x3e6c1b28, opcode= 0x03
0x11b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11b8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x11bb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11be: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11cd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x11d0: mov_imm:
	regs[5] = 0x7951391d, opcode= 0x03
0x11d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11d9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11e8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x11ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1200: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1209: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x120c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x120f: mov_imm:
	regs[5] = 0x309b27d1, opcode= 0x03
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x07
0x121b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x121e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1221: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1224: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x07
0x122d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1230: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1233: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1236: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1242: mov_imm:
	regs[5] = 0xd922b4d9, opcode= 0x03
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x07
0x124e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1251: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1254: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x125a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1260: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1263: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1266: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1269: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x126c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x126f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1272: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x07
0x127b: mov_imm:
	regs[5] = 0x370c44b1, opcode= 0x03
0x1281: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1290: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1293: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x07
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x129f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x12a8: mov_imm:
	regs[5] = 0x5378293f, opcode= 0x03
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x12e7: mov_imm:
	regs[5] = 0xb66da32d, opcode= 0x03
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1308: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x130b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x130e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1317: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1320: mov_imm:
	regs[5] = 0xa2da991, opcode= 0x03
0x1326: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1329: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x132c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1332: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x07
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1353: mov_imm:
	regs[5] = 0x709a90f3, opcode= 0x03
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x07
0x136e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1377: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x137a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1389: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x138c: mov_imm:
	regs[5] = 0xd64306a4, opcode= 0x03
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1398: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x13a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13cb: mov_imm:
	regs[5] = 0x2e425371, opcode= 0x03
0x13d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x13dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13ef: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x13f2: mov_imm:
	regs[5] = 0xf8fb6de2, opcode= 0x03
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1410: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1413: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1416: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1419: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x141c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1425: mov_imm:
	regs[5] = 0xf711230c, opcode= 0x03
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x143a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x143d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1446: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1452: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x07
0x145b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1464: mov_imm:
	regs[5] = 0x6833a50c, opcode= 0x03
0x146a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x146d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1470: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1476: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x147c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x147f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1482: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1485: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1488: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x07
0x149d: mov_imm:
	regs[5] = 0x4056b84b, opcode= 0x03
0x14a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x14aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14cd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x14d0: mov_imm:
	regs[5] = 0xf7e9c861, opcode= 0x03
0x14d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14d9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x14dc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x14e2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x14e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1506: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1509: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x150c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1515: mov_imm:
	regs[5] = 0xf0d09c27, opcode= 0x03
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1524: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1527: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x152a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x152d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1530: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1533: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1536: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1539: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1542: mov_imm:
	regs[5] = 0x6a7f0ac4, opcode= 0x03
0x1548: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x154b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x154e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x155d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x156c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1575: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1578: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x157b: mov_imm:
	regs[5] = 0xcd193362, opcode= 0x03
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1587: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x158a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x158d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1590: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x159f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ae: mov_imm:
	regs[5] = 0x7e65effc, opcode= 0x03
0x15b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x15ba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x15c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f3: mov_imm:
	regs[5] = 0xf35d5ddc, opcode= 0x03
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1611: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1614: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x161a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x161d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1620: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1623: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1626: mov_imm:
	regs[5] = 0x728bc190, opcode= 0x03
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x162f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1632: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1638: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x163e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1641: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1644: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1647: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x164a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1659: mov_imm:
	regs[5] = 0x57fda297, opcode= 0x03
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x07
0x167d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1689: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x168c: mov_imm:
	regs[5] = 0x8fb8887f, opcode= 0x03
0x1692: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x07
0x169e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x16a4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16bc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x16bf: mov_imm:
	regs[5] = 0x84825f5c, opcode= 0x03
0x16c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16c8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x16cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16e9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x16ec: mov_imm:
	regs[5] = 0xdfcad932, opcode= 0x03
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16fb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x172b: mov_imm:
	regs[5] = 0x1bcf395f, opcode= 0x03
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1743: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x07
0x174c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1755: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x175b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1764: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1770: mov_imm:
	regs[5] = 0xea61073c, opcode= 0x03
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1794: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17ac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x17af: mov_imm:
	regs[5] = 0xd29fcf02, opcode= 0x03
0x17b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17b8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x17bb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17dc: mov_imm:
	regs[5] = 0xa754b1e3, opcode= 0x03
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17f1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x17f4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1800: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1806: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1809: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x180c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1815: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1818: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1821: mov_imm:
	regs[5] = 0x24329011, opcode= 0x03
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x07
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x183f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x184e: mov_imm:
	regs[5] = 0x76165ce1, opcode= 0x03
0x1854: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1866: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x186c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x186f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1872: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1875: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1878: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x187b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1881: mov_imm:
	regs[5] = 0xed1973d1, opcode= 0x03
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x188d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x189c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x189f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x18ae: mov_imm:
	regs[5] = 0x2646f2e3, opcode= 0x03
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18c6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x18ed: mov_imm:
	regs[5] = 0xcc479bc2, opcode= 0x03
0x18f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1902: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1911: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1914: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x191a: mov_imm:
	regs[5] = 0xf1dc63f2, opcode= 0x03
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1926: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1929: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x192c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1932: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1938: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x07
0x194a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x194d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1950: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1953: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1959: mov_imm:
	regs[5] = 0xe7ba7ca9, opcode= 0x03
0x195f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1962: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1965: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x07
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1980: mov_imm:
	regs[5] = 0x5695396f, opcode= 0x03
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x07
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x198f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x19c5: mov_imm:
	regs[5] = 0x126fa143, opcode= 0x03
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19ef: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x19f2: mov_imm:
	regs[5] = 0x12ef10a1, opcode= 0x03
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a04: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a16: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a2e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a31: mov_imm:
	regs[5] = 0xcb46e7bb, opcode= 0x03
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a49: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a5b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a61: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a64: mov_imm:
	regs[5] = 0xd8c5930c, opcode= 0x03
0x1a6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a6d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a70: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a7c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1a82: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a85: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a94: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a97: mov_imm:
	regs[5] = 0xf92576b1, opcode= 0x03
0x1a9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1aa0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1aa3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aa6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1aa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1aac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1abe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ac1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aca: mov_imm:
	regs[5] = 0x7de50666, opcode= 0x03
0x1ad0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ae2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1ae8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1aeb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1af1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1af4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1af7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1afa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1afd: mov_imm:
	regs[5] = 0x7a68aa3d, opcode= 0x03
0x1b03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b0c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b0f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b12: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b21: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b2e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1b36: mov_imm:
	regs[5] = 0xcb2a9d16, opcode= 0x03
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b60: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b6c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b6f: mov_imm:
	regs[5] = 0x428850ed, opcode= 0x03
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b7e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b81: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b84: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b93: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ba8: mov_imm:
	regs[5] = 0x372bf6b9, opcode= 0x03
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bba: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1bcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1bdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bde: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1be1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1be4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1be7: mov_imm:
	regs[5] = 0xaa5745cb, opcode= 0x03
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c17: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c1a: mov_imm:
	regs[5] = 0x8bf1fde5, opcode= 0x03
0x1c20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c23: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1c2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1c32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c35: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c47: mov_imm:
	regs[5] = 0xdb18f09, opcode= 0x03
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c59: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c7a: mov_imm:
	regs[5] = 0xedcecf22, opcode= 0x03
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1c92: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ca7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1caa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1cb9: mov_imm:
	regs[5] = 0x90a43867, opcode= 0x03
0x1cbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cc8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ccb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cd7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cdd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ce0: mov_imm:
	regs[5] = 0xff296876, opcode= 0x03
0x1ce6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ce9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1cf2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d1c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d1f: mov_imm:
	regs[5] = 0x570b56bc, opcode= 0x03
0x1d25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d49: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d55: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d58: mov_imm:
	regs[5] = 0xcfbda237, opcode= 0x03
0x1d5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d61: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d64: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d8e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d91: mov_imm:
	regs[5] = 0x3d8deb1d, opcode= 0x03
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1da0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1db5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1db8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1dbb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dc7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd0: mov_imm:
	regs[5] = 0x6d333a26, opcode= 0x03
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dd9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ddc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1de2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1df1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1df4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1df7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e00: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e0c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e0f: mov_imm:
	regs[5] = 0xfd21708b, opcode= 0x03
0x1e15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e18: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e33: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e42: mov_imm:
	regs[5] = 0x9e832583, opcode= 0x03
0x1e48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e4b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e4e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e5a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e81: mov_imm:
	regs[5] = 0xd5a84c1f, opcode= 0x03
0x1e87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e8a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e93: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ea2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1eae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1eb1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eba: mov_imm:
	regs[5] = 0x9e494d45, opcode= 0x03
0x1ec0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ec3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ec6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ed5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1ef3: mov_imm:
	regs[5] = 0xfb6c7e19, opcode= 0x03
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f2c: mov_imm:
	regs[5] = 0x5692c083, opcode= 0x03
0x1f32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f35: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f62: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f74: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1f77: mov_imm:
	regs[5] = 0xd0c5b153, opcode= 0x03
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f83: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f95: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1faa: mov_imm:
	regs[5] = 0x2bd0b978, opcode= 0x03
0x1fb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1fbc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1fc2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1fc8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fcb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fda: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fe0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe9: mov_imm:
	regs[5] = 0xd8ea6b71, opcode= 0x03
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ff8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ffb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2004: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2007: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x200d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2010: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2013: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x07
0x201c: mov_imm:
	regs[5] = 0x66993504, opcode= 0x03
0x2022: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x07
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x202e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x07
0x203a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2040: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2046: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2049: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x07
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2061: mov_imm:
	regs[5] = 0x9f8f4ced, opcode= 0x03
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x07
0x206d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2070: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2073: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2082: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2091: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x07
0x209a: mov_imm:
	regs[5] = 0xe4619391, opcode= 0x03
0x20a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20a3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x20c7: mov_imm:
	regs[5] = 0xcfcfc555, opcode= 0x03
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20f1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x20f4: mov_imm:
	regs[5] = 0x8ca4991d, opcode= 0x03
0x20fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20fd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2100: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2106: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2112: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x07
0x211b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x211e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2121: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2124: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212d: mov_imm:
	regs[5] = 0x720d72e3, opcode= 0x03
0x2133: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x213c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x213f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2142: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2145: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x07
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2151: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2154: mov_imm:
	regs[5] = 0x8fcf2b7f, opcode= 0x03
0x215a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x215d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2166: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x216c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2172: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2175: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x217b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2187: mov_imm:
	regs[5] = 0xb0cbae2b, opcode= 0x03
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2190: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2193: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2197: jmp_imm:
	pc += 0x1, opcode= 0x07
0x219c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x219f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21b1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ba: mov_imm:
	regs[5] = 0x8fa4b844, opcode= 0x03
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x21cc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x21d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21db: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21f0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21f9: mov_imm:
	regs[5] = 0x6cb3ea1f, opcode= 0x03
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2205: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x07
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2214: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2217: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2223: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x07
0x222c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x222f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2232: mov_imm:
	regs[5] = 0x487e2212, opcode= 0x03
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x224a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2259: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x225c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x225f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2268: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x226b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2274: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2277: mov_imm:
	regs[5] = 0xaae72bdb, opcode= 0x03
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2283: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x07
0x228c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2298: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x229b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x229e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22a1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x22a4: mov_imm:
	regs[5] = 0x948c2c13, opcode= 0x03
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x22b6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x22bc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x22c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22d4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22dd: mov_imm:
	regs[5] = 0x67b39a18, opcode= 0x03
0x22e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22e6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22ef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2301: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x230d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2310: mov_imm:
	regs[5] = 0x504b55ca, opcode= 0x03
0x2316: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2319: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x231c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2322: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2328: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x232b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x232e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2334: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x07
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2340: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2343: mov_imm:
	regs[5] = 0xbdd25c43, opcode= 0x03
0x2349: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x234c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2355: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x07
0x235e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2361: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x07
0x236a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x236d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2376: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2379: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2382: mov_imm:
	regs[5] = 0x9dedb9b2, opcode= 0x03
0x2388: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x23a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23b2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23cd: mov_imm:
	regs[5] = 0x4f6f36fc, opcode= 0x03
0x23d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x23df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x23e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23f7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x23fa: mov_imm:
	regs[5] = 0x82c04168, opcode= 0x03
0x2400: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2403: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2406: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x240c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2412: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2415: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2418: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x241b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x241e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2421: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2424: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2427: mov_imm:
	regs[5] = 0x3757ba36, opcode= 0x03
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2433: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2436: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x243f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2442: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2445: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2448: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x244b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x244e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2451: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2454: mov_imm:
	regs[5] = 0xa4d11776, opcode= 0x03
0x245a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2460: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2466: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x246c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x246f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2472: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2475: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2481: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2484: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x07
0x248d: mov_imm:
	regs[5] = 0x15164b38, opcode= 0x03
0x2493: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2496: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2499: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x24ba: mov_imm:
	regs[5] = 0xc7b1c942, opcode= 0x03
0x24c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x24cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24de: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x24e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ff: mov_imm:
	regs[5] = 0x93315e66, opcode= 0x03
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x07
0x250e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2511: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x07
0x251a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x251d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2520: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2523: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x252c: mov_imm:
	regs[5] = 0x791e4d60, opcode= 0x03
0x2532: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2535: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2538: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x254a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x254d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2550: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2553: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2556: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2559: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2565: mov_imm:
	regs[5] = 0xe2383459, opcode= 0x03
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2592: mov_imm:
	regs[5] = 0xd21fe0b7, opcode= 0x03
0x2598: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x259e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x25a4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x25aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25c2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ce: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x25d1: mov_imm:
	regs[5] = 0x780fed04, opcode= 0x03
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2604: mov_imm:
	regs[5] = 0x10a867ea, opcode= 0x03
0x260a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x07
0x262e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x07
0x263a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2643: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2646: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x264f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2652: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2655: mov_imm:
	regs[5] = 0xabf8f811, opcode= 0x03
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2664: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x07
0x266d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2676: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2679: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x267c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x267f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2682: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2685: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x07
0x268e: mov_imm:
	regs[5] = 0x8c1ca85f, opcode= 0x03
0x2694: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2697: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x269a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x26ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26bb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26d6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x26d9: mov_imm:
	regs[5] = 0xeb61ce64, opcode= 0x03
0x26df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26e8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x26eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2703: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2706: mov_imm:
	regs[5] = 0x3f2c0c2d, opcode= 0x03
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2712: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x07
0x271b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x271e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2724: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x272a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2733: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2736: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x273f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2748: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x274b: mov_imm:
	regs[5] = 0x7362c9a4, opcode= 0x03
0x2751: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2754: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2757: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x275a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x275e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2763: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2772: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2775: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2778: mov_imm:
	regs[5] = 0xda4090d5, opcode= 0x03
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2784: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x07
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27c3: mov_imm:
	regs[5] = 0x77f9bb83, opcode= 0x03
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27d8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27f9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x27fc: mov_imm:
	regs[5] = 0x680f4e6b, opcode= 0x03
0x2802: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2805: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2808: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2814: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x281a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2823: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x282f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2832: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2835: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2838: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2841: mov_imm:
	regs[5] = 0xc8d7e1b5, opcode= 0x03
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x07
0x284d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2850: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2859: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x285c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2865: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2868: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2871: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2874: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x07
0x287d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2880: mov_imm:
	regs[5] = 0x6dcc7f42, opcode= 0x03
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x07
0x288c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x288f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2892: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2898: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x289e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x28b3: mov_imm:
	regs[5] = 0x363c7d65, opcode= 0x03
0x28b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28d7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x28da: mov_imm:
	regs[5] = 0xb40d9e3d, opcode= 0x03
0x28e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28e3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x28e6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2907: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x290a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2913: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2916: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2919: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x291c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x291f: mov_imm:
	regs[5] = 0xdb49f446, opcode= 0x03
0x2925: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2928: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2931: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2934: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2937: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x293a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x293d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2940: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2943: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x07
0x294c: mov_imm:
	regs[5] = 0xe2801bcf, opcode= 0x03
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2958: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x295b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x295e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2964: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x296a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2973: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2976: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2979: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x297c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2985: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x07
0x298e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2991: mov_imm:
	regs[5] = 0x14020767, opcode= 0x03
0x2997: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x299a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x299d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29bb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x29be: mov_imm:
	regs[5] = 0x18ebd2a3, opcode= 0x03
0x29c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x29ca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x29d0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x29d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29ee: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x29f1: mov_imm:
	regs[5] = 0x31ddc8c3, opcode= 0x03
0x29f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29fa: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x29fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a00: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a0f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a15: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a18: mov_imm:
	regs[5] = 0xe7d4ee19, opcode= 0x03
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a27: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a30: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2a36: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a54: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a5a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a5d: mov_imm:
	regs[5] = 0xaa607c15, opcode= 0x03
0x2a64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a72: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a75: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a78: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a87: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a8d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a96: mov_imm:
	regs[5] = 0xd858ea32, opcode= 0x03
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aa2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aa5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2aa8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ab4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2aba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2abd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ac9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2acc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2acf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ad8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2adb: mov_imm:
	regs[5] = 0xc8d69b7, opcode= 0x03
0x2ae1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ae4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ae7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2aea: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2aed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2af0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2af3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2af6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2af9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2afc: mov_imm:
	regs[5] = 0xa76ecf27, opcode= 0x03
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b0b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b0e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2b14: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2b1a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b1d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b32: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b38: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b41: mov_imm:
	regs[5] = 0x84438d08, opcode= 0x03
0x2b47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b50: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b65: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b6b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b6e: mov_imm:
	regs[5] = 0xadbaefb8, opcode= 0x03
0x2b74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b77: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2b80: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2b86: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b9e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ba7: mov_imm:
	regs[5] = 0x5f47aac6, opcode= 0x03
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bb0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2bb3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bc5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bcb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2bce: mov_imm:
	regs[5] = 0xcaed8dbb, opcode= 0x03
0x2bd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bdd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2be0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2be6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2bec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bfe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c0a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c13: mov_imm:
	regs[5] = 0x36e7740c, opcode= 0x03
0x2c19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c22: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c25: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c28: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c31: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c3d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c40: mov_imm:
	regs[5] = 0xd22592ec, opcode= 0x03
0x2c46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c49: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c4c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c52: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c5e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c61: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c6a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c70: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c73: mov_imm:
	regs[5] = 0x2101f014, opcode= 0x03
0x2c79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c82: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c85: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c88: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c97: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c9a: mov_imm:
	regs[5] = 0x3043cbd3, opcode= 0x03
0x2ca0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ccd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cd0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2cd3: mov_imm:
	regs[5] = 0x214ce25d, opcode= 0x03
0x2cd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cdc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2cdf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ce2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ce5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cf1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cf7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2cfa: mov_imm:
	regs[5] = 0x8e0ddd98, opcode= 0x03
0x2d00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d03: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d0c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d12: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d18: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d1b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d36: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d45: mov_imm:
	regs[5] = 0xce32982a, opcode= 0x03
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d5a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d5d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d60: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d6f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d72: mov_imm:
	regs[5] = 0xb0f24c75, opcode= 0x03
0x2d78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d7b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d7e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d84: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d93: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2da5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dae: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2db1: mov_imm:
	regs[5] = 0x11a9889b, opcode= 0x03
0x2db7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dc0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2dc3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2dc6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2dc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2dcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dcf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ddb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2dde: mov_imm:
	regs[5] = 0x951110d1, opcode= 0x03
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ded: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2df0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2df6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e02: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e05: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e14: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e17: mov_imm:
	regs[5] = 0xa18562e9, opcode= 0x03
0x2e1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e20: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e26: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e35: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e44: mov_imm:
	regs[5] = 0xdc656306, opcode= 0x03
0x2e4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e4d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e50: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2e5c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e68: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e71: mov_imm:
	regs[5] = 0x400298ab, opcode= 0x03
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2eaa: mov_imm:
	regs[5] = 0x398edd12, opcode= 0x03
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ebf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ec2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ec8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2ece: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ed1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2edd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ee0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ee3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ee6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ee9: mov_imm:
	regs[5] = 0x17c6a6bc, opcode= 0x03
0x2eef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ef2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ef5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ef8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f10: mov_imm:
	regs[5] = 0x94b31fa, opcode= 0x03
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f19: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f1c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2f28: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f2b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f3a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f43: mov_imm:
	regs[5] = 0xee4f71e3, opcode= 0x03
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f55: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f58: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f6d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f76: mov_imm:
	regs[5] = 0xd442a8c4, opcode= 0x03
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fa0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2faf: mov_imm:
	regs[5] = 0x769484a4, opcode= 0x03
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fbe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fd9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fdf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2fe2: mov_imm:
	regs[5] = 0x801398d, opcode= 0x03
0x2fe8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2feb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2fee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ff4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2ffa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3003: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3006: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x300a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x300f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3012: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x07
0x301b: mov_imm:
	regs[5] = 0x7350fd5f, opcode= 0x03
0x3021: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3024: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3030: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3033: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x07
0x303c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x303f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x07
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x304e: mov_imm:
	regs[5] = 0xd951020, opcode= 0x03
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x07
0x305a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x305d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3060: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3066: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3084: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3087: mov_imm:
	regs[5] = 0x394e8161, opcode= 0x03
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3096: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3099: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x30b4: mov_imm:
	regs[5] = 0x80d3b40c, opcode= 0x03
0x30ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30bd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x30cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x30e7: mov_imm:
	regs[5] = 0xb6b6530e, opcode= 0x03
0x30ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30f0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x30f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3102: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3105: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3108: mov_imm:
	regs[5] = 0xf245529, opcode= 0x03
0x310e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3111: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x07
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3120: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x07
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x312f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3141: mov_imm:
	regs[5] = 0xf5f38d8c, opcode= 0x03
0x3147: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x314a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x314d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3150: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3153: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3156: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3159: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x315c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x315f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3162: mov_imm:
	regs[5] = 0x9214bbd, opcode= 0x03
0x3168: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x316b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x316e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x07
0x317a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3180: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31a7: mov_imm:
	regs[5] = 0x620cec53, opcode= 0x03
0x31ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x31b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31cb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31d4: mov_imm:
	regs[5] = 0x727d9441, opcode= 0x03
0x31da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31dd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x31ec: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x31f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31f5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3204: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x07
0x320d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3210: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3213: mov_imm:
	regs[5] = 0xc83a0f1a, opcode= 0x03
0x3219: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x321c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x321f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3222: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x07
0x322b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3234: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3237: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3246: mov_imm:
	regs[5] = 0x8e64c887, opcode= 0x03
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3258: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x325e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3261: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x07
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3270: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x07
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x327f: mov_imm:
	regs[5] = 0xa0217857, opcode= 0x03
0x3285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3288: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x328b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3294: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x07
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x32b2: mov_imm:
	regs[5] = 0x774726f4, opcode= 0x03
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32ca: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x32dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32df: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x32f7: mov_imm:
	regs[5] = 0xf660b273, opcode= 0x03
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3306: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x330c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x332a: mov_imm:
	regs[5] = 0x241f729a, opcode= 0x03
0x3330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3333: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3342: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3348: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x334b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x335d: mov_imm:
	regs[5] = 0x779d90a5, opcode= 0x03
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3366: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3369: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x336c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x336f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x07
0x338d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3390: mov_imm:
	regs[5] = 0x3cc67d1d, opcode= 0x03
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x33d5: mov_imm:
	regs[5] = 0xf91dfd9, opcode= 0x03
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33f3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x33f6: mov_imm:
	regs[5] = 0xf4237046, opcode= 0x03
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33ff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3402: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3408: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x340e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3411: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x07
0x341d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3426: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3435: mov_imm:
	regs[5] = 0xf56815ac, opcode= 0x03
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3450: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x345c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x345f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3465: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x07
0x346e: mov_imm:
	regs[5] = 0x7b15598f, opcode= 0x03
0x3474: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3477: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x347a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x07
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34aa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34b3: mov_imm:
	regs[5] = 0xec2f56a9, opcode= 0x03
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34e3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x34e6: mov_imm:
	regs[5] = 0x2bf5dbc6, opcode= 0x03
0x34ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34f5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3513: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3516: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3528: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x352b: mov_imm:
	regs[5] = 0xe7f1b946, opcode= 0x03
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3540: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3543: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3546: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3549: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3558: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3561: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3564: mov_imm:
	regs[5] = 0x19f1296f, opcode= 0x03
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3573: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3576: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3582: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35a6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x35a9: mov_imm:
	regs[5] = 0x5ddeb088, opcode= 0x03
0x35af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35cd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x35d0: mov_imm:
	regs[5] = 0xd4410995, opcode= 0x03
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35d9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3606: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3609: mov_imm:
	regs[5] = 0xaf2c6ed4, opcode= 0x03
0x360f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3615: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3618: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3627: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3636: mov_imm:
	regs[5] = 0x41277e2, opcode= 0x03
0x363c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x363f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3642: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3648: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x364e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3651: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x07
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x366f: mov_imm:
	regs[5] = 0xcf69cbfb, opcode= 0x03
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x367b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x367e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3684: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3687: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3696: mov_imm:
	regs[5] = 0xefc59bd9, opcode= 0x03
0x369c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x369f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x36a2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x36a8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x36ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x36c9: mov_imm:
	regs[5] = 0x9c41f8ee, opcode= 0x03
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36d8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x36db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36f9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x36fc: mov_imm:
	regs[5] = 0x98de834, opcode= 0x03
0x3702: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x07
0x370b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3714: mov_imm:
	regs[30] = 0xb719a399, opcode= 0x03
0x371a: mov_imm:
	regs[31] = 0x84eb4c77, opcode= 0x03
0x3720: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3729: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
