--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw3_9816603/Q2/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml m_counter.twx m_counter.ncd -o
m_counter.twr m_counter.pcf -ucf m_counter.ucf

Design file:              m_counter.ncd
Physical constraint file: m_counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Pulse1000   |    1.207(R)|      SLOW  |    0.140(R)|      SLOW  |Clock_BUFGP       |   0.000|
Pulse2000   |    1.230(R)|      SLOW  |    0.174(R)|      SLOW  |Clock_BUFGP       |   0.000|
Pulse5000   |    2.079(R)|      SLOW  |   -0.789(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset       |    1.862(R)|      SLOW  |    0.097(R)|      SLOW  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Out         |        19.176(R)|      SLOW  |         6.954(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<0>   |         6.684(R)|      SLOW  |         3.394(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<1>   |         6.820(R)|      SLOW  |         3.463(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<2>   |         6.788(R)|      SLOW  |         3.443(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<3>   |         6.639(R)|      SLOW  |         3.384(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<4>   |         6.652(R)|      SLOW  |         3.374(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<5>   |         6.916(R)|      SLOW  |         3.510(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<6>   |         7.052(R)|      SLOW  |         3.608(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<7>   |         6.905(R)|      SLOW  |         3.518(R)|      FAST  |Clock_BUFGP       |   0.000|
c_1000<8>   |         6.652(R)|      SLOW  |         3.371(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<0>   |         6.718(R)|      SLOW  |         3.420(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<1>   |         6.695(R)|      SLOW  |         3.394(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<2>   |         7.248(R)|      SLOW  |         3.764(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<3>   |         7.162(R)|      SLOW  |         3.679(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<4>   |         7.328(R)|      SLOW  |         3.777(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<5>   |         7.184(R)|      SLOW  |         3.692(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<6>   |         7.556(R)|      SLOW  |         3.915(R)|      FAST  |Clock_BUFGP       |   0.000|
c_2000<7>   |         7.541(R)|      SLOW  |         3.905(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<0>   |         7.181(R)|      SLOW  |         3.763(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<1>   |         7.077(R)|      SLOW  |         3.679(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<2>   |         7.338(R)|      SLOW  |         3.876(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<3>   |         7.348(R)|      SLOW  |         3.899(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<4>   |         7.176(R)|      SLOW  |         3.782(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<5>   |         7.332(R)|      SLOW  |         3.844(R)|      FAST  |Clock_BUFGP       |   0.000|
c_5000<6>   |         7.291(R)|      SLOW  |         3.853(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.590|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Count_m<0>     |Out            |    8.850|
Count_m<1>     |Out            |    8.881|
Count_m<2>     |Out            |    9.006|
Count_m<3>     |Out            |    8.676|
Count_m<4>     |Out            |    8.892|
Count_m<5>     |Out            |    8.642|
Count_m<6>     |Out            |    8.742|
Count_m<7>     |Out            |    8.397|
Count_m<8>     |Out            |    8.896|
Count_m<9>     |Out            |    8.463|
Count_m<10>    |Out            |    8.746|
Count_m<11>    |Out            |    8.523|
Count_m<12>    |Out            |    8.806|
Count_m<13>    |Out            |    8.645|
Count_m<14>    |Out            |    8.776|
Count_m<15>    |Out            |    8.373|
Count_m<16>    |Out            |    8.571|
Count_m<17>    |Out            |    8.885|
Count_m<18>    |Out            |    7.219|
---------------+---------------+---------+


Analysis completed Wed May 19 08:10:06 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



