# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 30 2022 13:51:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
			6.1.2::Path details for port: trigger
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led[0]
			6.2.2::Path details for port: led[1]
			6.2.3::Path details for port: led[2]
			6.2.4::Path details for port: led[3]
			6.2.5::Path details for port: led[4]
			6.2.6::Path details for port: led[5]
			6.2.7::Path details for port: led[6]
			6.2.8::Path details for port: led[7]
			6.2.9::Path details for port: usb_tx
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
			6.4.2::Path details for port: trigger
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led[0]
			6.5.2::Path details for port: led[1]
			6.5.3::Path details for port: led[2]
			6.5.4::Path details for port: led[3]
			6.5.5::Path details for port: led[4]
			6.5.6::Path details for port: led[5]
			6.5.7::Path details for port: led[6]
			6.5.8::Path details for port: led[7]
			6.5.9::Path details for port: usb_tx
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 144.17 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            3064        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         1603         clk_0:R                
trigger    clk         1406         clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led[0]     clk         11195         clk_0:R                
led[1]     clk         11195         clk_0:R                
led[2]     clk         11510         clk_0:R                
led[3]     clk         10374         clk_0:R                
led[4]     clk         11167         clk_0:R                
led[5]     clk         11398         clk_0:R                
led[6]     clk         10472         clk_0:R                
led[7]     clk         11623         clk_0:R                
usb_tx     clk         10073         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         -1055       clk_0:R                
trigger    clk         -1055       clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led[0]     clk         10761                 clk_0:R                
led[1]     clk         10761                 clk_0:R                
led[2]     clk         11063                 clk_0:R                
led[3]     clk         9983                  clk_0:R                
led[4]     clk         10733                 clk_0:R                
led[5]     clk         10923                 clk_0:R                
led[6]     clk         10067                 clk_0:R                
led[7]     clk         11161                 clk_0:R                
usb_tx     clk         9702                  clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 144.17 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_18_29_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_18_29_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_18_29_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__728/I                                       InMux                          0              9318   3064  RISE       1
I__728/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_18_29_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_18_29_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_18_29_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__728/I                                       InMux                          0              9318   3064  RISE       1
I__728/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 1603


Data Path Delay                4048
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1603

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__441/I                               Odrv12                     0      1207               RISE  1       
I__441/O                               Odrv12                     491    1698               RISE  1       
I__442/I                               Span12Mux_v                0      1698               RISE  1       
I__442/O                               Span12Mux_v                491    2189               RISE  1       
I__443/I                               Span12Mux_h                0      2189               RISE  1       
I__443/O                               Span12Mux_h                491    2680               RISE  1       
I__444/I                               Sp12to4                    0      2680               RISE  1       
I__444/O                               Sp12to4                    428    3108               RISE  1       
I__445/I                               Span4Mux_v                 0      3108               RISE  1       
I__445/O                               Span4Mux_v                 351    3459               RISE  1       
I__446/I                               LocalMux                   0      3459               RISE  1       
I__446/O                               LocalMux                   330    3788               RISE  1       
I__449/I                               InMux                      0      3788               RISE  1       
I__449/O                               InMux                      259    4048               RISE  1       
reset_cond.M_stage_q_2_LC_18_22_3/in0  LogicCell40_SEQ_MODE_1000  0      4048               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__710/I                                          ClkMux                     0      2607               RISE  1       
I__710/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: trigger   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : trigger
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 1406


Data Path Delay                4048
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1406

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
trigger                                  cu_top_0                   0      0                  RISE  1       
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
trigger_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__153/I                                 Odrv12                     0      1207               RISE  1       
I__153/O                                 Odrv12                     491    1698               RISE  1       
I__154/I                                 Span12Mux_v                0      1698               RISE  1       
I__154/O                                 Span12Mux_v                491    2189               RISE  1       
I__155/I                                 Span12Mux_h                0      2189               RISE  1       
I__155/O                                 Span12Mux_h                491    2680               RISE  1       
I__156/I                                 Sp12to4                    0      2680               RISE  1       
I__156/O                                 Sp12to4                    428    3108               RISE  1       
I__157/I                                 Span4Mux_v                 0      3108               RISE  1       
I__157/O                                 Span4Mux_v                 351    3459               RISE  1       
I__158/I                                 LocalMux                   0      3459               RISE  1       
I__158/O                                 LocalMux                   330    3788               RISE  1       
I__159/I                                 InMux                      0      3788               RISE  1       
I__159/O                                 InMux                      259    4048               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3  LogicCell40_SEQ_MODE_1000  0      4048               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__719/I                                          ClkMux                     0      2607               RISE  1       
I__719/O                                          ClkMux                     309    2915               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11195


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7740
---------------------------- ------
Clock To Out Delay            11195

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_0_LC_18_25_6/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__518/I                         Odrv12                     0      3455               FALL  1       
I__518/O                         Odrv12                     540    3995               FALL  1       
I__523/I                         Span12Mux_v                0      3995               FALL  1       
I__523/O                         Span12Mux_v                540    4535               FALL  1       
I__525/I                         Span12Mux_h                0      4535               FALL  1       
I__525/O                         Span12Mux_h                540    5075               FALL  1       
I__527/I                         Sp12to4                    0      5075               FALL  1       
I__527/O                         Sp12to4                    449    5524               FALL  1       
I__528/I                         Span4Mux_s3_h              0      5524               FALL  1       
I__528/O                         Span4Mux_s3_h              231    5756               FALL  1       
I__529/I                         IoSpan4Mux                 0      5756               FALL  1       
I__529/O                         IoSpan4Mux                 323    6078               FALL  1       
I__530/I                         LocalMux                   0      6078               FALL  1       
I__530/O                         LocalMux                   309    6387               FALL  1       
I__531/I                         IoInMux                    0      6387               FALL  1       
I__531/O                         IoInMux                    217    6604               FALL  1       
led_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6604               FALL  1       
led_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8842               FALL  1       
led_obuf_0_iopad/DIN             IO_PAD                     0      8842               FALL  1       
led_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   11195              FALL  1       
led[0]                           cu_top_0                   0      11195              FALL  1       

6.2.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11195


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7740
---------------------------- ------
Clock To Out Delay            11195

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_1_LC_18_25_0/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__345/I                         Odrv12                     0      3455               FALL  1       
I__345/O                         Odrv12                     540    3995               FALL  1       
I__350/I                         Span12Mux_v                0      3995               FALL  1       
I__350/O                         Span12Mux_v                540    4535               FALL  1       
I__353/I                         Span12Mux_h                0      4535               FALL  1       
I__353/O                         Span12Mux_h                540    5075               FALL  1       
I__355/I                         Sp12to4                    0      5075               FALL  1       
I__355/O                         Sp12to4                    449    5524               FALL  1       
I__356/I                         Span4Mux_s3_h              0      5524               FALL  1       
I__356/O                         Span4Mux_s3_h              231    5756               FALL  1       
I__357/I                         IoSpan4Mux                 0      5756               FALL  1       
I__357/O                         IoSpan4Mux                 323    6078               FALL  1       
I__358/I                         LocalMux                   0      6078               FALL  1       
I__358/O                         LocalMux                   309    6387               FALL  1       
I__359/I                         IoInMux                    0      6387               FALL  1       
I__359/O                         IoInMux                    217    6604               FALL  1       
led_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6604               FALL  1       
led_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8842               FALL  1       
led_obuf_1_iopad/DIN             IO_PAD                     0      8842               FALL  1       
led_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   11195              FALL  1       
led[1]                           cu_top_0                   0      11195              FALL  1       

6.2.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11510


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8055
---------------------------- ------
Clock To Out Delay            11510

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_2_LC_16_25_6/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__364/I                         Odrv12                     0      3455               FALL  1       
I__364/O                         Odrv12                     540    3995               FALL  1       
I__369/I                         Span12Mux_v                0      3995               FALL  1       
I__369/O                         Span12Mux_v                540    4535               FALL  1       
I__372/I                         Span12Mux_h                0      4535               FALL  1       
I__372/O                         Span12Mux_h                540    5075               FALL  1       
I__373/I                         Sp12to4                    0      5075               FALL  1       
I__373/O                         Sp12to4                    449    5524               FALL  1       
I__374/I                         Span4Mux_h                 0      5524               FALL  1       
I__374/O                         Span4Mux_h                 316    5840               FALL  1       
I__375/I                         Span4Mux_s3_h              0      5840               FALL  1       
I__375/O                         Span4Mux_s3_h              231    6071               FALL  1       
I__376/I                         IoSpan4Mux                 0      6071               FALL  1       
I__376/O                         IoSpan4Mux                 323    6394               FALL  1       
I__377/I                         LocalMux                   0      6394               FALL  1       
I__377/O                         LocalMux                   309    6702               FALL  1       
I__378/I                         IoInMux                    0      6702               FALL  1       
I__378/O                         IoInMux                    217    6920               FALL  1       
led_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6920               FALL  1       
led_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9157               FALL  1       
led_obuf_2_iopad/DIN             IO_PAD                     0      9157               FALL  1       
led_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   11510              FALL  1       
led[2]                           cu_top_0                   0      11510              FALL  1       

6.2.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10374


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6919
---------------------------- ------
Clock To Out Delay            10374

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__713/I                                          ClkMux                     0      2607               RISE  1       
I__713/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_3_LC_17_25_4/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__382/I                         Odrv12                     0      3455               FALL  1       
I__382/O                         Odrv12                     540    3995               FALL  1       
I__386/I                         Span12Mux_v                0      3995               FALL  1       
I__386/O                         Span12Mux_v                540    4535               FALL  1       
I__387/I                         Span12Mux_h                0      4535               FALL  1       
I__387/O                         Span12Mux_h                540    5075               FALL  1       
I__388/I                         Span12Mux_s3_h             0      5075               FALL  1       
I__388/O                         Span12Mux_s3_h             182    5258               FALL  1       
I__389/I                         LocalMux                   0      5258               FALL  1       
I__389/O                         LocalMux                   309    5566               FALL  1       
I__390/I                         IoInMux                    0      5566               FALL  1       
I__390/O                         IoInMux                    217    5784               FALL  1       
led_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5784               FALL  1       
led_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8021               FALL  1       
led_obuf_3_iopad/DIN             IO_PAD                     0      8021               FALL  1       
led_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   10374              FALL  1       
led[3]                           cu_top_0                   0      10374              FALL  1       

6.2.5::Path details for port: led[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[4]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11167


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7712
---------------------------- ------
Clock To Out Delay            11167

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_4_LC_18_25_4/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__621/I                         Odrv12                     0      3455               FALL  1       
I__621/O                         Odrv12                     540    3995               FALL  1       
I__625/I                         Span12Mux_h                0      3995               FALL  1       
I__625/O                         Span12Mux_h                540    4535               FALL  1       
I__628/I                         Span12Mux_v                0      4535               FALL  1       
I__628/O                         Span12Mux_v                540    5075               FALL  1       
I__630/I                         Sp12to4                    0      5075               FALL  1       
I__630/O                         Sp12to4                    449    5524               FALL  1       
I__631/I                         Span4Mux_s2_h              0      5524               FALL  1       
I__631/O                         Span4Mux_s2_h              203    5728               FALL  1       
I__632/I                         IoSpan4Mux                 0      5728               FALL  1       
I__632/O                         IoSpan4Mux                 323    6050               FALL  1       
I__633/I                         LocalMux                   0      6050               FALL  1       
I__633/O                         LocalMux                   309    6359               FALL  1       
I__634/I                         IoInMux                    0      6359               FALL  1       
I__634/O                         IoInMux                    217    6576               FALL  1       
led_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6576               FALL  1       
led_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8813               FALL  1       
led_obuf_4_iopad/DIN             IO_PAD                     0      8813               FALL  1       
led_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   11167              FALL  1       
led[4]                           cu_top_0                   0      11167              FALL  1       

6.2.6::Path details for port: led[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[5]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11398


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7943
---------------------------- ------
Clock To Out Delay            11398

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_5_LC_16_25_1/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__314/I                         Odrv12                     0      3455               FALL  1       
I__314/O                         Odrv12                     540    3995               FALL  1       
I__319/I                         Span12Mux_v                0      3995               FALL  1       
I__319/O                         Span12Mux_v                540    4535               FALL  1       
I__320/I                         Span12Mux_v                0      4535               FALL  1       
I__320/O                         Span12Mux_v                540    5075               FALL  1       
I__321/I                         Span12Mux_s9_h             0      5075               FALL  1       
I__321/O                         Span12Mux_s9_h             435    5510               FALL  1       
I__322/I                         Sp12to4                    0      5510               FALL  1       
I__322/O                         Sp12to4                    449    5959               FALL  1       
I__323/I                         IoSpan4Mux                 0      5959               FALL  1       
I__323/O                         IoSpan4Mux                 323    6282               FALL  1       
I__324/I                         LocalMux                   0      6282               FALL  1       
I__324/O                         LocalMux                   309    6590               FALL  1       
I__325/I                         IoInMux                    0      6590               FALL  1       
I__325/O                         IoInMux                    217    6808               FALL  1       
led_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6808               FALL  1       
led_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9045               FALL  1       
led_obuf_5_iopad/DIN             IO_PAD                     0      9045               FALL  1       
led_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   11398              FALL  1       
led[5]                           cu_top_0                   0      11398              FALL  1       

6.2.7::Path details for port: led[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[6]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10472


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7017
---------------------------- ------
Clock To Out Delay            10472

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__713/I                                          ClkMux                     0      2607               RISE  1       
I__713/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_6_LC_17_25_7/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__301/I                         Odrv12                     0      3455               FALL  1       
I__301/O                         Odrv12                     540    3995               FALL  1       
I__305/I                         Span12Mux_v                0      3995               FALL  1       
I__305/O                         Span12Mux_v                540    4535               FALL  1       
I__306/I                         Span12Mux_v                0      4535               FALL  1       
I__306/O                         Span12Mux_v                540    5075               FALL  1       
I__307/I                         Span12Mux_s6_h             0      5075               FALL  1       
I__307/O                         Span12Mux_s6_h             281    5356               FALL  1       
I__308/I                         LocalMux                   0      5356               FALL  1       
I__308/O                         LocalMux                   309    5664               FALL  1       
I__309/I                         IoInMux                    0      5664               FALL  1       
I__309/O                         IoInMux                    217    5882               FALL  1       
led_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5882               FALL  1       
led_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8119               FALL  1       
led_obuf_6_iopad/DIN             IO_PAD                     0      8119               FALL  1       
led_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   10472              FALL  1       
led[6]                           cu_top_0                   0      10472              FALL  1       

6.2.8::Path details for port: led[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[7]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11623


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8168
---------------------------- ------
Clock To Out Delay            11623

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_7_LC_16_25_2/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__164/I                         Odrv12                     0      3455               FALL  1       
I__164/O                         Odrv12                     540    3995               FALL  1       
I__167/I                         Span12Mux_v                0      3995               FALL  1       
I__167/O                         Span12Mux_v                540    4535               FALL  1       
I__168/I                         Span12Mux_v                0      4535               FALL  1       
I__168/O                         Span12Mux_v                540    5075               FALL  1       
I__169/I                         Span12Mux_s10_h            0      5075               FALL  1       
I__169/O                         Span12Mux_s10_h            470    5545               FALL  1       
I__170/I                         Sp12to4                    0      5545               FALL  1       
I__170/O                         Sp12to4                    449    5994               FALL  1       
I__171/I                         Span4Mux_s0_v              0      5994               FALL  1       
I__171/O                         Span4Mux_s0_v              189    6183               FALL  1       
I__172/I                         IoSpan4Mux                 0      6183               FALL  1       
I__172/O                         IoSpan4Mux                 323    6506               FALL  1       
I__173/I                         LocalMux                   0      6506               FALL  1       
I__173/O                         LocalMux                   309    6815               FALL  1       
I__174/I                         IoInMux                    0      6815               FALL  1       
I__174/O                         IoInMux                    217    7032               FALL  1       
led_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7032               FALL  1       
led_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9269               FALL  1       
led_obuf_7_iopad/DIN             IO_PAD                     0      9269               FALL  1       
led_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2353   11623              FALL  1       
led[7]                           cu_top_0                   0      11623              FALL  1       

6.2.9::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10073


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6618
---------------------------- ------
Clock To Out Delay            10073

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__706/I                                          ClkMux                     0      2607               RISE  1       
I__706/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_16_22_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               FALL  1       
I__120/I                            Odrv12                     0      3455               FALL  1       
I__120/O                            Odrv12                     540    3995               FALL  1       
I__121/I                            Span12Mux_v                0      3995               FALL  1       
I__121/O                            Span12Mux_v                540    4535               FALL  1       
I__122/I                            Span12Mux_s9_v             0      4535               FALL  1       
I__122/O                            Span12Mux_s9_v             421    4956               FALL  1       
I__123/I                            LocalMux                   0      4956               FALL  1       
I__123/O                            LocalMux                   309    5265               FALL  1       
I__124/I                            IoInMux                    0      5265               FALL  1       
I__124/O                            IoInMux                    217    5482               FALL  1       
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5482               FALL  1       
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   7719               FALL  1       
usb_tx_obuf_iopad/DIN               IO_PAD                     0      7719               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2353   10073              FALL  1       
usb_tx                              cu_top_0                   0      10073              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -1055


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3970
---------------------------- ------
Hold Time                     -1055

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__441/I                               Odrv12                     0      1003               FALL  1       
I__441/O                               Odrv12                     540    1543               FALL  1       
I__442/I                               Span12Mux_v                0      1543               FALL  1       
I__442/O                               Span12Mux_v                540    2083               FALL  1       
I__443/I                               Span12Mux_h                0      2083               FALL  1       
I__443/O                               Span12Mux_h                540    2623               FALL  1       
I__444/I                               Sp12to4                    0      2623               FALL  1       
I__444/O                               Sp12to4                    449    3072               FALL  1       
I__445/I                               Span4Mux_v                 0      3072               FALL  1       
I__445/O                               Span4Mux_v                 372    3444               FALL  1       
I__446/I                               LocalMux                   0      3444               FALL  1       
I__446/O                               LocalMux                   309    3752               FALL  1       
I__447/I                               InMux                      0      3752               FALL  1       
I__447/O                               InMux                      217    3970               FALL  1       
reset_cond.M_stage_q_0_LC_18_22_6/in3  LogicCell40_SEQ_MODE_1000  0      3970               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__710/I                                          ClkMux                     0      2607               RISE  1       
I__710/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_18_22_6/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: trigger   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : trigger
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -1055


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3970
---------------------------- ------
Hold Time                     -1055

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
trigger                                  cu_top_0                   0      0                  FALL  1       
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
trigger_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__153/I                                 Odrv12                     0      1003               FALL  1       
I__153/O                                 Odrv12                     540    1543               FALL  1       
I__154/I                                 Span12Mux_v                0      1543               FALL  1       
I__154/O                                 Span12Mux_v                540    2083               FALL  1       
I__155/I                                 Span12Mux_h                0      2083               FALL  1       
I__155/O                                 Span12Mux_h                540    2623               FALL  1       
I__156/I                                 Sp12to4                    0      2623               FALL  1       
I__156/O                                 Sp12to4                    449    3072               FALL  1       
I__157/I                                 Span4Mux_v                 0      3072               FALL  1       
I__157/O                                 Span4Mux_v                 372    3444               FALL  1       
I__158/I                                 LocalMux                   0      3444               FALL  1       
I__158/O                                 LocalMux                   309    3752               FALL  1       
I__159/I                                 InMux                      0      3752               FALL  1       
I__159/O                                 InMux                      217    3970               FALL  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3  LogicCell40_SEQ_MODE_1000  0      3970               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__719/I                                          ClkMux                     0      2607               RISE  1       
I__719/O                                          ClkMux                     309    2915               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10761


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7306
---------------------------- ------
Clock To Out Delay            10761

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_0_LC_18_25_6/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__518/I                         Odrv12                     0      3455               RISE  1       
I__518/O                         Odrv12                     491    3946               RISE  1       
I__523/I                         Span12Mux_v                0      3946               RISE  1       
I__523/O                         Span12Mux_v                491    4437               RISE  1       
I__525/I                         Span12Mux_h                0      4437               RISE  1       
I__525/O                         Span12Mux_h                491    4928               RISE  1       
I__527/I                         Sp12to4                    0      4928               RISE  1       
I__527/O                         Sp12to4                    428    5356               RISE  1       
I__528/I                         Span4Mux_s3_h              0      5356               RISE  1       
I__528/O                         Span4Mux_s3_h              231    5587               RISE  1       
I__529/I                         IoSpan4Mux                 0      5587               RISE  1       
I__529/O                         IoSpan4Mux                 288    5875               RISE  1       
I__530/I                         LocalMux                   0      5875               RISE  1       
I__530/O                         LocalMux                   330    6204               RISE  1       
I__531/I                         IoInMux                    0      6204               RISE  1       
I__531/O                         IoInMux                    259    6464               RISE  1       
led_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6464               RISE  1       
led_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8470               RISE  1       
led_obuf_0_iopad/DIN             IO_PAD                     0      8470               RISE  1       
led_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   10761              RISE  1       
led[0]                           cu_top_0                   0      10761              RISE  1       

6.5.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10761


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7306
---------------------------- ------
Clock To Out Delay            10761

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_1_LC_18_25_0/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__345/I                         Odrv12                     0      3455               RISE  1       
I__345/O                         Odrv12                     491    3946               RISE  1       
I__350/I                         Span12Mux_v                0      3946               RISE  1       
I__350/O                         Span12Mux_v                491    4437               RISE  1       
I__353/I                         Span12Mux_h                0      4437               RISE  1       
I__353/O                         Span12Mux_h                491    4928               RISE  1       
I__355/I                         Sp12to4                    0      4928               RISE  1       
I__355/O                         Sp12to4                    428    5356               RISE  1       
I__356/I                         Span4Mux_s3_h              0      5356               RISE  1       
I__356/O                         Span4Mux_s3_h              231    5587               RISE  1       
I__357/I                         IoSpan4Mux                 0      5587               RISE  1       
I__357/O                         IoSpan4Mux                 288    5875               RISE  1       
I__358/I                         LocalMux                   0      5875               RISE  1       
I__358/O                         LocalMux                   330    6204               RISE  1       
I__359/I                         IoInMux                    0      6204               RISE  1       
I__359/O                         IoInMux                    259    6464               RISE  1       
led_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6464               RISE  1       
led_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8470               RISE  1       
led_obuf_1_iopad/DIN             IO_PAD                     0      8470               RISE  1       
led_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   10761              RISE  1       
led[1]                           cu_top_0                   0      10761              RISE  1       

6.5.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11063


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7608
---------------------------- ------
Clock To Out Delay            11063

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_2_LC_16_25_6/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__364/I                         Odrv12                     0      3455               RISE  1       
I__364/O                         Odrv12                     491    3946               RISE  1       
I__369/I                         Span12Mux_v                0      3946               RISE  1       
I__369/O                         Span12Mux_v                491    4437               RISE  1       
I__372/I                         Span12Mux_h                0      4437               RISE  1       
I__372/O                         Span12Mux_h                491    4928               RISE  1       
I__373/I                         Sp12to4                    0      4928               RISE  1       
I__373/O                         Sp12to4                    428    5356               RISE  1       
I__374/I                         Span4Mux_h                 0      5356               RISE  1       
I__374/O                         Span4Mux_h                 302    5657               RISE  1       
I__375/I                         Span4Mux_s3_h              0      5657               RISE  1       
I__375/O                         Span4Mux_s3_h              231    5889               RISE  1       
I__376/I                         IoSpan4Mux                 0      5889               RISE  1       
I__376/O                         IoSpan4Mux                 288    6176               RISE  1       
I__377/I                         LocalMux                   0      6176               RISE  1       
I__377/O                         LocalMux                   330    6506               RISE  1       
I__378/I                         IoInMux                    0      6506               RISE  1       
I__378/O                         IoInMux                    259    6766               RISE  1       
led_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6766               RISE  1       
led_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8771               RISE  1       
led_obuf_2_iopad/DIN             IO_PAD                     0      8771               RISE  1       
led_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   11063              RISE  1       
led[2]                           cu_top_0                   0      11063              RISE  1       

6.5.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 9983


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6528
---------------------------- ------
Clock To Out Delay             9983

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__713/I                                          ClkMux                     0      2607               RISE  1       
I__713/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_3_LC_17_25_4/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__382/I                         Odrv12                     0      3455               RISE  1       
I__382/O                         Odrv12                     491    3946               RISE  1       
I__386/I                         Span12Mux_v                0      3946               RISE  1       
I__386/O                         Span12Mux_v                491    4437               RISE  1       
I__387/I                         Span12Mux_h                0      4437               RISE  1       
I__387/O                         Span12Mux_h                491    4928               RISE  1       
I__388/I                         Span12Mux_s3_h             0      4928               RISE  1       
I__388/O                         Span12Mux_s3_h             168    5096               RISE  1       
I__389/I                         LocalMux                   0      5096               RISE  1       
I__389/O                         LocalMux                   330    5426               RISE  1       
I__390/I                         IoInMux                    0      5426               RISE  1       
I__390/O                         IoInMux                    259    5685               RISE  1       
led_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5685               RISE  1       
led_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7691               RISE  1       
led_obuf_3_iopad/DIN             IO_PAD                     0      7691               RISE  1       
led_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   9983               RISE  1       
led[3]                           cu_top_0                   0      9983               RISE  1       

6.5.5::Path details for port: led[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[4]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10733


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7278
---------------------------- ------
Clock To Out Delay            10733

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__716/I                                          ClkMux                     0      2607               RISE  1       
I__716/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_4_LC_18_25_4/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__621/I                         Odrv12                     0      3455               RISE  1       
I__621/O                         Odrv12                     491    3946               RISE  1       
I__625/I                         Span12Mux_h                0      3946               RISE  1       
I__625/O                         Span12Mux_h                491    4437               RISE  1       
I__628/I                         Span12Mux_v                0      4437               RISE  1       
I__628/O                         Span12Mux_v                491    4928               RISE  1       
I__630/I                         Sp12to4                    0      4928               RISE  1       
I__630/O                         Sp12to4                    428    5356               RISE  1       
I__631/I                         Span4Mux_s2_h              0      5356               RISE  1       
I__631/O                         Span4Mux_s2_h              203    5559               RISE  1       
I__632/I                         IoSpan4Mux                 0      5559               RISE  1       
I__632/O                         IoSpan4Mux                 288    5847               RISE  1       
I__633/I                         LocalMux                   0      5847               RISE  1       
I__633/O                         LocalMux                   330    6176               RISE  1       
I__634/I                         IoInMux                    0      6176               RISE  1       
I__634/O                         IoInMux                    259    6436               RISE  1       
led_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6436               RISE  1       
led_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8442               RISE  1       
led_obuf_4_iopad/DIN             IO_PAD                     0      8442               RISE  1       
led_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   10733              RISE  1       
led[4]                           cu_top_0                   0      10733              RISE  1       

6.5.6::Path details for port: led[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[5]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10923


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7468
---------------------------- ------
Clock To Out Delay            10923

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_5_LC_16_25_1/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__314/I                         Odrv12                     0      3455               RISE  1       
I__314/O                         Odrv12                     491    3946               RISE  1       
I__319/I                         Span12Mux_v                0      3946               RISE  1       
I__319/O                         Span12Mux_v                491    4437               RISE  1       
I__320/I                         Span12Mux_v                0      4437               RISE  1       
I__320/O                         Span12Mux_v                491    4928               RISE  1       
I__321/I                         Span12Mux_s9_h             0      4928               RISE  1       
I__321/O                         Span12Mux_s9_h             393    5321               RISE  1       
I__322/I                         Sp12to4                    0      5321               RISE  1       
I__322/O                         Sp12to4                    428    5749               RISE  1       
I__323/I                         IoSpan4Mux                 0      5749               RISE  1       
I__323/O                         IoSpan4Mux                 288    6036               RISE  1       
I__324/I                         LocalMux                   0      6036               RISE  1       
I__324/O                         LocalMux                   330    6366               RISE  1       
I__325/I                         IoInMux                    0      6366               RISE  1       
I__325/O                         IoInMux                    259    6625               RISE  1       
led_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6625               RISE  1       
led_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8631               RISE  1       
led_obuf_5_iopad/DIN             IO_PAD                     0      8631               RISE  1       
led_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   10923              RISE  1       
led[5]                           cu_top_0                   0      10923              RISE  1       

6.5.7::Path details for port: led[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[6]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10067


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6612
---------------------------- ------
Clock To Out Delay            10067

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__713/I                                          ClkMux                     0      2607               RISE  1       
I__713/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_6_LC_17_25_7/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__301/I                         Odrv12                     0      3455               RISE  1       
I__301/O                         Odrv12                     491    3946               RISE  1       
I__305/I                         Span12Mux_v                0      3946               RISE  1       
I__305/O                         Span12Mux_v                491    4437               RISE  1       
I__306/I                         Span12Mux_v                0      4437               RISE  1       
I__306/O                         Span12Mux_v                491    4928               RISE  1       
I__307/I                         Span12Mux_s6_h             0      4928               RISE  1       
I__307/O                         Span12Mux_s6_h             252    5181               RISE  1       
I__308/I                         LocalMux                   0      5181               RISE  1       
I__308/O                         LocalMux                   330    5510               RISE  1       
I__309/I                         IoInMux                    0      5510               RISE  1       
I__309/O                         IoInMux                    259    5770               RISE  1       
led_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5770               RISE  1       
led_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7775               RISE  1       
led_obuf_6_iopad/DIN             IO_PAD                     0      7775               RISE  1       
led_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   10067              RISE  1       
led[6]                           cu_top_0                   0      10067              RISE  1       

6.5.8::Path details for port: led[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[7]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11161


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7706
---------------------------- ------
Clock To Out Delay            11161

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__711/I                                          ClkMux                     0      2607               RISE  1       
I__711/O                                          ClkMux                     309    2915               RISE  1       
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
M_count_q_7_LC_16_25_2/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__164/I                         Odrv12                     0      3455               RISE  1       
I__164/O                         Odrv12                     491    3946               RISE  1       
I__167/I                         Span12Mux_v                0      3946               RISE  1       
I__167/O                         Span12Mux_v                491    4437               RISE  1       
I__168/I                         Span12Mux_v                0      4437               RISE  1       
I__168/O                         Span12Mux_v                491    4928               RISE  1       
I__169/I                         Span12Mux_s10_h            0      4928               RISE  1       
I__169/O                         Span12Mux_s10_h            428    5356               RISE  1       
I__170/I                         Sp12to4                    0      5356               RISE  1       
I__170/O                         Sp12to4                    428    5784               RISE  1       
I__171/I                         Span4Mux_s0_v              0      5784               RISE  1       
I__171/O                         Span4Mux_s0_v              203    5987               RISE  1       
I__172/I                         IoSpan4Mux                 0      5987               RISE  1       
I__172/O                         IoSpan4Mux                 288    6275               RISE  1       
I__173/I                         LocalMux                   0      6275               RISE  1       
I__173/O                         LocalMux                   330    6604               RISE  1       
I__174/I                         IoInMux                    0      6604               RISE  1       
I__174/O                         IoInMux                    259    6864               RISE  1       
led_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6864               RISE  1       
led_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8870               RISE  1       
led_obuf_7_iopad/DIN             IO_PAD                     0      8870               RISE  1       
led_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2292   11161              RISE  1       
led[7]                           cu_top_0                   0      11161              RISE  1       

6.5.9::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 9702


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6247
---------------------------- ------
Clock To Out Delay             9702

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__704/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__704/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__705/I                                          GlobalMux                  0      2452               RISE  1       
I__705/O                                          GlobalMux                  154    2607               RISE  1       
I__706/I                                          ClkMux                     0      2607               RISE  1       
I__706/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_16_22_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               RISE  1       
I__120/I                            Odrv12                     0      3455               RISE  1       
I__120/O                            Odrv12                     491    3946               RISE  1       
I__121/I                            Span12Mux_v                0      3946               RISE  1       
I__121/O                            Span12Mux_v                491    4437               RISE  1       
I__122/I                            Span12Mux_s9_v             0      4437               RISE  1       
I__122/O                            Span12Mux_s9_v             379    4816               RISE  1       
I__123/I                            LocalMux                   0      4816               RISE  1       
I__123/O                            LocalMux                   330    5145               RISE  1       
I__124/I                            IoInMux                    0      5145               RISE  1       
I__124/O                            IoInMux                    259    5405               RISE  1       
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      5405               RISE  1       
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   7411               RISE  1       
usb_tx_obuf_iopad/DIN               IO_PAD                     0      7411               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2292   9702               RISE  1       
usb_tx                              cu_top_0                   0      9702               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_18_29_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_18_29_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_18_29_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__728/I                                       InMux                          0              9318   3064  RISE       1
I__728/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/in3
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Setup Constraint : 10000p
Path slack       : 3190p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_18_29_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_18_29_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
I__729/I                                       InMux                          0              9192   3190  RISE       1
I__729/O                                       InMux                        259              9452   3190  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/in3             LogicCell40_SEQ_MODE_1000      0              9452   3190  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/in3
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Setup Constraint : 10000p
Path slack       : 3317p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_18_29_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
I__735/I                                       InMux                          0              9066   3316  RISE       1
I__735/O                                       InMux                        259              9325   3316  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/in3             LogicCell40_SEQ_MODE_1000      0              9325   3316  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/in3
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Setup Constraint : 10000p
Path slack       : 3443p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_18_28_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_18_29_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
I__742/I                                       InMux                          0              8940   3442  RISE       1
I__742/O                                       InMux                        259              9199   3442  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/in3             LogicCell40_SEQ_MODE_1000      0              9199   3442  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/in3
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Setup Constraint : 10000p
Path slack       : 3765p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
I__750/I                                       InMux                          0              8617   3765  RISE       1
I__750/O                                       InMux                        259              8877   3765  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/in3             LogicCell40_SEQ_MODE_1000      0              8877   3765  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/in3
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Setup Constraint : 10000p
Path slack       : 3892p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_18_28_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
I__758/I                                       InMux                          0              8491   3891  RISE       1
I__758/O                                       InMux                        259              8750   3891  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/in3             LogicCell40_SEQ_MODE_1000      0              8750   3891  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_7_LC_16_25_2/in2
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Setup Constraint : 10000p
Path slack       : 3947p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__560/I                                         LocalMux                       0              7039   3947  RISE       1
I__560/O                                         LocalMux                     330              7369   3947  RISE       1
I__563/I                                         InMux                          0              7369   3947  RISE       1
I__563/O                                         InMux                        259              7628   3947  RISE       1
I__567/I                                         CascadeMux                     0              7628   3947  RISE       1
I__567/O                                         CascadeMux                     0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/in2              LogicCell40_SEQ_MODE_0000      0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/lcout            LogicCell40_SEQ_MODE_0000    379              8007   3947  RISE       2
I__235/I                                         LocalMux                       0              8007   3947  RISE       1
I__235/O                                         LocalMux                     330              8337   3947  RISE       1
I__237/I                                         InMux                          0              8337   3947  RISE       1
I__237/O                                         InMux                        259              8596   3947  RISE       1
I__238/I                                         CascadeMux                     0              8596   3947  RISE       1
I__238/O                                         CascadeMux                     0              8596   3947  RISE       1
M_count_q_7_LC_16_25_2/in2                       LogicCell40_SEQ_MODE_1000      0              8596   3947  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/in3
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Setup Constraint : 10000p
Path slack       : 4018p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_18_28_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
I__767/I                                       InMux                          0              8365   4018  RISE       1
I__767/O                                       InMux                        259              8624   4018  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/in3             LogicCell40_SEQ_MODE_1000      0              8624   4018  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_5_LC_16_25_1/in3
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Setup Constraint : 10000p
Path slack       : 4046p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__560/I                                         LocalMux                       0              7039   3947  RISE       1
I__560/O                                         LocalMux                     330              7369   3947  RISE       1
I__563/I                                         InMux                          0              7369   3947  RISE       1
I__563/O                                         InMux                        259              7628   3947  RISE       1
I__567/I                                         CascadeMux                     0              7628   3947  RISE       1
I__567/O                                         CascadeMux                     0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/in2              LogicCell40_SEQ_MODE_0000      0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/lcout            LogicCell40_SEQ_MODE_0000    379              8007   3947  RISE       2
I__235/I                                         LocalMux                       0              8007   3947  RISE       1
I__235/O                                         LocalMux                     330              8337   3947  RISE       1
I__236/I                                         InMux                          0              8337   4046  RISE       1
I__236/O                                         InMux                        259              8596   4046  RISE       1
M_count_q_5_LC_16_25_1/in3                       LogicCell40_SEQ_MODE_1000      0              8596   4046  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_7_LC_16_25_2/in3
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Setup Constraint : 10000p
Path slack       : 4109p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                       LocalMux                       0              6134   4109  RISE       1
I__574/O                                       LocalMux                     330              6464   4109  RISE       1
I__578/I                                       InMux                          0              6464   4109  RISE       1
I__578/O                                       InMux                        259              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in3    LogicCell40_SEQ_MODE_0000      0              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4109  RISE       5
I__289/I                                       LocalMux                       0              7039   4109  RISE       1
I__289/O                                       LocalMux                     330              7369   4109  RISE       1
I__292/I                                       InMux                          0              7369   4109  RISE       1
I__292/O                                       InMux                        259              7628   4109  RISE       1
M_count_q_RNO_0_7_LC_16_26_6/in3               LogicCell40_SEQ_MODE_0000      0              7628   4109  RISE       1
M_count_q_RNO_0_7_LC_16_26_6/lcout             LogicCell40_SEQ_MODE_0000    316              7944   4109  RISE       1
I__160/I                                       LocalMux                       0              7944   4109  RISE       1
I__160/O                                       LocalMux                     330              8273   4109  RISE       1
I__161/I                                       InMux                          0              8273   4109  RISE       1
I__161/O                                       InMux                        259              8533   4109  RISE       1
M_count_q_7_LC_16_25_2/in3                     LogicCell40_SEQ_MODE_1000      0              8533   4109  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_2_LC_16_25_6/in3
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Setup Constraint : 10000p
Path slack       : 4109p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__560/I                                         LocalMux                       0              7039   3947  RISE       1
I__560/O                                         LocalMux                     330              7369   3947  RISE       1
I__562/I                                         InMux                          0              7369   4109  RISE       1
I__562/O                                         InMux                        259              7628   4109  RISE       1
M_count_q_RNI0H5P2_1_LC_17_25_3/in3              LogicCell40_SEQ_MODE_0000      0              7628   4109  RISE       1
M_count_q_RNI0H5P2_1_LC_17_25_3/lcout            LogicCell40_SEQ_MODE_0000    316              7944   4109  RISE       1
I__240/I                                         LocalMux                       0              7944   4109  RISE       1
I__240/O                                         LocalMux                     330              8273   4109  RISE       1
I__241/I                                         InMux                          0              8273   4109  RISE       1
I__241/O                                         InMux                        259              8533   4109  RISE       1
M_count_q_2_LC_16_25_6/in3                       LogicCell40_SEQ_MODE_1000      0              8533   4109  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/in3
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Setup Constraint : 10000p
Path slack       : 4144p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_18_28_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
I__636/I                                       InMux                          0              8238   4144  RISE       1
I__636/O                                       InMux                        259              8498   4144  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/in3             LogicCell40_SEQ_MODE_1000      0              8498   4144  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_24_7/ce
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_24_7/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_24_6/ce
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_24_6/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_24_5/ce
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_24_5/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_4/ce
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_4/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_3/ce
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_3/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_24_2/ce
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_24_2/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_1/ce
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_1/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_0/ce
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_0/clk
Setup Constraint : 10000p
Path slack       : 4256p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__575/I                                       Odrv4                          0              6134   4256  RISE       1
I__575/O                                       Odrv4                        351              6485   4256  RISE       1
I__580/I                                       LocalMux                       0              6485   4256  RISE       1
I__580/O                                       LocalMux                     330              6815   4256  RISE       1
I__582/I                                       InMux                          0              6815   4256  RISE       1
I__582/O                                       InMux                        259              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/in3    LogicCell40_SEQ_MODE_0000      0              7074   4256  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_17_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              7348   4256  FALL       1
I__197/I                                       CascadeMux                     0              7348   4256  FALL       1
I__197/O                                       CascadeMux                     0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              7348   4256  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7726   4256  RISE       8
I__195/I                                       LocalMux                       0              7726   4256  RISE       1
I__195/O                                       LocalMux                     330              8056   4256  RISE       1
I__196/I                                       CEMux                          0              8056   4256  RISE       1
I__196/O                                       CEMux                        603              8659   4256  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/ce          LogicCell40_SEQ_MODE_1000      0              8659   4256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/in3
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Setup Constraint : 10000p
Path slack       : 4270p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_18_28_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
I__643/I                                       InMux                          0              8112   4270  RISE       1
I__643/O                                       InMux                        259              8372   4270  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/in3             LogicCell40_SEQ_MODE_1000      0              8372   4270  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/in3
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Setup Constraint : 10000p
Path slack       : 4397p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_18_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
I__650/I                                       InMux                          0              7986   4396  RISE       1
I__650/O                                       InMux                        259              8245   4396  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/in3             LogicCell40_SEQ_MODE_1000      0              8245   4396  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/in3
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Setup Constraint : 10000p
Path slack       : 4523p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_18_28_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
I__660/I                                       InMux                          0              7860   4522  RISE       1
I__660/O                                       InMux                        259              8119   4522  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/in3              LogicCell40_SEQ_MODE_1000      0              8119   4522  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_6_LC_17_25_7/in2
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Setup Constraint : 10000p
Path slack       : 4606p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__560/I                                         LocalMux                       0              7039   3947  RISE       1
I__560/O                                         LocalMux                     330              7369   3947  RISE       1
I__563/I                                         InMux                          0              7369   3947  RISE       1
I__563/O                                         InMux                        259              7628   3947  RISE       1
I__567/I                                         CascadeMux                     0              7628   3947  RISE       1
I__567/O                                         CascadeMux                     0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/in2              LogicCell40_SEQ_MODE_0000      0              7628   3947  RISE       1
M_count_q_RNIGFD24_4_LC_17_25_6/ltout            LogicCell40_SEQ_MODE_0000    309              7937   4607  RISE       1
I__326/I                                         CascadeMux                     0              7937   4607  RISE       1
I__326/O                                         CascadeMux                     0              7937   4607  RISE       1
M_count_q_6_LC_17_25_7/in2                       LogicCell40_SEQ_MODE_1000      0              7937   4607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in3
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 4649p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                        Odrv4                          0              3455   4649  RISE       1
I__213/O                                        Odrv4                        351              3806   4649  RISE       1
I__215/I                                        LocalMux                       0              3806   4649  RISE       1
I__215/O                                        LocalMux                     330              4136   4649  RISE       1
I__217/I                                        InMux                          0              4136   4649  RISE       1
I__217/O                                        InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0       LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout     LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                        CascadeMux                     0              4781   4649  FALL       1
I__225/O                                        CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2       LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout     LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__256/I                                        Odrv4                          0              5159   4649  RISE       1
I__256/O                                        Odrv4                        351              5510   4649  RISE       1
I__262/I                                        LocalMux                       0              5510   4649  RISE       1
I__262/O                                        LocalMux                     330              5840   4649  RISE       1
I__266/I                                        InMux                          0              5840   4649  RISE       1
I__266/O                                        InMux                        259              6099   4649  RISE       1
uart_tx.M_bitCtr_q_RNIUE4P3_2_LC_17_24_6/in1    LogicCell40_SEQ_MODE_0000      0              6099   4649  RISE       1
uart_tx.M_bitCtr_q_RNIUE4P3_2_LC_17_24_6/lcout  LogicCell40_SEQ_MODE_0000    400              6499   4649  RISE       1
I__242/I                                        LocalMux                       0              6499   4649  RISE       1
I__242/O                                        LocalMux                     330              6829   4649  RISE       1
I__243/I                                        InMux                          0              6829   4649  RISE       1
I__243/O                                        InMux                        259              7088   4649  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_17_25_2/in3     LogicCell40_SEQ_MODE_0000      0              7088   4649  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_17_25_2/lcout   LogicCell40_SEQ_MODE_0000    316              7404   4649  RISE       1
I__431/I                                        LocalMux                       0              7404   4649  RISE       1
I__431/O                                        LocalMux                     330              7733   4649  RISE       1
I__432/I                                        InMux                          0              7733   4649  RISE       1
I__432/O                                        InMux                        259              7993   4649  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/in3              LogicCell40_SEQ_MODE_1000      0              7993   4649  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/in3
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Setup Constraint : 10000p
Path slack       : 4649p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_18_28_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
I__667/I                                       InMux                          0              7733   4649  RISE       1
I__667/O                                       InMux                        259              7993   4649  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/in3              LogicCell40_SEQ_MODE_1000      0              7993   4649  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_3_LC_17_25_4/in2
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 4648p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__560/I                                         LocalMux                       0              7039   3947  RISE       1
I__560/O                                         LocalMux                     330              7369   3947  RISE       1
I__562/I                                         InMux                          0              7369   4109  RISE       1
I__562/O                                         InMux                        259              7628   4109  RISE       1
M_count_q_RNI0H5P2_1_LC_17_25_3/in3              LogicCell40_SEQ_MODE_0000      0              7628   4109  RISE       1
M_count_q_RNI0H5P2_1_LC_17_25_3/ltout            LogicCell40_SEQ_MODE_0000    267              7895   4649  RISE       1
I__239/I                                         CascadeMux                     0              7895   4649  RISE       1
I__239/O                                         CascadeMux                     0              7895   4649  RISE       1
M_count_q_3_LC_17_25_4/in2                       LogicCell40_SEQ_MODE_1000      0              7895   4649  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_6_LC_17_25_7/in0
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Setup Constraint : 10000p
Path slack       : 4817p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                       LocalMux                       0              6134   4109  RISE       1
I__574/O                                       LocalMux                     330              6464   4109  RISE       1
I__578/I                                       InMux                          0              6464   4109  RISE       1
I__578/O                                       InMux                        259              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in3    LogicCell40_SEQ_MODE_0000      0              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4109  RISE       5
I__290/I                                       LocalMux                       0              7039   4817  RISE       1
I__290/O                                       LocalMux                     330              7369   4817  RISE       1
I__294/I                                       InMux                          0              7369   4817  RISE       1
I__294/O                                       InMux                        259              7628   4817  RISE       1
M_count_q_6_LC_17_25_7/in0                     LogicCell40_SEQ_MODE_1000      0              7628   4817  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_5_LC_16_25_1/in0
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Setup Constraint : 10000p
Path slack       : 4817p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                       LocalMux                       0              6134   4109  RISE       1
I__574/O                                       LocalMux                     330              6464   4109  RISE       1
I__578/I                                       InMux                          0              6464   4109  RISE       1
I__578/O                                       InMux                        259              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in3    LogicCell40_SEQ_MODE_0000      0              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4109  RISE       5
I__291/I                                       LocalMux                       0              7039   4817  RISE       1
I__291/O                                       LocalMux                     330              7369   4817  RISE       1
I__296/I                                       InMux                          0              7369   4817  RISE       1
I__296/O                                       InMux                        259              7628   4817  RISE       1
M_count_q_5_LC_16_25_1/in0                     LogicCell40_SEQ_MODE_1000      0              7628   4817  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in1
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 4887p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__576/I                                         LocalMux                       0              6134   4887  RISE       1
I__576/O                                         LocalMux                     330              6464   4887  RISE       1
I__581/I                                         InMux                          0              6464   4887  RISE       1
I__581/O                                         InMux                        259              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in3    LogicCell40_SEQ_MODE_0000      0              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4887  RISE       3
I__569/I                                         LocalMux                       0              7039   4887  RISE       1
I__569/O                                         LocalMux                     330              7369   4887  RISE       1
I__572/I                                         InMux                          0              7369   4887  RISE       1
I__572/O                                         InMux                        259              7628   4887  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/in1               LogicCell40_SEQ_MODE_1000      0              7628   4887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_2_LC_16_25_6/in1
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Setup Constraint : 10000p
Path slack       : 4887p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                       LocalMux                       0              6134   4109  RISE       1
I__574/O                                       LocalMux                     330              6464   4109  RISE       1
I__578/I                                       InMux                          0              6464   4109  RISE       1
I__578/O                                       InMux                        259              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in3    LogicCell40_SEQ_MODE_0000      0              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4109  RISE       5
I__291/I                                       LocalMux                       0              7039   4817  RISE       1
I__291/O                                       LocalMux                     330              7369   4817  RISE       1
I__295/I                                       InMux                          0              7369   4887  RISE       1
I__295/O                                       InMux                        259              7628   4887  RISE       1
M_count_q_2_LC_16_25_6/in1                     LogicCell40_SEQ_MODE_1000      0              7628   4887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_0_LC_18_25_6/in1
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 4887p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__561/I                                         LocalMux                       0              7039   4887  RISE       1
I__561/O                                         LocalMux                     330              7369   4887  RISE       1
I__564/I                                         InMux                          0              7369   4887  RISE       1
I__564/O                                         InMux                        259              7628   4887  RISE       1
M_count_q_0_LC_18_25_6/in1                       LogicCell40_SEQ_MODE_1000      0              7628   4887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_1_LC_18_25_0/in1
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 4887p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__561/I                                         LocalMux                       0              7039   4887  RISE       1
I__561/O                                         LocalMux                     330              7369   4887  RISE       1
I__565/I                                         InMux                          0              7369   4887  RISE       1
I__565/O                                         InMux                        259              7628   4887  RISE       1
M_count_q_1_LC_18_25_0/in1                       LogicCell40_SEQ_MODE_1000      0              7628   4887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_4_LC_18_25_4/in1
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 4887p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__573/I                                         LocalMux                       0              6134   3947  RISE       1
I__573/O                                         LocalMux                     330              6464   3947  RISE       1
I__577/I                                         InMux                          0              6464   3947  RISE       1
I__577/O                                         InMux                        259              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6723   3947  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              7039   3947  RISE       5
I__561/I                                         LocalMux                       0              7039   4887  RISE       1
I__561/O                                         LocalMux                     330              7369   4887  RISE       1
I__566/I                                         InMux                          0              7369   4887  RISE       1
I__566/O                                         InMux                        259              7628   4887  RISE       1
M_count_q_4_LC_18_25_4/in1                       LogicCell40_SEQ_MODE_1000      0              7628   4887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/in3
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Setup Constraint : 10000p
Path slack       : 4972p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_18_27_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
I__675/I                                       InMux                          0              7411   4971  RISE       1
I__675/O                                       InMux                        259              7670   4971  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/in3              LogicCell40_SEQ_MODE_1000      0              7670   4971  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_3_LC_17_25_4/in3
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 5014p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                       Odrv4                          0              3455   3947  RISE       1
I__769/O                                       Odrv4                        351              3806   3947  RISE       1
I__772/I                                       Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                       Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                       LocalMux                       0              4107   3947  RISE       1
I__774/O                                       LocalMux                     330              4437   3947  RISE       1
I__775/I                                       InMux                          0              4437   3947  RISE       1
I__775/O                                       InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                       LocalMux                       0              5145   3947  RISE       1
I__286/O                                       LocalMux                     330              5475   3947  RISE       1
I__287/I                                       InMux                          0              5475   3947  RISE       1
I__287/O                                       InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1     LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout   LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                       LocalMux                       0              6134   4109  RISE       1
I__574/O                                       LocalMux                     330              6464   4109  RISE       1
I__578/I                                       InMux                          0              6464   4109  RISE       1
I__578/O                                       InMux                        259              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in3    LogicCell40_SEQ_MODE_0000      0              6723   4109  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4109  RISE       5
I__290/I                                       LocalMux                       0              7039   4817  RISE       1
I__290/O                                       LocalMux                     330              7369   4817  RISE       1
I__293/I                                       InMux                          0              7369   5013  RISE       1
I__293/O                                       InMux                        259              7628   5013  RISE       1
M_count_q_3_LC_17_25_4/in3                     LogicCell40_SEQ_MODE_1000      0              7628   5013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_1_LC_18_25_0/in3
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 5014p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__576/I                                         LocalMux                       0              6134   4887  RISE       1
I__576/O                                         LocalMux                     330              6464   4887  RISE       1
I__581/I                                         InMux                          0              6464   4887  RISE       1
I__581/O                                         InMux                        259              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in3    LogicCell40_SEQ_MODE_0000      0              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4887  RISE       3
I__568/I                                         LocalMux                       0              7039   5013  RISE       1
I__568/O                                         LocalMux                     330              7369   5013  RISE       1
I__570/I                                         InMux                          0              7369   5013  RISE       1
I__570/O                                         InMux                        259              7628   5013  RISE       1
M_count_q_1_LC_18_25_0/in3                       LogicCell40_SEQ_MODE_1000      0              7628   5013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_4_LC_18_25_4/in3
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 5014p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__576/I                                         LocalMux                       0              6134   4887  RISE       1
I__576/O                                         LocalMux                     330              6464   4887  RISE       1
I__581/I                                         InMux                          0              6464   4887  RISE       1
I__581/O                                         InMux                        259              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in3    LogicCell40_SEQ_MODE_0000      0              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    316              7039   4887  RISE       3
I__568/I                                         LocalMux                       0              7039   5013  RISE       1
I__568/O                                         LocalMux                     330              7369   5013  RISE       1
I__571/I                                         InMux                          0              7369   5013  RISE       1
I__571/O                                         InMux                        259              7628   5013  RISE       1
M_count_q_4_LC_18_25_4/in3                       LogicCell40_SEQ_MODE_1000      0              7628   5013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/in3
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Setup Constraint : 10000p
Path slack       : 5098p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_18_27_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
I__685/I                                       InMux                          0              7285   5098  RISE       1
I__685/O                                       InMux                        259              7544   5098  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/in3              LogicCell40_SEQ_MODE_1000      0              7544   5098  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/in3
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Setup Constraint : 10000p
Path slack       : 5224p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_18_27_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
I__692/I                                       InMux                          0              7158   5224  RISE       1
I__692/O                                       InMux                        259              7418   5224  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/in3              LogicCell40_SEQ_MODE_1000      0              7418   5224  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/in3
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Setup Constraint : 10000p
Path slack       : 5350p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_18_27_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
I__453/I                                       InMux                          0              7032   5350  RISE       1
I__453/O                                       InMux                        259              7292   5350  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/in3              LogicCell40_SEQ_MODE_1000      0              7292   5350  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 5357p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
uart_tx.M_ctr_q_1_LC_17_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5615   5357  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5742   5357  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5742   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5868   5357  RISE       2
uart_tx.M_ctr_q_3_LC_17_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5868   5357  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5994   5357  RISE       2
uart_tx.M_ctr_q_4_LC_17_22_4/carryin          LogicCell40_SEQ_MODE_1000      0              5994   5357  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/carryout         LogicCell40_SEQ_MODE_1000    126              6120   5357  RISE       2
I__190/I                                      InMux                          0              6120   5357  RISE       1
I__190/O                                      InMux                        259              6380   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/in3        LogicCell40_SEQ_MODE_0000      0              6380   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/lcout      LogicCell40_SEQ_MODE_0000    316              6695   5357  RISE       1
I__202/I                                      LocalMux                       0              6695   5357  RISE       1
I__202/O                                      LocalMux                     330              7025   5357  RISE       1
I__203/I                                      InMux                          0              7025   5357  RISE       1
I__203/O                                      InMux                        259              7285   5357  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/in3              LogicCell40_SEQ_MODE_1000      0              7285   5357  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Setup Constraint : 10000p
Path slack       : 5477p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_18_27_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
I__460/I                                       InMux                          0              6906   5476  RISE       1
I__460/O                                       InMux                        259              7165   5476  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/in3              LogicCell40_SEQ_MODE_1000      0              7165   5476  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : M_count_q_0_LC_18_25_6/in2
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 5553p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                         Odrv4                          0              3455   3947  RISE       1
I__769/O                                         Odrv4                        351              3806   3947  RISE       1
I__772/I                                         Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                         Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                         LocalMux                       0              4107   3947  RISE       1
I__774/O                                         LocalMux                     330              4437   3947  RISE       1
I__775/I                                         InMux                          0              4437   3947  RISE       1
I__775/O                                         InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0       LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout     LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                         LocalMux                       0              5145   3947  RISE       1
I__286/O                                         LocalMux                     330              5475   3947  RISE       1
I__287/I                                         InMux                          0              5475   3947  RISE       1
I__287/O                                         InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1       LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout     LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__576/I                                         LocalMux                       0              6134   4887  RISE       1
I__576/O                                         LocalMux                     330              6464   4887  RISE       1
I__581/I                                         InMux                          0              6464   4887  RISE       1
I__581/O                                         InMux                        259              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in3    LogicCell40_SEQ_MODE_0000      0              6723   4887  RISE       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/ltout  LogicCell40_SEQ_MODE_0000    267              6990   5553  RISE       1
I__559/I                                         CascadeMux                     0              6990   5553  RISE       1
I__559/O                                         CascadeMux                     0              6990   5553  RISE       1
M_count_q_0_LC_18_25_6/in2                       LogicCell40_SEQ_MODE_1000      0              6990   5553  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/in3
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Setup Constraint : 10000p
Path slack       : 5603p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_18_27_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
I__470/I                                       InMux                          0              6780   5603  RISE       1
I__470/O                                       InMux                        259              7039   5603  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/in3              LogicCell40_SEQ_MODE_1000      0              7039   5603  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/in3
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Setup Constraint : 10000p
Path slack       : 5729p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
I__478/I                                       InMux                          0              6653   5729  RISE       1
I__478/O                                       InMux                        259              6913   5729  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/in3              LogicCell40_SEQ_MODE_1000      0              6913   5729  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Setup Constraint : 10000p
Path slack       : 5736p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
uart_tx.M_ctr_q_1_LC_17_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5615   5357  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5742   5357  RISE       2
I__193/I                                      InMux                          0              5742   5736  RISE       1
I__193/O                                      InMux                        259              6001   5736  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/in3        LogicCell40_SEQ_MODE_0000      0              6001   5736  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/lcout      LogicCell40_SEQ_MODE_0000    316              6317   5736  RISE       1
I__218/I                                      LocalMux                       0              6317   5736  RISE       1
I__218/O                                      LocalMux                     330              6646   5736  RISE       1
I__219/I                                      InMux                          0              6646   5736  RISE       1
I__219/O                                      InMux                        259              6906   5736  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/in3              LogicCell40_SEQ_MODE_1000      0              6906   5736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Setup Constraint : 10000p
Path slack       : 5770p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
uart_tx.M_ctr_q_1_LC_17_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5615   5357  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5742   5357  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5742   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5868   5357  RISE       2
uart_tx.M_ctr_q_3_LC_17_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5868   5357  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5994   5357  RISE       2
uart_tx.M_ctr_q_4_LC_17_22_4/carryin          LogicCell40_SEQ_MODE_1000      0              5994   5357  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/carryout         LogicCell40_SEQ_MODE_1000    126              6120   5357  RISE       2
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/carryin    LogicCell40_SEQ_MODE_0000      0              6120   5771  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/carryout   LogicCell40_SEQ_MODE_0000    126              6247   5771  RISE       1
I__189/I                                      InMux                          0              6247   5771  RISE       1
I__189/O                                      InMux                        259              6506   5771  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_17_22_6/in3        LogicCell40_SEQ_MODE_0000      0              6506   5771  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_17_22_6/ltout      LogicCell40_SEQ_MODE_0000    267              6773   5771  RISE       1
I__188/I                                      CascadeMux                     0              6773   5771  RISE       1
I__188/O                                      CascadeMux                     0              6773   5771  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/in2              LogicCell40_SEQ_MODE_1000      0              6773   5771  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Setup Constraint : 10000p
Path slack       : 5890p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                        Odrv4                          0              3455   4649  RISE       1
I__213/O                                        Odrv4                        351              3806   4649  RISE       1
I__215/I                                        LocalMux                       0              3806   4649  RISE       1
I__215/O                                        LocalMux                     330              4136   4649  RISE       1
I__217/I                                        InMux                          0              4136   4649  RISE       1
I__217/O                                        InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0       LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout     LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                        CascadeMux                     0              4781   4649  FALL       1
I__225/O                                        CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2       LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout     LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__257/I                                        LocalMux                       0              5159   5890  RISE       1
I__257/O                                        LocalMux                     330              5489   5890  RISE       1
I__263/I                                        InMux                          0              5489   5890  RISE       1
I__263/O                                        InMux                        259              5749   5890  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/in3    LogicCell40_SEQ_MODE_0000      0              5749   5890  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_0000    316              6064   5890  RISE       1
I__210/I                                        LocalMux                       0              6064   5890  RISE       1
I__210/O                                        LocalMux                     330              6394   5890  RISE       1
I__211/I                                        InMux                          0              6394   5890  RISE       1
I__211/O                                        InMux                        259              6653   5890  RISE       1
I__212/I                                        CascadeMux                     0              6653   5890  RISE       1
I__212/O                                        CascadeMux                     0              6653   5890  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in2             LogicCell40_SEQ_MODE_1000      0              6653   5890  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in3
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Setup Constraint : 10000p
Path slack       : 5919p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__769/I                                      Odrv4                          0              3455   3947  RISE       1
I__769/O                                      Odrv4                        351              3806   3947  RISE       1
I__772/I                                      Span4Mux_h                     0              3806   3947  RISE       1
I__772/O                                      Span4Mux_h                   302              4107   3947  RISE       1
I__774/I                                      LocalMux                       0              4107   3947  RISE       1
I__774/O                                      LocalMux                     330              4437   3947  RISE       1
I__775/I                                      InMux                          0              4437   3947  RISE       1
I__775/O                                      InMux                        259              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4697   3947  RISE       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_17_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              5145   3947  RISE       1
I__286/I                                      LocalMux                       0              5145   3947  RISE       1
I__286/O                                      LocalMux                     330              5475   3947  RISE       1
I__287/I                                      InMux                          0              5475   3947  RISE       1
I__287/O                                      InMux                        259              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in1    LogicCell40_SEQ_MODE_0000      0              5735   3947  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout  LogicCell40_SEQ_MODE_0000    400              6134   3947  RISE       5
I__574/I                                      LocalMux                       0              6134   4109  RISE       1
I__574/O                                      LocalMux                     330              6464   4109  RISE       1
I__579/I                                      InMux                          0              6464   5918  RISE       1
I__579/O                                      InMux                        259              6723   5918  RISE       1
click_dtct.M_last_q_LC_17_26_2/in3            LogicCell40_SEQ_MODE_1000      0              6723   5918  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_6_LC_16_24_6/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in0
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_6_LC_16_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6122  RISE       1
I__177/I                                  LocalMux                       0              3455   6122  RISE       1
I__177/O                                  LocalMux                     330              3785   6122  RISE       1
I__178/I                                  InMux                          0              3785   6122  RISE       1
I__178/O                                  InMux                        259              4044   6122  RISE       1
uart_tx.M_txReg_q_RNO_5_LC_16_23_0/in0    LogicCell40_SEQ_MODE_0000      0              4044   6122  RISE       1
uart_tx.M_txReg_q_RNO_5_LC_16_23_0/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6122  RISE       1
I__144/I                                  LocalMux                       0              4493   6122  RISE       1
I__144/O                                  LocalMux                     330              4823   6122  RISE       1
I__145/I                                  InMux                          0              4823   6122  RISE       1
I__145/O                                  InMux                        259              5082   6122  RISE       1
uart_tx.M_txReg_q_RNO_3_LC_16_23_4/in3    LogicCell40_SEQ_MODE_0000      0              5082   6122  RISE       1
uart_tx.M_txReg_q_RNO_3_LC_16_23_4/ltout  LogicCell40_SEQ_MODE_0000    274              5356   6122  FALL       1
I__141/I                                  CascadeMux                     0              5356   6122  FALL       1
I__141/O                                  CascadeMux                     0              5356   6122  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_16_23_5/in2    LogicCell40_SEQ_MODE_0000      0              5356   6122  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_16_23_5/lcout  LogicCell40_SEQ_MODE_0000    379              5735   6122  RISE       1
I__137/I                                  LocalMux                       0              5735   6122  RISE       1
I__137/O                                  LocalMux                     330              6064   6122  RISE       1
I__138/I                                  InMux                          0              6064   6122  RISE       1
I__138/O                                  InMux                        259              6324   6122  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/in0          LogicCell40_SEQ_MODE_1001      0              6324   6122  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in2
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__491/I                                       LocalMux                       0              5833   3064  RISE       1
I__491/O                                       LocalMux                     330              6162   3064  RISE       1
I__493/I                                       InMux                          0              6162   3064  RISE       1
I__493/O                                       InMux                        259              6422   3064  RISE       1
I__495/I                                       CascadeMux                     0              6422   3064  RISE       1
I__495/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   6122  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in3
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Setup Constraint : 10000p
Path slack       : 6220p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__471/I                                       Odrv4                          0              3455   3064  RISE       1
I__471/O                                       Odrv4                        351              3806   3064  RISE       1
I__474/I                                       LocalMux                       0              3806   3064  RISE       1
I__474/O                                       LocalMux                     330              4136   3064  RISE       1
I__477/I                                       InMux                          0              4136   3064  RISE       1
I__477/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_17_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__332/I                                       LocalMux                       0              4844   3064  RISE       1
I__332/O                                       LocalMux                     330              5174   3064  RISE       1
I__333/I                                       InMux                          0              5174   3064  RISE       1
I__333/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__492/I                                       LocalMux                       0              5833   6220  RISE       1
I__492/O                                       LocalMux                     330              6162   6220  RISE       1
I__494/I                                       InMux                          0              6162   6220  RISE       1
I__494/O                                       InMux                        259              6422   6220  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in3              LogicCell40_SEQ_MODE_1000      0              6422   6220  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Setup Constraint : 10000p
Path slack       : 6388p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
uart_tx.M_ctr_q_1_LC_17_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5615   5357  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5742   5357  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5742   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5868   5357  RISE       2
uart_tx.M_ctr_q_3_LC_17_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5868   5357  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5994   5357  RISE       2
I__191/I                                      InMux                          0              5994   6388  RISE       1
I__191/O                                      InMux                        259              6254   6388  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/in3              LogicCell40_SEQ_MODE_1000      0              6254   6388  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Setup Constraint : 10000p
Path slack       : 6515p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
uart_tx.M_ctr_q_1_LC_17_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5615   5357  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5742   5357  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5742   5357  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5868   5357  RISE       2
I__192/I                                      InMux                          0              5868   6514  RISE       1
I__192/O                                      InMux                        259              6127   6514  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/in3              LogicCell40_SEQ_MODE_1000      0              6127   6514  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/sr
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__701/I                                                     SRMux                          0              5721   6528  RISE       1
I__701/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/sr
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__701/I                                                     SRMux                          0              5721   6528  RISE       1
I__701/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/sr
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__701/I                                                     SRMux                          0              5721   6528  RISE       1
I__701/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/sr
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__701/I                                                     SRMux                          0              5721   6528  RISE       1
I__701/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 6528p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                        Odrv4                          0              3455   4649  RISE       1
I__213/O                                        Odrv4                        351              3806   4649  RISE       1
I__215/I                                        LocalMux                       0              3806   4649  RISE       1
I__215/O                                        LocalMux                     330              4136   4649  RISE       1
I__217/I                                        InMux                          0              4136   4649  RISE       1
I__217/O                                        InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0       LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout     LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                        CascadeMux                     0              4781   4649  FALL       1
I__225/O                                        CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2       LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout     LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__257/I                                        LocalMux                       0              5159   5890  RISE       1
I__257/O                                        LocalMux                     330              5489   5890  RISE       1
I__263/I                                        InMux                          0              5489   5890  RISE       1
I__263/O                                        InMux                        259              5749   5890  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/in3    LogicCell40_SEQ_MODE_0000      0              5749   5890  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/ltout  LogicCell40_SEQ_MODE_0000    267              6015   6528  RISE       1
I__209/I                                        CascadeMux                     0              6015   6528  RISE       1
I__209/O                                        CascadeMux                     0              6015   6528  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in2             LogicCell40_SEQ_MODE_1000      0              6015   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/sr
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/sr
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/sr
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/sr
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/sr
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/sr
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/sr
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/sr
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__702/I                                                     SRMux                          0              5721   6528  RISE       1
I__702/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/sr
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/sr
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/sr
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/sr
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/sr
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/sr
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/sr
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/sr
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__147/I                                                     LocalMux                       0              3455   6528  RISE       1
I__147/O                                                     LocalMux                     330              3785   6528  RISE       1
I__148/I                                                     InMux                          0              3785   6528  RISE       1
I__148/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__151/I                                                     LocalMux                       0              4360   6528  RISE       1
I__151/O                                                     LocalMux                     330              4690   6528  RISE       1
I__152/I                                                     IoInMux                        0              4690   6528  RISE       1
I__152/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__699/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__699/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__700/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__700/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__703/I                                                     SRMux                          0              5721   6528  RISE       1
I__703/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in0
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Setup Constraint : 10000p
Path slack       : 6696p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                     Odrv4                          0              3455   4649  RISE       1
I__213/O                                     Odrv4                        351              3806   4649  RISE       1
I__215/I                                     LocalMux                       0              3806   4649  RISE       1
I__215/O                                     LocalMux                     330              4136   4649  RISE       1
I__217/I                                     InMux                          0              4136   4649  RISE       1
I__217/O                                     InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout  LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                     CascadeMux                     0              4781   4649  FALL       1
I__225/O                                     CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2    LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__255/I                                     LocalMux                       0              5159   4999  RISE       1
I__255/O                                     LocalMux                     330              5489   4999  RISE       1
I__260/I                                     InMux                          0              5489   6697  RISE       1
I__260/O                                     InMux                        259              5749   6697  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/in0           LogicCell40_SEQ_MODE_1000      0              5749   6697  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 6696p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                     Odrv4                          0              3455   4649  RISE       1
I__213/O                                     Odrv4                        351              3806   4649  RISE       1
I__215/I                                     LocalMux                       0              3806   4649  RISE       1
I__215/O                                     LocalMux                     330              4136   4649  RISE       1
I__217/I                                     InMux                          0              4136   4649  RISE       1
I__217/O                                     InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout  LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                     CascadeMux                     0              4781   4649  FALL       1
I__225/O                                     CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2    LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__257/I                                     LocalMux                       0              5159   5890  RISE       1
I__257/O                                     LocalMux                     330              5489   5890  RISE       1
I__264/I                                     InMux                          0              5489   6697  RISE       1
I__264/O                                     InMux                        259              5749   6697  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/in0             LogicCell40_SEQ_MODE_1000      0              5749   6697  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_18_29_1/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in0
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Setup Constraint : 10000p
Path slack       : 6710p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_18_29_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3148  RISE       3
I__736/I                                      Odrv4                          0              3455   3148  RISE       1
I__736/O                                      Odrv4                        351              3806   3148  RISE       1
I__738/I                                      LocalMux                       0              3806   3148  RISE       1
I__738/O                                      LocalMux                     330              4136   3148  RISE       1
I__741/I                                      InMux                          0              4136   4712  RISE       1
I__741/O                                      InMux                        259              4395   4712  RISE       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_17_28_6/in1    LogicCell40_SEQ_MODE_0000      0              4395   4712  RISE       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_17_28_6/lcout  LogicCell40_SEQ_MODE_0000    400              4795   4712  RISE       5
I__598/I                                      Odrv4                          0              4795   4964  RISE       1
I__598/O                                      Odrv4                        351              5145   4964  RISE       1
I__601/I                                      LocalMux                       0              5145   4964  RISE       1
I__601/O                                      LocalMux                     330              5475   4964  RISE       1
I__606/I                                      InMux                          0              5475   6711  RISE       1
I__606/O                                      InMux                        259              5735   6711  RISE       1
click_dtct.M_last_q_LC_17_26_2/in0            LogicCell40_SEQ_MODE_1000      0              5735   6711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Setup Constraint : 10000p
Path slack       : 6710p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__542/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__542/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__549/I                                        LocalMux                       0              5145   6711  RISE       1
I__549/O                                        LocalMux                     330              5475   6711  RISE       1
I__553/I                                        InMux                          0              5475   6711  RISE       1
I__553/O                                        InMux                        259              5735   6711  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in0                LogicCell40_SEQ_MODE_1000      0              5735   6711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 6710p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__543/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__543/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__550/I                                        LocalMux                       0              5145   6711  RISE       1
I__550/O                                        LocalMux                     330              5475   6711  RISE       1
I__556/I                                        InMux                          0              5475   6711  RISE       1
I__556/O                                        InMux                        259              5735   6711  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/in0                LogicCell40_SEQ_MODE_1000      0              5735   6711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Setup Constraint : 10000p
Path slack       : 6710p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__542/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__542/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__549/I                                        LocalMux                       0              5145   6711  RISE       1
I__549/O                                        LocalMux                     330              5475   6711  RISE       1
I__554/I                                        InMux                          0              5475   6711  RISE       1
I__554/O                                        InMux                        259              5735   6711  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/in0                LogicCell40_SEQ_MODE_1000      0              5735   6711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Setup Constraint : 10000p
Path slack       : 6710p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__543/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__543/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__550/I                                        LocalMux                       0              5145   6711  RISE       1
I__550/O                                        LocalMux                     330              5475   6711  RISE       1
I__557/I                                        InMux                          0              5475   6711  RISE       1
I__557/O                                        InMux                        259              5735   6711  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/in0                LogicCell40_SEQ_MODE_1000      0              5735   6711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 6767p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5615   5357  RISE       2
I__194/I                                      InMux                          0              5615   6767  RISE       1
I__194/O                                      InMux                        259              5875   6767  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/in3              LogicCell40_SEQ_MODE_1000      0              5875   6767  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/sr
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Setup Constraint : 10000p
Path slack       : 6774p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__542/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__542/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__548/I                                        LocalMux                       0              5145   6774  RISE       1
I__548/O                                        LocalMux                     330              5475   6774  RISE       1
I__552/I                                        SRMux                          0              5475   6774  RISE       1
I__552/O                                        SRMux                        463              5938   6774  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/sr                 LogicCell40_SEQ_MODE_1001      0              5938   6774  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 6780p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__543/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__543/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__551/I                                        LocalMux                       0              5145   6781  RISE       1
I__551/O                                        LocalMux                     330              5475   6781  RISE       1
I__558/I                                        InMux                          0              5475   6781  RISE       1
I__558/O                                        InMux                        259              5735   6781  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/in1                LogicCell40_SEQ_MODE_1000      0              5735   6781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Setup Constraint : 10000p
Path slack       : 6780p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__535/I                                        Odrv4                          0              4444   6711  RISE       1
I__535/O                                        Odrv4                        351              4795   6711  RISE       1
I__542/I                                        Span4Mux_v                     0              4795   6711  RISE       1
I__542/O                                        Span4Mux_v                   351              5145   6711  RISE       1
I__549/I                                        LocalMux                       0              5145   6711  RISE       1
I__549/O                                        LocalMux                     330              5475   6711  RISE       1
I__555/I                                        InMux                          0              5475   6781  RISE       1
I__555/O                                        InMux                        259              5735   6781  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/in1                LogicCell40_SEQ_MODE_1000      0              5735   6781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Setup Constraint : 10000p
Path slack       : 6893p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                     Odrv4                          0              3455   4649  RISE       1
I__213/O                                     Odrv4                        351              3806   4649  RISE       1
I__215/I                                     LocalMux                       0              3806   4649  RISE       1
I__215/O                                     LocalMux                     330              4136   4649  RISE       1
I__217/I                                     InMux                          0              4136   4649  RISE       1
I__217/O                                     InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout  LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                     CascadeMux                     0              4781   4649  FALL       1
I__225/O                                     CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2    LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__258/I                                     LocalMux                       0              5159   6893  RISE       1
I__258/O                                     LocalMux                     330              5489   6893  RISE       1
I__265/I                                     InMux                          0              5489   6893  RISE       1
I__265/O                                     InMux                        259              5749   6893  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/in3             LogicCell40_SEQ_MODE_1000      0              5749   6893  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Setup Constraint : 10000p
Path slack       : 6893p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                     Odrv4                          0              3455   4649  RISE       1
I__213/O                                     Odrv4                        351              3806   4649  RISE       1
I__215/I                                     LocalMux                       0              3806   4649  RISE       1
I__215/O                                     LocalMux                     330              4136   4649  RISE       1
I__217/I                                     InMux                          0              4136   4649  RISE       1
I__217/O                                     InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout  LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                     CascadeMux                     0              4781   4649  FALL       1
I__225/O                                     CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2    LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    379              5159   4649  RISE       7
I__255/I                                     LocalMux                       0              5159   4999  RISE       1
I__255/O                                     LocalMux                     330              5489   4999  RISE       1
I__261/I                                     InMux                          0              5489   6893  RISE       1
I__261/O                                     InMux                        259              5749   6893  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in3          LogicCell40_SEQ_MODE_1000      0              5749   6893  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : M_count_q_1_LC_18_25_0/in0
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 7054p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/ltout  LogicCell40_SEQ_MODE_0000    379              4423   6262  FALL       1
I__395/I                                        CascadeMux                     0              4423   6262  FALL       1
I__395/O                                        CascadeMux                     0              4423   6262  FALL       1
M_count_q_RNI2B741_0_LC_18_24_4/in2             LogicCell40_SEQ_MODE_0000      0              4423   6262  FALL       1
M_count_q_RNI2B741_0_LC_18_24_4/lcout           LogicCell40_SEQ_MODE_0000    379              4802   6262  RISE       2
I__392/I                                        LocalMux                       0              4802   7054  RISE       1
I__392/O                                        LocalMux                     330              5131   7054  RISE       1
I__394/I                                        InMux                          0              5131   7054  RISE       1
I__394/O                                        InMux                        259              5391   7054  RISE       1
M_count_q_1_LC_18_25_0/in0                      LogicCell40_SEQ_MODE_1000      0              5391   7054  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : M_count_q_4_LC_18_25_4/in2
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 7145p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__532/I                                        LocalMux                       0              4444   5217  RISE       1
I__532/O                                        LocalMux                     330              4774   5217  RISE       1
I__538/I                                        InMux                          0              4774   5217  RISE       1
I__538/O                                        InMux                        259              5033   5217  RISE       1
M_count_q_RNIF6FD2_1_LC_18_25_3/in0             LogicCell40_SEQ_MODE_0000      0              5033   5217  RISE       1
M_count_q_RNIF6FD2_1_LC_18_25_3/ltout           LogicCell40_SEQ_MODE_0000    365              5398   7146  RISE       1
I__635/I                                        CascadeMux                     0              5398   7146  RISE       1
I__635/O                                        CascadeMux                     0              5398   7146  RISE       1
M_count_q_4_LC_18_25_4/in2                      LogicCell40_SEQ_MODE_1000      0              5398   7146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Setup Constraint : 10000p
Path slack       : 7159p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__433/I                                      Odrv4                          0              4444   5357  RISE       1
I__433/O                                      Odrv4                        351              4795   5357  RISE       1
I__435/I                                      LocalMux                       0              4795   5357  RISE       1
I__435/O                                      LocalMux                     330              5124   5357  RISE       1
I__437/I                                      InMux                          0              5124   5357  RISE       1
I__437/O                                      InMux                        259              5384   5357  RISE       1
I__438/I                                      CascadeMux                     0              5384   5357  RISE       1
I__438/O                                      CascadeMux                     0              5384   5357  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5384   7160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Setup Constraint : 10000p
Path slack       : 7363p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__420/I                                        LocalMux                       0              3455   7363  RISE       1
I__420/O                                        LocalMux                     330              3785   7363  RISE       1
I__427/I                                        InMux                          0              3785   7363  RISE       1
I__427/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7363  RISE       2
I__206/I                                        LocalMux                       0              4493   7363  RISE       1
I__206/O                                        LocalMux                     330              4823   7363  RISE       1
I__208/I                                        InMux                          0              4823   7363  RISE       1
I__208/O                                        InMux                        259              5082   7363  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/in0                LogicCell40_SEQ_MODE_1000      0              5082   7363  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__536/I                                        LocalMux                       0              4444   7412  RISE       1
I__536/O                                        LocalMux                     330              4774   7412  RISE       1
I__544/I                                        InMux                          0              4774   7412  RISE       1
I__544/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in0
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__537/I                                        LocalMux                       0              4444   7412  RISE       1
I__537/O                                        LocalMux                     330              4774   7412  RISE       1
I__547/I                                        InMux                          0              4774   7412  RISE       1
I__547/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/in0              LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__536/I                                        LocalMux                       0              4444   7412  RISE       1
I__536/O                                        LocalMux                     330              4774   7412  RISE       1
I__545/I                                        InMux                          0              4774   7412  RISE       1
I__545/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in0             LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__420/I                                        LocalMux                       0              3455   7363  RISE       1
I__420/O                                        LocalMux                     330              3785   7363  RISE       1
I__427/I                                        InMux                          0              3785   7363  RISE       1
I__427/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7363  RISE       2
I__205/I                                        LocalMux                       0              4493   7433  RISE       1
I__205/O                                        LocalMux                     330              4823   7433  RISE       1
I__207/I                                        InMux                          0              4823   7433  RISE       1
I__207/O                                        InMux                        259              5082   7433  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/in1                LogicCell40_SEQ_MODE_1000      0              5082   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in1
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__472/I                                     LocalMux                       0              3455   5105  RISE       1
I__472/O                                     LocalMux                     330              3785   5105  RISE       1
I__475/I                                     InMux                          0              3785   5105  RISE       1
I__475/O                                     InMux                        259              4044   5105  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_17_26_3/in0    LogicCell40_SEQ_MODE_0000      0              4044   5105  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_17_26_3/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5105  RISE       4
I__611/I                                     LocalMux                       0              4493   7433  RISE       1
I__611/O                                     LocalMux                     330              4823   7433  RISE       1
I__615/I                                     InMux                          0              4823   7433  RISE       1
I__615/O                                     InMux                        259              5082   7433  RISE       1
click_dtct.M_last_q_LC_17_26_2/in1           LogicCell40_SEQ_MODE_1000      0              5082   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Setup Constraint : 10000p
Path slack       : 7454p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4649  RISE       2
I__213/I                                     Odrv4                          0              3455   4649  RISE       1
I__213/O                                     Odrv4                        351              3806   4649  RISE       1
I__215/I                                     LocalMux                       0              3806   4649  RISE       1
I__215/O                                     LocalMux                     330              4136   4649  RISE       1
I__217/I                                     InMux                          0              4136   4649  RISE       1
I__217/O                                     InMux                        259              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4649  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_17_23_1/ltout  LogicCell40_SEQ_MODE_0000    386              4781   4649  FALL       1
I__225/I                                     CascadeMux                     0              4781   4649  FALL       1
I__225/O                                     CascadeMux                     0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in2    LogicCell40_SEQ_MODE_0000      0              4781   4649  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/ltout  LogicCell40_SEQ_MODE_0000    309              5089   7454  RISE       1
I__220/I                                     CascadeMux                     0              5089   7454  RISE       1
I__220/O                                     CascadeMux                     0              5089   7454  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/in2             LogicCell40_SEQ_MODE_1000      0              5089   7454  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in1
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__536/I                                        LocalMux                       0              4444   7412  RISE       1
I__536/O                                        LocalMux                     330              4774   7412  RISE       1
I__546/I                                        InMux                          0              4774   7482  RISE       1
I__546/O                                        InMux                        259              5033   7482  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in1             LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__397/I                                      LocalMux                       0              3455   5357  RISE       1
I__397/O                                      LocalMux                     330              3785   5357  RISE       1
I__403/I                                      InMux                          0              3785   5357  RISE       1
I__403/O                                      InMux                        259              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   5357  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5357  RISE       2
I__434/I                                      LocalMux                       0              4444   7608  RISE       1
I__434/O                                      LocalMux                     330              4774   7608  RISE       1
I__436/I                                      InMux                          0              4774   7608  RISE       1
I__436/O                                      InMux                        259              5033   7608  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in3              LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : M_count_q_0_LC_18_25_6/in3
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__417/I                                        LocalMux                       0              3455   5217  RISE       1
I__417/O                                        LocalMux                     330              3785   5217  RISE       1
I__422/I                                        InMux                          0              3785   5217  RISE       1
I__422/O                                        InMux                        259              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5217  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5217  RISE      15
I__532/I                                        LocalMux                       0              4444   5217  RISE       1
I__532/O                                        LocalMux                     330              4774   5217  RISE       1
I__539/I                                        InMux                          0              4774   7608  RISE       1
I__539/O                                        InMux                        259              5033   7608  RISE       1
M_count_q_0_LC_18_25_6/in3                      LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_2_LC_16_25_6/sr
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__500/I                                 Odrv4                          0              3455   7763  RISE       1
I__500/O                                 Odrv4                        351              3806   7763  RISE       1
I__505/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__505/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__510/I                                 LocalMux                       0              4157   7763  RISE       1
I__510/O                                 LocalMux                     330              4486   7763  RISE       1
I__513/I                                 SRMux                          0              4486   7763  RISE       1
I__513/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_2_LC_16_25_6/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_7_LC_16_25_2/sr
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__500/I                                 Odrv4                          0              3455   7763  RISE       1
I__500/O                                 Odrv4                        351              3806   7763  RISE       1
I__505/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__505/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__510/I                                 LocalMux                       0              4157   7763  RISE       1
I__510/O                                 LocalMux                     330              4486   7763  RISE       1
I__513/I                                 SRMux                          0              4486   7763  RISE       1
I__513/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_7_LC_16_25_2/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_5_LC_16_25_1/sr
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__500/I                                 Odrv4                          0              3455   7763  RISE       1
I__500/O                                 Odrv4                        351              3806   7763  RISE       1
I__505/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__505/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__510/I                                 LocalMux                       0              4157   7763  RISE       1
I__510/O                                 LocalMux                     330              4486   7763  RISE       1
I__513/I                                 SRMux                          0              4486   7763  RISE       1
I__513/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_5_LC_16_25_1/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in1
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Setup Constraint : 10000p
Path slack       : 7769p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__400/I                              Odrv4                          0              3455   7770  RISE       1
I__400/O                              Odrv4                        351              3806   7770  RISE       1
I__409/I                              Span4Mux_v                     0              3806   7770  RISE       1
I__409/O                              Span4Mux_v                   351              4157   7770  RISE       1
I__414/I                              LocalMux                       0              4157   7770  RISE       1
I__414/O                              LocalMux                     330              4486   7770  RISE       1
I__416/I                              InMux                          0              4486   7770  RISE       1
I__416/O                              InMux                        259              4746   7770  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/in1      LogicCell40_SEQ_MODE_1001      0              4746   7770  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_6_LC_17_25_7/sr
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Setup Constraint : 10000p
Path slack       : 7812p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__499/I                                 Odrv4                          0              3455   7812  RISE       1
I__499/O                                 Odrv4                        351              3806   7812  RISE       1
I__504/I                                 Span4Mux_h                     0              3806   7812  RISE       1
I__504/O                                 Span4Mux_h                   302              4107   7812  RISE       1
I__509/I                                 LocalMux                       0              4107   7812  RISE       1
I__509/O                                 LocalMux                     330              4437   7812  RISE       1
I__512/I                                 SRMux                          0              4437   7812  RISE       1
I__512/O                                 SRMux                        463              4900   7812  RISE       1
M_count_q_6_LC_17_25_7/sr                LogicCell40_SEQ_MODE_1000      0              4900   7812  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_3_LC_17_25_4/sr
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 7812p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__499/I                                 Odrv4                          0              3455   7812  RISE       1
I__499/O                                 Odrv4                        351              3806   7812  RISE       1
I__504/I                                 Span4Mux_h                     0              3806   7812  RISE       1
I__504/O                                 Span4Mux_h                   302              4107   7812  RISE       1
I__509/I                                 LocalMux                       0              4107   7812  RISE       1
I__509/O                                 LocalMux                     330              4437   7812  RISE       1
I__512/I                                 SRMux                          0              4437   7812  RISE       1
I__512/O                                 SRMux                        463              4900   7812  RISE       1
M_count_q_3_LC_17_25_4/sr                LogicCell40_SEQ_MODE_1000      0              4900   7812  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_4/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_4/clk
Setup Constraint : 10000p
Path slack       : 7896p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       5
I__344/I                                Odrv4                          0              3455   7896  RISE       1
I__344/O                                Odrv4                        351              3806   7896  RISE       1
I__349/I                                Span4Mux_v                     0              3806   7896  RISE       1
I__349/O                                Span4Mux_v                   351              4157   7896  RISE       1
I__352/I                                LocalMux                       0              4157   7896  RISE       1
I__352/O                                LocalMux                     330              4486   7896  RISE       1
I__354/I                                InMux                          0              4486   7896  RISE       1
I__354/O                                InMux                        259              4746   7896  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/in3  LogicCell40_SEQ_MODE_1000      0              4746   7896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_24_2/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_24_2/clk
Setup Constraint : 10000p
Path slack       : 7945p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6002  RISE       5
I__517/I                                Odrv4                          0              3455   7945  RISE       1
I__517/O                                Odrv4                        351              3806   7945  RISE       1
I__522/I                                Span4Mux_h                     0              3806   7945  RISE       1
I__522/O                                Span4Mux_h                   302              4107   7945  RISE       1
I__524/I                                LocalMux                       0              4107   7945  RISE       1
I__524/O                                LocalMux                     330              4437   7945  RISE       1
I__526/I                                InMux                          0              4437   7945  RISE       1
I__526/O                                InMux                        259              4697   7945  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/in3  LogicCell40_SEQ_MODE_1000      0              4697   7945  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_24_5/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_24_5/clk
Setup Constraint : 10000p
Path slack       : 7945p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE       4
I__620/I                                Odrv4                          0              3455   7945  RISE       1
I__620/O                                Odrv4                        351              3806   7945  RISE       1
I__624/I                                Span4Mux_h                     0              3806   7945  RISE       1
I__624/O                                Span4Mux_h                   302              4107   7945  RISE       1
I__627/I                                LocalMux                       0              4107   7945  RISE       1
I__627/O                                LocalMux                     330              4437   7945  RISE       1
I__629/I                                InMux                          0              4437   7945  RISE       1
I__629/O                                InMux                        259              4697   7945  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/in3  LogicCell40_SEQ_MODE_1000      0              4697   7945  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_0_LC_18_25_6/sr
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 7973p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__498/I                                 Odrv12                         0              3455   7973  RISE       1
I__498/O                                 Odrv12                       491              3946   7973  RISE       1
I__503/I                                 LocalMux                       0              3946   7973  RISE       1
I__503/O                                 LocalMux                     330              4276   7973  RISE       1
I__508/I                                 SRMux                          0              4276   7973  RISE       1
I__508/O                                 SRMux                        463              4739   7973  RISE       1
M_count_q_0_LC_18_25_6/sr                LogicCell40_SEQ_MODE_1000      0              4739   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_4_LC_18_25_4/sr
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 7973p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__498/I                                 Odrv12                         0              3455   7973  RISE       1
I__498/O                                 Odrv12                       491              3946   7973  RISE       1
I__503/I                                 LocalMux                       0              3946   7973  RISE       1
I__503/O                                 LocalMux                     330              4276   7973  RISE       1
I__508/I                                 SRMux                          0              4276   7973  RISE       1
I__508/O                                 SRMux                        463              4739   7973  RISE       1
M_count_q_4_LC_18_25_4/sr                LogicCell40_SEQ_MODE_1000      0              4739   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_1_LC_18_25_0/sr
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 7973p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__498/I                                 Odrv12                         0              3455   7973  RISE       1
I__498/O                                 Odrv12                       491              3946   7973  RISE       1
I__503/I                                 LocalMux                       0              3946   7973  RISE       1
I__503/O                                 LocalMux                     330              4276   7973  RISE       1
I__508/I                                 SRMux                          0              4276   7973  RISE       1
I__508/O                                 SRMux                        463              4739   7973  RISE       1
M_count_q_1_LC_18_25_0/sr                LogicCell40_SEQ_MODE_1000      0              4739   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : M_count_q_2_LC_16_25_6/in0
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5904  RISE       5
I__361/I                      Odrv4                          0              3455   5904  RISE       1
I__361/O                      Odrv4                        351              3806   5904  RISE       1
I__366/I                      LocalMux                       0              3806   8050  RISE       1
I__366/O                      LocalMux                     330              4136   8050  RISE       1
I__371/I                      InMux                          0              4136   8050  RISE       1
I__371/O                      InMux                        259              4395   8050  RISE       1
M_count_q_2_LC_16_25_6/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : M_count_q_4_LC_18_25_4/in0
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE       4
I__619/I                      Odrv4                          0              3455   8050  RISE       1
I__619/O                      Odrv4                        351              3806   8050  RISE       1
I__623/I                      LocalMux                       0              3806   8050  RISE       1
I__623/O                      LocalMux                     330              4136   8050  RISE       1
I__626/I                      InMux                          0              4136   8050  RISE       1
I__626/O                      InMux                        259              4395   8050  RISE       1
M_count_q_4_LC_18_25_4/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_18_28_6/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/in1
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_18_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4032  RISE       3
I__760/I                              Odrv4                          0              3455   4032  RISE       1
I__760/O                              Odrv4                        351              3806   4032  RISE       1
I__763/I                              LocalMux                       0              3806   7026  RISE       1
I__763/O                              LocalMux                     330              4136   7026  RISE       1
I__765/I                              InMux                          0              4136   7026  RISE       1
I__765/O                              InMux                        259              4395   7026  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_7_LC_18_27_7/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/in1
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_7_LC_18_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3085  RISE       3
I__676/I                             Odrv4                          0              3455   3085  RISE       1
I__676/O                             Odrv4                        351              3806   3085  RISE       1
I__679/I                             LocalMux                       0              3806   5946  RISE       1
I__679/O                             LocalMux                     330              4136   5946  RISE       1
I__682/I                             InMux                          0              4136   5946  RISE       1
I__682/O                             InMux                        259              4395   5946  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__420/I                                        LocalMux                       0              3455   7363  RISE       1
I__420/O                                        LocalMux                     330              3785   7363  RISE       1
I__427/I                                        InMux                          0              3785   7363  RISE       1
I__427/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__204/I                                        CascadeMux                     0              4409   8134  RISE       1
I__204/O                                        CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/in2                LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in2
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 8148p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__496/I                                 Odrv4                          0              3455   8148  RISE       1
I__496/O                                 Odrv4                        351              3806   8148  RISE       1
I__501/I                                 LocalMux                       0              3806   8148  RISE       1
I__501/O                                 LocalMux                     330              4136   8148  RISE       1
I__506/I                                 InMux                          0              4136   8148  RISE       1
I__506/O                                 InMux                        259              4395   8148  RISE       1
I__511/I                                 CascadeMux                     0              4395   8148  RISE       1
I__511/O                                 CascadeMux                     0              4395   8148  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/in2       LogicCell40_SEQ_MODE_1000      0              4395   8148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in3
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__421/I                              Odrv4                          0              3455   8247  RISE       1
I__421/O                              Odrv4                        351              3806   8247  RISE       1
I__429/I                              LocalMux                       0              3806   8247  RISE       1
I__429/O                              LocalMux                     330              4136   8247  RISE       1
I__430/I                              InMux                          0              4136   8247  RISE       1
I__430/O                              InMux                        259              4395   8247  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/in3      LogicCell40_SEQ_MODE_1001      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in3
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7763  RISE      10
I__497/I                                 Odrv4                          0              3455   8247  RISE       1
I__497/O                                 Odrv4                        351              3806   8247  RISE       1
I__502/I                                 LocalMux                       0              3806   8247  RISE       1
I__502/O                                 LocalMux                     330              4136   8247  RISE       1
I__507/I                                 InMux                          0              4136   8247  RISE       1
I__507/O                                 InMux                        259              4395   8247  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/in3       LogicCell40_SEQ_MODE_1000      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       4
I__279/I                               LocalMux                       0              3455   8401  RISE       1
I__279/O                               LocalMux                     330              3785   8401  RISE       1
I__283/I                               InMux                          0              3785   8401  RISE       1
I__283/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : M_count_q_7_LC_16_25_2/in0
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       3
I__162/I                      LocalMux                       0              3455   8401  RISE       1
I__162/O                      LocalMux                     330              3785   8401  RISE       1
I__165/I                      InMux                          0              3785   8401  RISE       1
I__165/O                      InMux                        259              4044   8401  RISE       1
M_count_q_7_LC_16_25_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : M_count_q_3_LC_17_25_4/in0
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5904  RISE       5
I__362/I                      LocalMux                       0              3455   8401  RISE       1
I__362/O                      LocalMux                     330              3785   8401  RISE       1
I__367/I                      InMux                          0              3785   8401  RISE       1
I__367/O                      InMux                        259              4044   8401  RISE       1
M_count_q_3_LC_17_25_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__419/I                              LocalMux                       0              3455   6788  RISE       1
I__419/O                              LocalMux                     330              3785   6788  RISE       1
I__425/I                              InMux                          0              3785   8401  RISE       1
I__425/O                              InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in0   LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : M_count_q_0_LC_18_25_6/in0
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6002  RISE       5
I__516/I                      LocalMux                       0              3455   8401  RISE       1
I__516/O                      LocalMux                     330              3785   8401  RISE       1
I__521/I                      InMux                          0              3785   8401  RISE       1
I__521/O                      InMux                        259              4044   8401  RISE       1
M_count_q_0_LC_18_25_6/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_19_LC_18_29_3/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in1
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_19_LC_18_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__723/I                              LocalMux                       0              3455   8471  RISE       1
I__723/O                              LocalMux                     330              3785   8471  RISE       1
I__726/I                              InMux                          0              3785   8471  RISE       1
I__726/O                              InMux                        259              4044   8471  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_18_29_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/in1
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_18_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3632  RISE       3
I__731/I                              LocalMux                       0              3455   8078  RISE       1
I__731/O                              LocalMux                     330              3785   8078  RISE       1
I__734/I                              InMux                          0              3785   8078  RISE       1
I__734/O                              InMux                        259              4044   8078  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_18_29_0/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/in1
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_18_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3218  RISE       3
I__744/I                              LocalMux                       0              3455   7826  RISE       1
I__744/O                              LocalMux                     330              3785   7826  RISE       1
I__746/I                              InMux                          0              3785   7826  RISE       1
I__746/O                              InMux                        259              4044   7826  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_18_28_7/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/in1
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_18_28_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4088  RISE       3
I__753/I                              LocalMux                       0              3455   7503  RISE       1
I__753/O                              LocalMux                     330              3785   7503  RISE       1
I__756/I                              InMux                          0              3785   7503  RISE       1
I__756/O                              InMux                        259              4044   7503  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_18_28_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/in1
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_18_28_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3211  RISE       3
I__639/I                              LocalMux                       0              3455   7124  RISE       1
I__639/O                              LocalMux                     330              3785   7124  RISE       1
I__642/I                              InMux                          0              3785   7124  RISE       1
I__642/O                              InMux                        259              4044   7124  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_18_28_3/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/in1
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_18_28_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3856  RISE       3
I__646/I                              LocalMux                       0              3455   6998  RISE       1
I__646/O                              LocalMux                     330              3785   6998  RISE       1
I__649/I                              InMux                          0              3785   6998  RISE       1
I__649/O                              InMux                        259              4044   6998  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_18_28_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/in1
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_18_28_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3435  RISE       3
I__653/I                              LocalMux                       0              3455   6872  RISE       1
I__653/O                              LocalMux                     330              3785   6872  RISE       1
I__656/I                              InMux                          0              3785   6872  RISE       1
I__656/O                              InMux                        259              4044   6872  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_18_28_1/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/in1
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_18_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3751  RISE       3
I__663/I                             LocalMux                       0              3455   6746  RISE       1
I__663/O                             LocalMux                     330              3785   6746  RISE       1
I__666/I                             InMux                          0              3785   6746  RISE       1
I__666/O                             InMux                        259              4044   6746  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_18_28_0/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/in1
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_18_28_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__670/I                             LocalMux                       0              3455   6620  RISE       1
I__670/O                             LocalMux                     330              3785   6620  RISE       1
I__673/I                             InMux                          0              3785   6620  RISE       1
I__673/O                             InMux                        259              4044   6620  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_18_27_6/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/in1
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_18_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3365  RISE       3
I__688/I                             LocalMux                       0              3455   6171  RISE       1
I__688/O                             LocalMux                     330              3785   6171  RISE       1
I__691/I                             InMux                          0              3785   6171  RISE       1
I__691/O                             InMux                        259              4044   6171  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_18_27_5/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/in1
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_18_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3414  RISE       3
I__695/I                             LocalMux                       0              3455   6044  RISE       1
I__695/O                             LocalMux                     330              3785   6044  RISE       1
I__698/I                             InMux                          0              3785   6044  RISE       1
I__698/O                             InMux                        259              4044   6044  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_18_27_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/in1
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_18_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3499  RISE       3
I__456/I                             LocalMux                       0              3455   5918  RISE       1
I__456/O                             LocalMux                     330              3785   5918  RISE       1
I__459/I                             InMux                          0              3785   5918  RISE       1
I__459/O                             InMux                        259              4044   5918  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_18_27_3/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/in1
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_18_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3134  RISE       3
I__463/I                             LocalMux                       0              3455   5792  RISE       1
I__463/O                             LocalMux                     330              3785   5792  RISE       1
I__466/I                             InMux                          0              3785   5792  RISE       1
I__466/O                             InMux                        259              4044   5792  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_18_27_1/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/in1
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_18_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3463  RISE       3
I__481/I                             LocalMux                       0              3455   5539  RISE       1
I__481/O                             LocalMux                     330              3785   5539  RISE       1
I__484/I                             InMux                          0              3785   5539  RISE       1
I__484/O                             InMux                        259              4044   5539  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_18_27_0/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in1
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_18_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__487/I                             LocalMux                       0              3455   5413  RISE       1
I__487/O                             LocalMux                     330              3785   5413  RISE       1
I__490/I                             InMux                          0              3785   5413  RISE       1
I__490/O                             InMux                        259              4044   5413  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : M_count_q_7_LC_16_25_2/in1
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8471  RISE       4
I__298/I                      LocalMux                       0              3455   8471  RISE       1
I__298/O                      LocalMux                     330              3785   8471  RISE       1
I__302/I                      InMux                          0              3785   8471  RISE       1
I__302/O                      InMux                        259              4044   8471  RISE       1
M_count_q_7_LC_16_25_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : M_count_q_3_LC_17_25_4/in1
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5897  RISE       4
I__380/I                      LocalMux                       0              3455   8471  RISE       1
I__380/O                      LocalMux                     330              3785   8471  RISE       1
I__384/I                      InMux                          0              3785   8471  RISE       1
I__384/O                      InMux                        259              4044   8471  RISE       1
M_count_q_3_LC_17_25_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE       5
I__247/I                               LocalMux                       0              3455   6346  RISE       1
I__247/O                               LocalMux                     330              3785   6346  RISE       1
I__251/I                               InMux                          0              3785   8471  RISE       1
I__251/O                               InMux                        259              4044   8471  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_17_22_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_17_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5364  RISE       2
I__227/I                            LocalMux                       0              3455   7174  RISE       1
I__227/O                            LocalMux                     330              3785   7174  RISE       1
I__229/I                            InMux                          0              3785   7174  RISE       1
I__229/O                            InMux                        259              4044   7174  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5448  RISE       2
I__222/I                            LocalMux                       0              3455   7047  RISE       1
I__222/O                            LocalMux                     330              3785   7047  RISE       1
I__224/I                            InMux                          0              3785   7047  RISE       1
I__224/O                            InMux                        259              4044   7047  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_17_22_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_17_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5112  RISE       2
I__180/I                            LocalMux                       0              3455   6795  RISE       1
I__180/O                            LocalMux                     330              3785   6795  RISE       1
I__182/I                            InMux                          0              3785   6795  RISE       1
I__182/O                            InMux                        259              4044   6795  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_17_22_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_17_22_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5041  RISE       2
I__184/I                            LocalMux                       0              3455   6669  RISE       1
I__184/O                            LocalMux                     330              3785   6669  RISE       1
I__186/I                            InMux                          0              3785   6669  RISE       1
I__186/O                            InMux                        259              4044   6669  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : M_count_q_5_LC_16_25_1/in1
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       5
I__311/I                      LocalMux                       0              3455   8471  RISE       1
I__311/O                      LocalMux                     330              3785   8471  RISE       1
I__316/I                      InMux                          0              3785   8471  RISE       1
I__316/O                      InMux                        259              4044   8471  RISE       1
M_count_q_5_LC_16_25_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : M_count_q_6_LC_17_25_7/in1
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8471  RISE       4
I__299/I                      LocalMux                       0              3455   8471  RISE       1
I__299/O                      LocalMux                     330              3785   8471  RISE       1
I__303/I                      InMux                          0              3785   8471  RISE       1
I__303/O                      InMux                        259              4044   8471  RISE       1
M_count_q_6_LC_17_25_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_0/in1
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       5
I__313/I                                LocalMux                       0              3455   8471  RISE       1
I__313/O                                LocalMux                     330              3785   8471  RISE       1
I__318/I                                InMux                          0              3785   8471  RISE       1
I__318/O                                InMux                        259              4044   8471  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/in1  LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in1
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5217  RISE       8
I__419/I                              LocalMux                       0              3455   6788  RISE       1
I__419/O                              LocalMux                     330              3785   6788  RISE       1
I__426/I                              InMux                          0              3785   8471  RISE       1
I__426/O                              InMux                        259              4044   8471  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/in1
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__473/I                             LocalMux                       0              3455   5666  RISE       1
I__473/O                             LocalMux                     330              3785   5666  RISE       1
I__476/I                             InMux                          0              3785   5666  RISE       1
I__476/O                             InMux                        259              4044   5666  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_18_29_1/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/in1
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_18_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3148  RISE       3
I__737/I                              LocalMux                       0              3455   7952  RISE       1
I__737/O                              LocalMux                     330              3785   7952  RISE       1
I__739/I                              InMux                          0              3785   7952  RISE       1
I__739/O                              InMux                        259              4044   7952  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/in1
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__770/I                              LocalMux                       0              3455   7251  RISE       1
I__770/O                              LocalMux                     330              3785   7251  RISE       1
I__773/I                              InMux                          0              3785   7251  RISE       1
I__773/O                              InMux                        259              4044   7251  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : M_count_q_1_LC_18_25_0/in2
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       5
I__342/I                      LocalMux                       0              3455   6339  RISE       1
I__342/O                      LocalMux                     330              3785   6339  RISE       1
I__347/I                      InMux                          0              3785   8499  RISE       1
I__347/O                      InMux                        259              4044   8499  RISE       1
I__351/I                      CascadeMux                     0              4044   8499  RISE       1
I__351/O                      CascadeMux                     0              4044   8499  RISE       1
M_count_q_1_LC_18_25_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in2
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__398/I                              LocalMux                       0              3455   6451  RISE       1
I__398/O                              LocalMux                     330              3785   6451  RISE       1
I__406/I                              InMux                          0              3785   8499  RISE       1
I__406/O                              InMux                        259              4044   8499  RISE       1
I__411/I                              CascadeMux                     0              4044   8499  RISE       1
I__411/O                              CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5301  RISE       9
I__401/I                              LocalMux                       0              3455   8499  RISE       1
I__401/O                              LocalMux                     330              3785   8499  RISE       1
I__410/I                              InMux                          0              3785   8499  RISE       1
I__410/O                              InMux                        259              4044   8499  RISE       1
I__415/I                              CascadeMux                     0              4044   8499  RISE       1
I__415/O                              CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in2   LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_18_22_6/lcout
Path End         : reset_cond.M_stage_q_1_LC_18_22_4/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_18_22_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_18_22_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_18_22_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__439/I                                 LocalMux                       0              3455   8597  RISE       1
I__439/O                                 LocalMux                     330              3785   8597  RISE       1
I__440/I                                 InMux                          0              3785   8597  RISE       1
I__440/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_18_22_4/lcout
Path End         : reset_cond.M_stage_q_2_LC_18_22_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_18_22_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_18_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__327/I                                 LocalMux                       0              3455   8597  RISE       1
I__327/O                                 LocalMux                     330              3785   8597  RISE       1
I__328/I                                 InMux                          0              3785   8597  RISE       1
I__328/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_18_22_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_18_22_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_18_22_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_18_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__451/I                                 LocalMux                       0              3455   8597  RISE       1
I__451/O                                 LocalMux                     330              3785   8597  RISE       1
I__452/I                                 InMux                          0              3785   8597  RISE       1
I__452/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_17_23_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_17_23_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6255  RISE       6
I__270/I                               LocalMux                       0              3455   8597  RISE       1
I__270/O                               LocalMux                     330              3785   8597  RISE       1
I__276/I                               InMux                          0              3785   8597  RISE       1
I__276/O                               InMux                        259              4044   8597  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_0_LC_16_31_0/lcout
Path End         : btn_cond.sync.M_pipe_q_1_LC_16_32_4/in3
Capture Clock    : btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__719/I                                          ClkMux                         0              2607  RISE       1
I__719/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_0_LC_16_31_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__149/I                                   LocalMux                       0              3455   8597  RISE       1
I__149/O                                   LocalMux                     330              3785   8597  RISE       1
I__150/I                                   InMux                          0              3785   8597  RISE       1
I__150/O                                   InMux                        259              4044   8597  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_24_7/in3
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_24_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       3
I__163/I                                LocalMux                       0              3455   8597  RISE       1
I__163/O                                LocalMux                     330              3785   8597  RISE       1
I__166/I                                InMux                          0              3785   8597  RISE       1
I__166/O                                InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/in3  LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       4
I__279/I                               LocalMux                       0              3455   8401  RISE       1
I__279/O                               LocalMux                     330              3785   8401  RISE       1
I__282/I                               InMux                          0              3785   8597  RISE       1
I__282/O                               InMux                        259              4044   8597  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_24_6/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_24_6/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   8471  RISE       4
I__300/I                                LocalMux                       0              3455   8597  RISE       1
I__300/O                                LocalMux                     330              3785   8597  RISE       1
I__304/I                                InMux                          0              3785   8597  RISE       1
I__304/O                                InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/in3  LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : M_count_q_6_LC_17_25_7/in3
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       5
I__312/I                      LocalMux                       0              3455   8597  RISE       1
I__312/O                      LocalMux                     330              3785   8597  RISE       1
I__317/I                      InMux                          0              3785   8597  RISE       1
I__317/O                      InMux                        259              4044   8597  RISE       1
M_count_q_6_LC_17_25_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_1/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_1/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5904  RISE       5
I__363/I                                LocalMux                       0              3455   8597  RISE       1
I__363/O                                LocalMux                     330              3785   8597  RISE       1
I__368/I                                InMux                          0              3785   8597  RISE       1
I__368/O                                InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/in3  LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_3/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5897  RISE       4
I__381/I                                LocalMux                       0              3455   8597  RISE       1
I__381/O                                LocalMux                     330              3785   8597  RISE       1
I__385/I                                InMux                          0              3785   8597  RISE       1
I__385/O                                InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/in3  LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_18_22_6/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_18_22_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__447/I                               InMux                          0              3802   +INF  FALL       1
I__447/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_0_LC_18_22_6/in3  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_18_22_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_18_22_4/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_18_22_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3970
---------------------------------------   ---- 
End-of-path arrival time (ps)             3970
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__441/I                               Odrv12                         0              1003   +INF  FALL       1
I__441/O                               Odrv12                       540              1543   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2083   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2623   +INF  FALL       1
I__444/I                               Sp12to4                        0              2623   +INF  FALL       1
I__444/O                               Sp12to4                      449              3072   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3072   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3444   +INF  FALL       1
I__446/I                               LocalMux                       0              3444   +INF  FALL       1
I__446/O                               LocalMux                     309              3752   +INF  FALL       1
I__448/I                               InMux                          0              3752   +INF  FALL       1
I__448/O                               InMux                        217              3970   +INF  FALL       1
reset_cond.M_stage_q_1_LC_18_22_4/in1  LogicCell40_SEQ_MODE_1000      0              3970   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trigger
Path End         : btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3
Capture Clock    : btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trigger                                  cu_top_0                       0                 0   +INF  RISE       1
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
trigger_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__153/I                                 Odrv12                         0              1053   +INF  FALL       1
I__153/O                                 Odrv12                       540              1593   +INF  FALL       1
I__154/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__154/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__155/I                                 Span12Mux_h                    0              2133   +INF  FALL       1
I__155/O                                 Span12Mux_h                  540              2673   +INF  FALL       1
I__156/I                                 Sp12to4                        0              2673   +INF  FALL       1
I__156/O                                 Sp12to4                      449              3122   +INF  FALL       1
I__157/I                                 Span4Mux_v                     0              3122   +INF  FALL       1
I__157/O                                 Span4Mux_v                   372              3494   +INF  FALL       1
I__158/I                                 LocalMux                       0              3494   +INF  FALL       1
I__158/O                                 LocalMux                     309              3802   +INF  FALL       1
I__159/I                                 InMux                          0              3802   +INF  FALL       1
I__159/O                                 InMux                        217              4020   +INF  FALL       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__719/I                                          ClkMux                         0              2607  RISE       1
I__719/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : led[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__518/I                         Odrv12                         0              3455   +INF  RISE       1
I__518/O                         Odrv12                       491              3946   +INF  RISE       1
I__523/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__523/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__525/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__525/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__527/I                         Sp12to4                        0              4928   +INF  RISE       1
I__527/O                         Sp12to4                      428              5356   +INF  RISE       1
I__528/I                         Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__528/O                         Span4Mux_s3_h                231              5587   +INF  RISE       1
I__529/I                         IoSpan4Mux                     0              5587   +INF  RISE       1
I__529/O                         IoSpan4Mux                   288              5875   +INF  RISE       1
I__530/I                         LocalMux                       0              5875   +INF  RISE       1
I__530/O                         LocalMux                     330              6204   +INF  RISE       1
I__531/I                         IoInMux                        0              6204   +INF  RISE       1
I__531/O                         IoInMux                      259              6464   +INF  RISE       1
led_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6464   +INF  RISE       1
led_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8701   +INF  FALL       1
led_obuf_0_iopad/DIN             IO_PAD                         0              8701   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             11054   +INF  FALL       1
led[0]                           cu_top_0                       0             11054   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : led[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7571
-------------------------------------   ----- 
End-of-path arrival time (ps)           11026
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__621/I                         Odrv12                         0              3455   +INF  RISE       1
I__621/O                         Odrv12                       491              3946   +INF  RISE       1
I__625/I                         Span12Mux_h                    0              3946   +INF  RISE       1
I__625/O                         Span12Mux_h                  491              4437   +INF  RISE       1
I__628/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__628/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__630/I                         Sp12to4                        0              4928   +INF  RISE       1
I__630/O                         Sp12to4                      428              5356   +INF  RISE       1
I__631/I                         Span4Mux_s2_h                  0              5356   +INF  RISE       1
I__631/O                         Span4Mux_s2_h                203              5559   +INF  RISE       1
I__632/I                         IoSpan4Mux                     0              5559   +INF  RISE       1
I__632/O                         IoSpan4Mux                   288              5847   +INF  RISE       1
I__633/I                         LocalMux                       0              5847   +INF  RISE       1
I__633/O                         LocalMux                     330              6176   +INF  RISE       1
I__634/I                         IoInMux                        0              6176   +INF  RISE       1
I__634/O                         IoInMux                      259              6436   +INF  RISE       1
led_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6436   +INF  RISE       1
led_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8673   +INF  FALL       1
led_obuf_4_iopad/DIN             IO_PAD                         0              8673   +INF  FALL       1
led_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2353             11026   +INF  FALL       1
led[4]                           cu_top_0                       0             11026   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : led[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__345/I                         Odrv12                         0              3455   +INF  RISE       1
I__345/O                         Odrv12                       491              3946   +INF  RISE       1
I__350/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__350/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__353/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__353/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__355/I                         Sp12to4                        0              4928   +INF  RISE       1
I__355/O                         Sp12to4                      428              5356   +INF  RISE       1
I__356/I                         Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__356/O                         Span4Mux_s3_h                231              5587   +INF  RISE       1
I__357/I                         IoSpan4Mux                     0              5587   +INF  RISE       1
I__357/O                         IoSpan4Mux                   288              5875   +INF  RISE       1
I__358/I                         LocalMux                       0              5875   +INF  RISE       1
I__358/O                         LocalMux                     330              6204   +INF  RISE       1
I__359/I                         IoInMux                        0              6204   +INF  RISE       1
I__359/O                         IoInMux                      259              6464   +INF  RISE       1
led_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6464   +INF  RISE       1
led_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8701   +INF  FALL       1
led_obuf_1_iopad/DIN             IO_PAD                         0              8701   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             11054   +INF  FALL       1
led[1]                           cu_top_0                       0             11054   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : led[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6905
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__301/I                         Odrv12                         0              3455   +INF  RISE       1
I__301/O                         Odrv12                       491              3946   +INF  RISE       1
I__305/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__305/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__306/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__306/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__307/I                         Span12Mux_s6_h                 0              4928   +INF  RISE       1
I__307/O                         Span12Mux_s6_h               252              5181   +INF  RISE       1
I__308/I                         LocalMux                       0              5181   +INF  RISE       1
I__308/O                         LocalMux                     330              5510   +INF  RISE       1
I__309/I                         IoInMux                        0              5510   +INF  RISE       1
I__309/O                         IoInMux                      259              5770   +INF  RISE       1
led_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5770   +INF  RISE       1
led_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8007   +INF  FALL       1
led_obuf_6_iopad/DIN             IO_PAD                         0              8007   +INF  FALL       1
led_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353             10360   +INF  FALL       1
led[6]                           cu_top_0                       0             10360   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : led[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6821
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__382/I                         Odrv12                         0              3455   +INF  RISE       1
I__382/O                         Odrv12                       491              3946   +INF  RISE       1
I__386/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__386/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__387/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__387/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__388/I                         Span12Mux_s3_h                 0              4928   +INF  RISE       1
I__388/O                         Span12Mux_s3_h               168              5096   +INF  RISE       1
I__389/I                         LocalMux                       0              5096   +INF  RISE       1
I__389/O                         LocalMux                     330              5426   +INF  RISE       1
I__390/I                         IoInMux                        0              5426   +INF  RISE       1
I__390/O                         IoInMux                      259              5685   +INF  RISE       1
led_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5685   +INF  RISE       1
led_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7923   +INF  FALL       1
led_obuf_3_iopad/DIN             IO_PAD                         0              7923   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10276   +INF  FALL       1
led[3]                           cu_top_0                       0             10276   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : led[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__364/I                         Odrv12                         0              3455   +INF  RISE       1
I__364/O                         Odrv12                       491              3946   +INF  RISE       1
I__369/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__369/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__372/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__372/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__373/I                         Sp12to4                        0              4928   +INF  RISE       1
I__373/O                         Sp12to4                      428              5356   +INF  RISE       1
I__374/I                         Span4Mux_h                     0              5356   +INF  RISE       1
I__374/O                         Span4Mux_h                   302              5657   +INF  RISE       1
I__375/I                         Span4Mux_s3_h                  0              5657   +INF  RISE       1
I__375/O                         Span4Mux_s3_h                231              5889   +INF  RISE       1
I__376/I                         IoSpan4Mux                     0              5889   +INF  RISE       1
I__376/O                         IoSpan4Mux                   288              6176   +INF  RISE       1
I__377/I                         LocalMux                       0              6176   +INF  RISE       1
I__377/O                         LocalMux                     330              6506   +INF  RISE       1
I__378/I                         IoInMux                        0              6506   +INF  RISE       1
I__378/O                         IoInMux                      259              6766   +INF  RISE       1
led_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6766   +INF  RISE       1
led_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9003   +INF  FALL       1
led_obuf_2_iopad/DIN             IO_PAD                         0              9003   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             11356   +INF  FALL       1
led[2]                           cu_top_0                       0             11356   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : led[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7999
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__164/I                         Odrv12                         0              3455   +INF  RISE       1
I__164/O                         Odrv12                       491              3946   +INF  RISE       1
I__167/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__167/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__168/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__168/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__169/I                         Span12Mux_s10_h                0              4928   +INF  RISE       1
I__169/O                         Span12Mux_s10_h              428              5356   +INF  RISE       1
I__170/I                         Sp12to4                        0              5356   +INF  RISE       1
I__170/O                         Sp12to4                      428              5784   +INF  RISE       1
I__171/I                         Span4Mux_s0_v                  0              5784   +INF  RISE       1
I__171/O                         Span4Mux_s0_v                203              5987   +INF  RISE       1
I__172/I                         IoSpan4Mux                     0              5987   +INF  RISE       1
I__172/O                         IoSpan4Mux                   288              6275   +INF  RISE       1
I__173/I                         LocalMux                       0              6275   +INF  RISE       1
I__173/O                         LocalMux                     330              6604   +INF  RISE       1
I__174/I                         IoInMux                        0              6604   +INF  RISE       1
I__174/O                         IoInMux                      259              6864   +INF  RISE       1
led_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6864   +INF  RISE       1
led_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9101   +INF  FALL       1
led_obuf_7_iopad/DIN             IO_PAD                         0              9101   +INF  FALL       1
led_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2353             11454   +INF  FALL       1
led[7]                           cu_top_0                       0             11454   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : led[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__314/I                         Odrv12                         0              3455   +INF  RISE       1
I__314/O                         Odrv12                       491              3946   +INF  RISE       1
I__319/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__319/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__320/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__320/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__321/I                         Span12Mux_s9_h                 0              4928   +INF  RISE       1
I__321/O                         Span12Mux_s9_h               393              5321   +INF  RISE       1
I__322/I                         Sp12to4                        0              5321   +INF  RISE       1
I__322/O                         Sp12to4                      428              5749   +INF  RISE       1
I__323/I                         IoSpan4Mux                     0              5749   +INF  RISE       1
I__323/O                         IoSpan4Mux                   288              6036   +INF  RISE       1
I__324/I                         LocalMux                       0              6036   +INF  RISE       1
I__324/O                         LocalMux                     330              6366   +INF  RISE       1
I__325/I                         IoInMux                        0              6366   +INF  RISE       1
I__325/O                         IoInMux                      259              6625   +INF  RISE       1
led_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6625   +INF  RISE       1
led_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8863   +INF  FALL       1
led_obuf_5_iopad/DIN             IO_PAD                         0              8863   +INF  FALL       1
led_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2353             11216   +INF  FALL       1
led[5]                           cu_top_0                       0             11216   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_16_22_2/lcout
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_16_22_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__120/I                            Odrv12                         0              3455   +INF  RISE       1
I__120/O                            Odrv12                       491              3946   +INF  RISE       1
I__121/I                            Span12Mux_v                    0              3946   +INF  RISE       1
I__121/O                            Span12Mux_v                  491              4437   +INF  RISE       1
I__122/I                            Span12Mux_s9_v                 0              4437   +INF  RISE       1
I__122/O                            Span12Mux_s9_v               379              4816   +INF  RISE       1
I__123/I                            LocalMux                       0              4816   +INF  RISE       1
I__123/O                            LocalMux                     330              5145   +INF  RISE       1
I__124/I                            IoInMux                        0              5145   +INF  RISE       1
I__124/O                            IoInMux                      259              5405   +INF  RISE       1
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              5405   +INF  RISE       1
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              7642   +INF  FALL       1
usb_tx_obuf_iopad/DIN               IO_PAD                         0              7642   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2353              9995   +INF  FALL       1
usb_tx                              cu_top_0                       0              9995   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_18_22_3/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_18_22_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__449/I                               InMux                          0              3802   +INF  FALL       1
I__449/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_2_LC_18_22_3/in0  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_18_22_5/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_18_22_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__450/I                               InMux                          0              3802   +INF  FALL       1
I__450/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_3_LC_18_22_5/in0  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_19_LC_18_29_3/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in1
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_19_LC_18_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__723/I                              LocalMux                       0              3455   1066  FALL       1
I__723/O                              LocalMux                     309              3764   1066  FALL       1
I__726/I                              InMux                          0              3764   1066  FALL       1
I__726/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_19_LC_18_29_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_18_29_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/in1
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_18_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__731/I                              LocalMux                       0              3455   1066  FALL       1
I__731/O                              LocalMux                     309              3764   1066  FALL       1
I__734/I                              InMux                          0              3764   1066  FALL       1
I__734/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_18_LC_18_29_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_18_29_1/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/in1
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_18_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__737/I                              LocalMux                       0              3455   1066  FALL       1
I__737/O                              LocalMux                     309              3764   1066  FALL       1
I__739/I                              InMux                          0              3764   1066  FALL       1
I__739/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_17_LC_18_29_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_18_29_0/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/in1
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_18_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__744/I                              LocalMux                       0              3455   1066  FALL       1
I__744/O                              LocalMux                     309              3764   1066  FALL       1
I__746/I                              InMux                          0              3764   1066  FALL       1
I__746/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_16_LC_18_29_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_18_28_7/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/in1
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_18_28_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__753/I                              LocalMux                       0              3455   1066  FALL       1
I__753/O                              LocalMux                     309              3764   1066  FALL       1
I__756/I                              InMux                          0              3764   1066  FALL       1
I__756/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_15_LC_18_28_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/in1
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__770/I                              LocalMux                       0              3455   1066  FALL       1
I__770/O                              LocalMux                     309              3764   1066  FALL       1
I__773/I                              InMux                          0              3764   1066  FALL       1
I__773/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_18_28_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/in1
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_18_28_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__639/I                              LocalMux                       0              3455   1066  FALL       1
I__639/O                              LocalMux                     309              3764   1066  FALL       1
I__642/I                              InMux                          0              3764   1066  FALL       1
I__642/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_12_LC_18_28_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_18_28_3/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/in1
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_18_28_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__646/I                              LocalMux                       0              3455   1066  FALL       1
I__646/O                              LocalMux                     309              3764   1066  FALL       1
I__649/I                              InMux                          0              3764   1066  FALL       1
I__649/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_11_LC_18_28_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_18_28_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/in1
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_18_28_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__653/I                              LocalMux                       0              3455   1066  FALL       1
I__653/O                              LocalMux                     309              3764   1066  FALL       1
I__656/I                              InMux                          0              3764   1066  FALL       1
I__656/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_10_LC_18_28_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_18_28_1/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/in1
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_18_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__663/I                             LocalMux                       0              3455   1066  FALL       1
I__663/O                             LocalMux                     309              3764   1066  FALL       1
I__666/I                             InMux                          0              3764   1066  FALL       1
I__666/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_9_LC_18_28_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_18_28_0/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/in1
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_18_28_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   1066  FALL       1
I__670/O                             LocalMux                     309              3764   1066  FALL       1
I__673/I                             InMux                          0              3764   1066  FALL       1
I__673/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_8_LC_18_28_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_18_27_6/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/in1
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_18_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__688/I                             LocalMux                       0              3455   1066  FALL       1
I__688/O                             LocalMux                     309              3764   1066  FALL       1
I__691/I                             InMux                          0              3764   1066  FALL       1
I__691/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_18_27_5/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/in1
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_18_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__695/I                             LocalMux                       0              3455   1066  FALL       1
I__695/O                             LocalMux                     309              3764   1066  FALL       1
I__698/I                             InMux                          0              3764   1066  FALL       1
I__698/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_5_LC_18_27_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_18_27_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/in1
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_18_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__456/I                             LocalMux                       0              3455   1066  FALL       1
I__456/O                             LocalMux                     309              3764   1066  FALL       1
I__459/I                             InMux                          0              3764   1066  FALL       1
I__459/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_4_LC_18_27_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_18_27_3/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/in1
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_18_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__463/I                             LocalMux                       0              3455   1066  FALL       1
I__463/O                             LocalMux                     309              3764   1066  FALL       1
I__466/I                             InMux                          0              3764   1066  FALL       1
I__466/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_3_LC_18_27_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/in1
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__473/I                             LocalMux                       0              3455   1066  FALL       1
I__473/O                             LocalMux                     309              3764   1066  FALL       1
I__476/I                             InMux                          0              3764   1066  FALL       1
I__476/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_2_LC_18_27_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_18_27_1/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/in1
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_18_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__481/I                             LocalMux                       0              3455   1066  FALL       1
I__481/O                             LocalMux                     309              3764   1066  FALL       1
I__484/I                             InMux                          0              3764   1066  FALL       1
I__484/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_1_LC_18_27_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_18_27_0/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in1
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_18_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__487/I                             LocalMux                       0              3455   1066  FALL       1
I__487/O                             LocalMux                     309              3764   1066  FALL       1
I__490/I                             InMux                          0              3764   1066  FALL       1
I__490/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : M_count_q_0_LC_18_25_6/in0
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__516/I                      LocalMux                       0              3455   1066  FALL       1
I__516/O                      LocalMux                     309              3764   1066  FALL       1
I__521/I                      InMux                          0              3764   1066  FALL       1
I__521/O                      InMux                        217              3981   1066  FALL       1
M_count_q_0_LC_18_25_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : M_count_q_1_LC_18_25_0/in2
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__342/I                      LocalMux                       0              3455   1066  FALL       1
I__342/O                      LocalMux                     309              3764   1066  FALL       1
I__347/I                      InMux                          0              3764   1066  FALL       1
I__347/O                      InMux                        217              3981   1066  FALL       1
I__351/I                      CascadeMux                     0              3981   1066  FALL       1
I__351/O                      CascadeMux                     0              3981   1066  FALL       1
M_count_q_1_LC_18_25_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in2
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__398/I                              LocalMux                       0              3455   1066  FALL       1
I__398/O                              LocalMux                     309              3764   1066  FALL       1
I__406/I                              InMux                          0              3764   1066  FALL       1
I__406/O                              InMux                        217              3981   1066  FALL       1
I__411/I                              CascadeMux                     0              3981   1066  FALL       1
I__411/O                              CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_17_24_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_18_22_6/lcout
Path End         : reset_cond.M_stage_q_1_LC_18_22_4/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_18_22_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_18_22_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_18_22_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__439/I                                 LocalMux                       0              3455   1066  FALL       1
I__439/O                                 LocalMux                     309              3764   1066  FALL       1
I__440/I                                 InMux                          0              3764   1066  FALL       1
I__440/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_18_22_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_18_22_4/lcout
Path End         : reset_cond.M_stage_q_2_LC_18_22_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_18_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_18_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__327/I                                 LocalMux                       0              3455   1066  FALL       1
I__327/O                                 LocalMux                     309              3764   1066  FALL       1
I__328/I                                 InMux                          0              3764   1066  FALL       1
I__328/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_18_22_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_18_22_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_18_22_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_18_22_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_18_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__451/I                                 LocalMux                       0              3455   1066  FALL       1
I__451/O                                 LocalMux                     309              3764   1066  FALL       1
I__452/I                                 InMux                          0              3764   1066  FALL       1
I__452/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_18_22_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : M_count_q_7_LC_16_25_2/in1
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__298/I                      LocalMux                       0              3455   1066  FALL       1
I__298/O                      LocalMux                     309              3764   1066  FALL       1
I__302/I                      InMux                          0              3764   1066  FALL       1
I__302/O                      InMux                        217              3981   1066  FALL       1
M_count_q_7_LC_16_25_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : M_count_q_3_LC_17_25_4/in1
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__380/I                      LocalMux                       0              3455   1066  FALL       1
I__380/O                      LocalMux                     309              3764   1066  FALL       1
I__384/I                      InMux                          0              3764   1066  FALL       1
I__384/O                      InMux                        217              3981   1066  FALL       1
M_count_q_3_LC_17_25_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__247/I                               LocalMux                       0              3455   1066  FALL       1
I__247/O                               LocalMux                     309              3764   1066  FALL       1
I__251/I                               InMux                          0              3764   1066  FALL       1
I__251/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__419/I                              LocalMux                       0              3455   1066  FALL       1
I__419/O                              LocalMux                     309              3764   1066  FALL       1
I__425/I                              InMux                          0              3764   1066  FALL       1
I__425/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in0   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__279/I                               LocalMux                       0              3455   1066  FALL       1
I__279/O                               LocalMux                     309              3764   1066  FALL       1
I__282/I                               InMux                          0              3764   1066  FALL       1
I__282/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_17_23_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_17_23_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__270/I                               LocalMux                       0              3455   1066  FALL       1
I__270/O                               LocalMux                     309              3764   1066  FALL       1
I__276/I                               InMux                          0              3764   1066  FALL       1
I__276/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_17_22_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_17_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__227/I                            LocalMux                       0              3455   1066  FALL       1
I__227/O                            LocalMux                     309              3764   1066  FALL       1
I__229/I                            InMux                          0              3764   1066  FALL       1
I__229/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_4_LC_17_22_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__222/I                            LocalMux                       0              3455   1066  FALL       1
I__222/O                            LocalMux                     309              3764   1066  FALL       1
I__224/I                            InMux                          0              3764   1066  FALL       1
I__224/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_17_22_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_17_22_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_17_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__180/I                            LocalMux                       0              3455   1066  FALL       1
I__180/O                            LocalMux                     309              3764   1066  FALL       1
I__182/I                            InMux                          0              3764   1066  FALL       1
I__182/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_1_LC_17_22_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_17_22_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_17_22_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__184/I                            LocalMux                       0              3455   1066  FALL       1
I__184/O                            LocalMux                     309              3764   1066  FALL       1
I__186/I                            InMux                          0              3764   1066  FALL       1
I__186/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_0_LC_16_31_0/lcout
Path End         : btn_cond.sync.M_pipe_q_1_LC_16_32_4/in3
Capture Clock    : btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__719/I                                          ClkMux                         0              2607  RISE       1
I__719/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_0_LC_16_31_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__149/I                                   LocalMux                       0              3455   1066  FALL       1
I__149/O                                   LocalMux                     309              3764   1066  FALL       1
I__150/I                                   InMux                          0              3764   1066  FALL       1
I__150/O                                   InMux                        217              3981   1066  FALL       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : M_count_q_3_LC_17_25_4/in0
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__362/I                      LocalMux                       0              3455   1066  FALL       1
I__362/O                      LocalMux                     309              3764   1066  FALL       1
I__367/I                      InMux                          0              3764   1066  FALL       1
I__367/O                      InMux                        217              3981   1066  FALL       1
M_count_q_3_LC_17_25_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : M_count_q_7_LC_16_25_2/in0
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__162/I                      LocalMux                       0              3455   1066  FALL       1
I__162/O                      LocalMux                     309              3764   1066  FALL       1
I__165/I                      InMux                          0              3764   1066  FALL       1
I__165/O                      InMux                        217              3981   1066  FALL       1
M_count_q_7_LC_16_25_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : M_count_q_5_LC_16_25_1/in1
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__311/I                      LocalMux                       0              3455   1066  FALL       1
I__311/O                      LocalMux                     309              3764   1066  FALL       1
I__316/I                      InMux                          0              3764   1066  FALL       1
I__316/O                      InMux                        217              3981   1066  FALL       1
M_count_q_5_LC_16_25_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_24_7/in3
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__163/I                                LocalMux                       0              3455   1066  FALL       1
I__163/O                                LocalMux                     309              3764   1066  FALL       1
I__166/I                                InMux                          0              3764   1066  FALL       1
I__166/O                                InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_7_LC_16_24_7/in3  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__279/I                               LocalMux                       0              3455   1066  FALL       1
I__279/O                               LocalMux                     309              3764   1066  FALL       1
I__283/I                               InMux                          0              3764   1066  FALL       1
I__283/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : M_count_q_6_LC_17_25_7/in1
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__299/I                      LocalMux                       0              3455   1066  FALL       1
I__299/O                      LocalMux                     309              3764   1066  FALL       1
I__303/I                      InMux                          0              3764   1066  FALL       1
I__303/O                      InMux                        217              3981   1066  FALL       1
M_count_q_6_LC_17_25_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_24_6/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_24_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__300/I                                LocalMux                       0              3455   1066  FALL       1
I__300/O                                LocalMux                     309              3764   1066  FALL       1
I__304/I                                InMux                          0              3764   1066  FALL       1
I__304/O                                InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_6_LC_16_24_6/in3  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : M_count_q_6_LC_17_25_7/in3
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__312/I                      LocalMux                       0              3455   1066  FALL       1
I__312/O                      LocalMux                     309              3764   1066  FALL       1
I__317/I                      InMux                          0              3764   1066  FALL       1
I__317/O                      InMux                        217              3981   1066  FALL       1
M_count_q_6_LC_17_25_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_0/in1
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__313/I                                LocalMux                       0              3455   1066  FALL       1
I__313/O                                LocalMux                     309              3764   1066  FALL       1
I__318/I                                InMux                          0              3764   1066  FALL       1
I__318/O                                InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_5_LC_16_24_0/in1  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_1/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__363/I                                LocalMux                       0              3455   1066  FALL       1
I__363/O                                LocalMux                     309              3764   1066  FALL       1
I__368/I                                InMux                          0              3764   1066  FALL       1
I__368/O                                InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_2_LC_16_24_1/in3  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_3/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__381/I                                LocalMux                       0              3455   1066  FALL       1
I__381/O                                LocalMux                     309              3764   1066  FALL       1
I__385/I                                InMux                          0              3764   1066  FALL       1
I__385/O                                InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_3_LC_16_24_3/in3  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__401/I                              LocalMux                       0              3455   1066  FALL       1
I__401/O                              LocalMux                     309              3764   1066  FALL       1
I__410/I                              InMux                          0              3764   1066  FALL       1
I__410/O                              InMux                        217              3981   1066  FALL       1
I__415/I                              CascadeMux                     0              3981   1066  FALL       1
I__415/O                              CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in2   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in1
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__419/I                              LocalMux                       0              3455   1066  FALL       1
I__419/O                              LocalMux                     309              3764   1066  FALL       1
I__426/I                              InMux                          0              3764   1066  FALL       1
I__426/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_17_24_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__221/I                                     LocalMux                       0              3455   1333  FALL       1
I__221/O                                     LocalMux                     309              3764   1333  FALL       1
I__223/I                                     InMux                          0              3764   1333  FALL       1
I__223/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__220/I                                     CascadeMux                     0              4248   1333  RISE       1
I__220/O                                     CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/in2             LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : M_count_q_4_LC_18_25_4/in2
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__342/I                               LocalMux                       0              3455   1066  FALL       1
I__342/O                               LocalMux                     309              3764   1066  FALL       1
I__346/I                               InMux                          0              3764   1333  FALL       1
I__346/O                               InMux                        217              3981   1333  FALL       1
M_count_q_RNIF6FD2_1_LC_18_25_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
M_count_q_RNIF6FD2_1_LC_18_25_3/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__635/I                               CascadeMux                     0              4248   1333  RISE       1
I__635/O                               CascadeMux                     0              4248   1333  RISE       1
M_count_q_4_LC_18_25_4/in2             LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_3_LC_17_25_4/in2
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                               LocalMux                       0              3455   1375  FALL       1
I__583/O                               LocalMux                     309              3764   1375  FALL       1
I__588/I                               InMux                          0              3764   1375  FALL       1
I__588/O                               InMux                        217              3981   1375  FALL       1
I__594/I                               CascadeMux                     0              3981   1375  FALL       1
I__594/O                               CascadeMux                     0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_17_25_3/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_17_25_3/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__239/I                               CascadeMux                     0              4290   1375  RISE       1
I__239/O                               CascadeMux                     0              4290   1375  RISE       1
M_count_q_3_LC_17_25_4/in2             LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__399/I                                        LocalMux                       0              3455   1375  FALL       1
I__399/O                                        LocalMux                     309              3764   1375  FALL       1
I__407/I                                        InMux                          0              3764   1375  FALL       1
I__407/O                                        InMux                        217              3981   1375  FALL       1
I__412/I                                        CascadeMux                     0              3981   1375  FALL       1
I__412/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__204/I                                        CascadeMux                     0              4290   1375  RISE       1
I__204/O                                        CascadeMux                     0              4290   1375  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/in2                LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__399/I                                        LocalMux                       0              3455   1375  FALL       1
I__399/O                                        LocalMux                     309              3764   1375  FALL       1
I__408/I                                        InMux                          0              3764   1375  FALL       1
I__408/O                                        InMux                        217              3981   1375  FALL       1
I__413/I                                        CascadeMux                     0              3981   1375  FALL       1
I__413/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__209/I                                        CascadeMux                     0              4290   1375  RISE       1
I__209/O                                        CascadeMux                     0              4290   1375  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in2             LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_0_LC_18_25_6/in2
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__585/I                                         LocalMux                       0              3455   1375  FALL       1
I__585/O                                         LocalMux                     309              3764   1375  FALL       1
I__591/I                                         InMux                          0              3764   1375  FALL       1
I__591/O                                         InMux                        217              3981   1375  FALL       1
I__595/I                                         CascadeMux                     0              3981   1375  FALL       1
I__595/O                                         CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__559/I                                         CascadeMux                     0              4290   1375  RISE       1
I__559/O                                         CascadeMux                     0              4290   1375  RISE       1
M_count_q_0_LC_18_25_6/in2                       LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_6_LC_17_22_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_6_LC_17_22_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1389  FALL       2
I__231/I                                  LocalMux                       0              3455   1389  FALL       1
I__231/O                                  LocalMux                     309              3764   1389  FALL       1
I__233/I                                  InMux                          0              3764   1389  FALL       1
I__233/O                                  InMux                        217              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_17_22_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_17_22_6/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__188/I                                  CascadeMux                     0              4304   1389  RISE       1
I__188/O                                  CascadeMux                     0              4304   1389  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/in2          LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_6_LC_17_25_7/in2
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                               LocalMux                       0              3455   1375  FALL       1
I__583/O                               LocalMux                     309              3764   1375  FALL       1
I__589/I                               InMux                          0              3764   1389  FALL       1
I__589/O                               InMux                        217              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__326/I                               CascadeMux                     0              4304   1389  RISE       1
I__326/O                               CascadeMux                     0              4304   1389  RISE       1
M_count_q_6_LC_17_25_7/in2             LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_18_28_6/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/in1
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_18_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__760/I                              Odrv4                          0              3455   1438  FALL       1
I__760/O                              Odrv4                        372              3827   1438  FALL       1
I__763/I                              LocalMux                       0              3827   1438  FALL       1
I__763/O                              LocalMux                     309              4136   1438  FALL       1
I__765/I                              InMux                          0              4136   1438  FALL       1
I__765/O                              InMux                        217              4353   1438  FALL       1
btn_cond.M_ctr_q_14_LC_18_28_6/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_7_LC_18_27_7/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/in1
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_7_LC_18_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__676/I                             Odrv4                          0              3455   1438  FALL       1
I__676/O                             Odrv4                        372              3827   1438  FALL       1
I__679/I                             LocalMux                       0              3827   1438  FALL       1
I__679/O                             LocalMux                     309              4136   1438  FALL       1
I__682/I                             InMux                          0              4136   1438  FALL       1
I__682/O                             InMux                        217              4353   1438  FALL       1
btn_cond.M_ctr_q_7_LC_18_27_7/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : M_count_q_4_LC_18_25_4/in0
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1431  FALL       4
I__619/I                      Odrv4                          0              3455   1438  FALL       1
I__619/O                      Odrv4                        372              3827   1438  FALL       1
I__623/I                      LocalMux                       0              3827   1438  FALL       1
I__623/O                      LocalMux                     309              4136   1438  FALL       1
I__626/I                      InMux                          0              4136   1438  FALL       1
I__626/O                      InMux                        217              4353   1438  FALL       1
M_count_q_4_LC_18_25_4/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in2
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__496/I                                 Odrv4                          0              3455   1438  FALL       1
I__496/O                                 Odrv4                        372              3827   1438  FALL       1
I__501/I                                 LocalMux                       0              3827   1438  FALL       1
I__501/O                                 LocalMux                     309              4136   1438  FALL       1
I__506/I                                 InMux                          0              4136   1438  FALL       1
I__506/O                                 InMux                        217              4353   1438  FALL       1
I__511/I                                 CascadeMux                     0              4353   1438  FALL       1
I__511/O                                 CascadeMux                     0              4353   1438  FALL       1
uart_tx.M_state_q_0_LC_18_24_2/in2       LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : M_count_q_2_LC_16_25_6/in0
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__361/I                      Odrv4                          0              3455   1438  FALL       1
I__361/O                      Odrv4                        372              3827   1438  FALL       1
I__366/I                      LocalMux                       0              3827   1438  FALL       1
I__366/O                      LocalMux                     309              4136   1438  FALL       1
I__371/I                      InMux                          0              4136   1438  FALL       1
I__371/O                      InMux                        217              4353   1438  FALL       1
M_count_q_2_LC_16_25_6/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in3
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__421/I                              Odrv4                          0              3455   1438  FALL       1
I__421/O                              Odrv4                        372              3827   1438  FALL       1
I__429/I                              LocalMux                       0              3827   1438  FALL       1
I__429/O                              LocalMux                     309              4136   1438  FALL       1
I__430/I                              InMux                          0              4136   1438  FALL       1
I__430/O                              InMux                        217              4353   1438  FALL       1
uart_tx.M_txReg_q_LC_16_22_2/in3      LogicCell40_SEQ_MODE_1001      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in3
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__497/I                                 Odrv4                          0              3455   1438  FALL       1
I__497/O                                 Odrv4                        372              3827   1438  FALL       1
I__502/I                                 LocalMux                       0              3827   1438  FALL       1
I__502/O                                 LocalMux                     309              4136   1438  FALL       1
I__507/I                                 InMux                          0              4136   1438  FALL       1
I__507/O                                 InMux                        217              4353   1438  FALL       1
uart_tx.M_state_q_1_LC_17_24_0/in3       LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__214/I                                     LocalMux                       0              3455   1529  FALL       1
I__214/O                                     LocalMux                     309              3764   1529  FALL       1
I__216/I                                     InMux                          0              3764   1529  FALL       1
I__216/O                                     InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__192/I                                     InMux                          0              4227   1529  FALL       1
I__192/O                                     InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_3_LC_17_22_3/in3             LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_18_29_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_18_29_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__731/I                                 LocalMux                       0              3455   1066  FALL       1
I__731/O                                 LocalMux                     309              3764   1066  FALL       1
I__734/I                                 InMux                          0              3764   1066  FALL       1
I__734/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_18_LC_18_29_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_18_LC_18_29_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__728/I                                 InMux                          0              4227   1529  FALL       1
I__728/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_19_LC_18_29_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_18_29_1/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/in3
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_18_29_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__737/I                                 LocalMux                       0              3455   1066  FALL       1
I__737/O                                 LocalMux                     309              3764   1066  FALL       1
I__739/I                                 InMux                          0              3764   1066  FALL       1
I__739/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_17_LC_18_29_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_17_LC_18_29_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__729/I                                 InMux                          0              4227   1529  FALL       1
I__729/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_18_LC_18_29_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_18_29_0/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/in3
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_18_29_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__744/I                                 LocalMux                       0              3455   1066  FALL       1
I__744/O                                 LocalMux                     309              3764   1066  FALL       1
I__746/I                                 InMux                          0              3764   1066  FALL       1
I__746/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_16_LC_18_29_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_16_LC_18_29_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__735/I                                 InMux                          0              4227   1529  FALL       1
I__735/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_17_LC_18_29_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/in3
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__770/I                                 LocalMux                       0              3455   1066  FALL       1
I__770/O                                 LocalMux                     309              3764   1066  FALL       1
I__773/I                                 InMux                          0              3764   1066  FALL       1
I__773/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__758/I                                 InMux                          0              4227   1529  FALL       1
I__758/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_14_LC_18_28_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_18_28_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/in3
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_18_28_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__639/I                                 LocalMux                       0              3455   1066  FALL       1
I__639/O                                 LocalMux                     309              3764   1066  FALL       1
I__642/I                                 InMux                          0              3764   1066  FALL       1
I__642/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_12_LC_18_28_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_12_LC_18_28_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__767/I                                 InMux                          0              4227   1529  FALL       1
I__767/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_18_28_3/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/in3
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_18_28_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__646/I                                 LocalMux                       0              3455   1066  FALL       1
I__646/O                                 LocalMux                     309              3764   1066  FALL       1
I__649/I                                 InMux                          0              3764   1066  FALL       1
I__649/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_11_LC_18_28_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_11_LC_18_28_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__636/I                                 InMux                          0              4227   1529  FALL       1
I__636/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_12_LC_18_28_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_18_28_2/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/in3
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_18_28_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__653/I                                 LocalMux                       0              3455   1066  FALL       1
I__653/O                                 LocalMux                     309              3764   1066  FALL       1
I__656/I                                 InMux                          0              3764   1066  FALL       1
I__656/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_10_LC_18_28_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_10_LC_18_28_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__643/I                                 InMux                          0              4227   1529  FALL       1
I__643/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_11_LC_18_28_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_18_28_1/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/in3
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_18_28_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__663/I                                LocalMux                       0              3455   1066  FALL       1
I__663/O                                LocalMux                     309              3764   1066  FALL       1
I__666/I                                InMux                          0              3764   1066  FALL       1
I__666/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_9_LC_18_28_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_9_LC_18_28_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__650/I                                InMux                          0              4227   1529  FALL       1
I__650/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_10_LC_18_28_2/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_18_28_0/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/in3
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_18_28_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                                LocalMux                       0              3455   1066  FALL       1
I__670/O                                LocalMux                     309              3764   1066  FALL       1
I__673/I                                InMux                          0              3764   1066  FALL       1
I__673/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_8_LC_18_28_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_8_LC_18_28_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__660/I                                InMux                          0              4227   1529  FALL       1
I__660/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_9_LC_18_28_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_18_27_6/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/in3
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_18_27_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__688/I                                LocalMux                       0              3455   1066  FALL       1
I__688/O                                LocalMux                     309              3764   1066  FALL       1
I__691/I                                InMux                          0              3764   1066  FALL       1
I__691/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__675/I                                InMux                          0              4227   1529  FALL       1
I__675/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_7_LC_18_27_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_18_27_5/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/in3
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_18_27_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__695/I                                LocalMux                       0              3455   1066  FALL       1
I__695/O                                LocalMux                     309              3764   1066  FALL       1
I__698/I                                InMux                          0              3764   1066  FALL       1
I__698/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_5_LC_18_27_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_5_LC_18_27_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__685/I                                InMux                          0              4227   1529  FALL       1
I__685/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_18_27_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/in3
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_18_27_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__456/I                                LocalMux                       0              3455   1066  FALL       1
I__456/O                                LocalMux                     309              3764   1066  FALL       1
I__459/I                                InMux                          0              3764   1066  FALL       1
I__459/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_4_LC_18_27_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_4_LC_18_27_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__692/I                                InMux                          0              4227   1529  FALL       1
I__692/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_5_LC_18_27_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_18_27_3/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/in3
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_18_27_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__463/I                                LocalMux                       0              3455   1066  FALL       1
I__463/O                                LocalMux                     309              3764   1066  FALL       1
I__466/I                                InMux                          0              3764   1066  FALL       1
I__466/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_3_LC_18_27_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_3_LC_18_27_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__453/I                                InMux                          0              4227   1529  FALL       1
I__453/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_4_LC_18_27_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_18_27_2/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_18_27_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__473/I                                LocalMux                       0              3455   1066  FALL       1
I__473/O                                LocalMux                     309              3764   1066  FALL       1
I__476/I                                InMux                          0              3764   1066  FALL       1
I__476/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_2_LC_18_27_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_2_LC_18_27_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__460/I                                InMux                          0              4227   1529  FALL       1
I__460/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_3_LC_18_27_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_18_27_1/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/in3
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_18_27_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__481/I                                LocalMux                       0              3455   1066  FALL       1
I__481/O                                LocalMux                     309              3764   1066  FALL       1
I__484/I                                InMux                          0              3764   1066  FALL       1
I__484/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_1_LC_18_27_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_1_LC_18_27_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__470/I                                InMux                          0              4227   1529  FALL       1
I__470/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_2_LC_18_27_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_18_27_0/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/in3
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_18_27_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__487/I                                LocalMux                       0              3455   1066  FALL       1
I__487/O                                LocalMux                     309              3764   1066  FALL       1
I__490/I                                InMux                          0              3764   1066  FALL       1
I__490/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__478/I                                InMux                          0              4227   1529  FALL       1
I__478/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_1_LC_18_27_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__222/I                               LocalMux                       0              3455   1066  FALL       1
I__222/O                               LocalMux                     309              3764   1066  FALL       1
I__224/I                               InMux                          0              3764   1066  FALL       1
I__224/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_17_22_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_3_LC_17_22_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__191/I                               InMux                          0              4227   1529  FALL       1
I__191/O                               InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_4_LC_17_22_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_17_22_0/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_17_22_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__184/I                               LocalMux                       0              3455   1066  FALL       1
I__184/O                               LocalMux                     309              3764   1066  FALL       1
I__186/I                               InMux                          0              3764   1066  FALL       1
I__186/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__194/I                               InMux                          0              4227   1529  FALL       1
I__194/O                               InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_1_LC_17_22_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_18_28_5/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/in3
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_18_28_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__770/I                                 LocalMux                       0              3455   1066  FALL       1
I__770/O                                 LocalMux                     309              3764   1066  FALL       1
I__773/I                                 InMux                          0              3764   1066  FALL       1
I__773/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
btn_cond.M_ctr_q_14_LC_18_28_6/carryin   LogicCell40_SEQ_MODE_1000      0              4227   1634  FALL       1
btn_cond.M_ctr_q_14_LC_18_28_6/carryout  LogicCell40_SEQ_MODE_1000    105              4332   1634  FALL       2
I__750/I                                 InMux                          0              4332   1634  FALL       1
I__750/O                                 InMux                        217              4549   1634  FALL       1
btn_cond.M_ctr_q_15_LC_18_28_7/in3       LogicCell40_SEQ_MODE_1000      0              4549   1634  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_18_28_7/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/in3
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__753/I                                 LocalMux                       0              3455   1066  FALL       1
I__753/O                                 LocalMux                     309              3764   1066  FALL       1
I__756/I                                 InMux                          0              3764   1066  FALL       1
I__756/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_15_LC_18_28_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
btn_cond.M_ctr_q_15_LC_18_28_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_18_29_0_/carryinitin          ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_18_29_0_/carryinitout         ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__742/I                                 InMux                          0              4402   1704  FALL       1
I__742/O                                 InMux                        217              4619   1704  FALL       1
btn_cond.M_ctr_q_16_LC_18_29_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_24_2/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_24_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__517/I                                Odrv4                          0              3455   1753  FALL       1
I__517/O                                Odrv4                        372              3827   1753  FALL       1
I__522/I                                Span4Mux_h                     0              3827   1753  FALL       1
I__522/O                                Span4Mux_h                   316              4143   1753  FALL       1
I__524/I                                LocalMux                       0              4143   1753  FALL       1
I__524/O                                LocalMux                     309              4451   1753  FALL       1
I__526/I                                InMux                          0              4451   1753  FALL       1
I__526/O                                InMux                        217              4669   1753  FALL       1
uart_tx.M_savedData_q_0_LC_16_24_2/in3  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_24_5/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_24_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1431  FALL       4
I__620/I                                Odrv4                          0              3455   1753  FALL       1
I__620/O                                Odrv4                        372              3827   1753  FALL       1
I__624/I                                Span4Mux_h                     0              3827   1753  FALL       1
I__624/O                                Span4Mux_h                   316              4143   1753  FALL       1
I__627/I                                LocalMux                       0              4143   1753  FALL       1
I__627/O                                LocalMux                     309              4451   1753  FALL       1
I__629/I                                InMux                          0              4451   1753  FALL       1
I__629/O                                InMux                        217              4669   1753  FALL       1
uart_tx.M_savedData_q_4_LC_16_24_5/in3  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_4/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__344/I                                Odrv4                          0              3455   1809  FALL       1
I__344/O                                Odrv4                        372              3827   1809  FALL       1
I__349/I                                Span4Mux_v                     0              3827   1809  FALL       1
I__349/O                                Span4Mux_v                   372              4199   1809  FALL       1
I__352/I                                LocalMux                       0              4199   1809  FALL       1
I__352/O                                LocalMux                     309              4507   1809  FALL       1
I__354/I                                InMux                          0              4507   1809  FALL       1
I__354/O                                InMux                        217              4725   1809  FALL       1
uart_tx.M_savedData_q_1_LC_16_24_4/in3  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in1
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__400/I                              Odrv4                          0              3455   1809  FALL       1
I__400/O                              Odrv4                        372              3827   1809  FALL       1
I__409/I                              Span4Mux_v                     0              3827   1809  FALL       1
I__409/O                              Span4Mux_v                   372              4199   1809  FALL       1
I__414/I                              LocalMux                       0              4199   1809  FALL       1
I__414/O                              LocalMux                     309              4507   1809  FALL       1
I__416/I                              InMux                          0              4507   1809  FALL       1
I__416/O                              InMux                        217              4725   1809  FALL       1
uart_tx.M_txReg_q_LC_16_22_2/in1      LogicCell40_SEQ_MODE_1001      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_18_27_6/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/in3
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_18_27_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__688/I                                LocalMux                       0              3455   1066  FALL       1
I__688/O                                LocalMux                     309              3764   1066  FALL       1
I__691/I                                InMux                          0              3764   1066  FALL       1
I__691/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
btn_cond.M_ctr_q_7_LC_18_27_7/carryin   LogicCell40_SEQ_MODE_1000      0              4227   1809  FALL       1
btn_cond.M_ctr_q_7_LC_18_27_7/carryout  LogicCell40_SEQ_MODE_1000    105              4332   1809  FALL       1
IN_MUX_bfv_18_28_0_/carryinitin         ICE_CARRY_IN_MUX               0              4332   1809  FALL       1
IN_MUX_bfv_18_28_0_/carryinitout        ICE_CARRY_IN_MUX             175              4507   1809  FALL       2
I__667/I                                InMux                          0              4507   1809  FALL       1
I__667/O                                InMux                        217              4725   1809  FALL       1
btn_cond.M_ctr_q_8_LC_18_28_0/in3       LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_state_q_1_LC_17_24_0/in0
Capture Clock    : uart_tx.M_state_q_1_LC_17_24_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__221/I                                     LocalMux                       0              3455   1333  FALL       1
I__221/O                                     LocalMux                     309              3764   1333  FALL       1
I__223/I                                     InMux                          0              3764   1333  FALL       1
I__223/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__255/I                                     LocalMux                       0              4269   1880  FALL       1
I__255/O                                     LocalMux                     309              4577   1880  FALL       1
I__260/I                                     InMux                          0              4577   1880  FALL       1
I__260/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_1_LC_17_24_0/in0           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__221/I                                     LocalMux                       0              3455   1333  FALL       1
I__221/O                                     LocalMux                     309              3764   1333  FALL       1
I__223/I                                     InMux                          0              3764   1333  FALL       1
I__223/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__257/I                                     LocalMux                       0              4269   1880  FALL       1
I__257/O                                     LocalMux                     309              4577   1880  FALL       1
I__264/I                                     InMux                          0              4577   1880  FALL       1
I__264/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_5_LC_17_23_7/in0             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__221/I                                     LocalMux                       0              3455   1333  FALL       1
I__221/O                                     LocalMux                     309              3764   1333  FALL       1
I__223/I                                     InMux                          0              3764   1333  FALL       1
I__223/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__258/I                                     LocalMux                       0              4269   1880  FALL       1
I__258/O                                     LocalMux                     309              4577   1880  FALL       1
I__265/I                                     InMux                          0              4577   1880  FALL       1
I__265/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_6_LC_17_22_7/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_17_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_17_24_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_17_24_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_17_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__221/I                                     LocalMux                       0              3455   1333  FALL       1
I__221/O                                     LocalMux                     309              3764   1333  FALL       1
I__223/I                                     InMux                          0              3764   1333  FALL       1
I__223/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_17_23_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__255/I                                     LocalMux                       0              4269   1880  FALL       1
I__255/O                                     LocalMux                     309              4577   1880  FALL       1
I__261/I                                     InMux                          0              4577   1880  FALL       1
I__261/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/in3          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : M_count_q_0_LC_18_25_6/in3
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__532/I                                        LocalMux                       0              4269   1880  FALL       1
I__532/O                                        LocalMux                     309              4577   1880  FALL       1
I__539/I                                        InMux                          0              4577   1880  FALL       1
I__539/O                                        InMux                        217              4795   1880  FALL       1
M_count_q_0_LC_18_25_6/in3                      LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__418/I                                      LocalMux                       0              3455   1880  FALL       1
I__418/O                                      LocalMux                     309              3764   1880  FALL       1
I__423/I                                      InMux                          0              3764   1880  FALL       1
I__423/O                                      InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__434/I                                      LocalMux                       0              4269   1880  FALL       1
I__434/O                                      LocalMux                     309              4577   1880  FALL       1
I__436/I                                      InMux                          0              4577   1880  FALL       1
I__436/O                                      InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_18_27_0/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in1
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_18_27_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__486/I                                     LocalMux                       0              3455   1880  FALL       1
I__486/O                                     LocalMux                     309              3764   1880  FALL       1
I__489/I                                     InMux                          0              3764   1880  FALL       1
I__489/O                                     InMux                        217              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_17_26_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_17_26_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       4
I__611/I                                     LocalMux                       0              4269   1880  FALL       1
I__611/O                                     LocalMux                     309              4577   1880  FALL       1
I__615/I                                     InMux                          0              4577   1880  FALL       1
I__615/O                                     InMux                        217              4795   1880  FALL       1
click_dtct.M_last_q_LC_17_26_2/in1           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : M_count_q_1_LC_18_25_0/in0
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__515/I                               LocalMux                       0              3455   1880  FALL       1
I__515/O                               LocalMux                     309              3764   1880  FALL       1
I__520/I                               InMux                          0              3764   1880  FALL       1
I__520/O                               InMux                        217              3981   1880  FALL       1
M_count_q_RNI2B741_0_LC_18_24_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
M_count_q_RNI2B741_0_LC_18_24_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__392/I                               LocalMux                       0              4269   1880  FALL       1
I__392/O                               LocalMux                     309              4577   1880  FALL       1
I__394/I                               InMux                          0              4577   1880  FALL       1
I__394/O                               InMux                        217              4795   1880  FALL       1
M_count_q_1_LC_18_25_0/in0             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__536/I                                        LocalMux                       0              4269   1880  FALL       1
I__536/O                                        LocalMux                     309              4577   1880  FALL       1
I__544/I                                        InMux                          0              4577   1880  FALL       1
I__544/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_2_LC_17_23_3/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in0
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__537/I                                        LocalMux                       0              4269   1880  FALL       1
I__537/O                                        LocalMux                     309              4577   1880  FALL       1
I__547/I                                        InMux                          0              4577   1880  FALL       1
I__547/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_0_LC_18_24_2/in0              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_17_23_5/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__536/I                                        LocalMux                       0              4269   1880  FALL       1
I__536/O                                        LocalMux                     309              4577   1880  FALL       1
I__545/I                                        InMux                          0              4577   1880  FALL       1
I__545/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/in0             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_17_23_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in1
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__536/I                                        LocalMux                       0              4269   1880  FALL       1
I__536/O                                        LocalMux                     309              4577   1880  FALL       1
I__546/I                                        InMux                          0              4577   1880  FALL       1
I__546/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in1             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_1_LC_18_25_0/in3
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__585/I                                         LocalMux                       0              3455   1375  FALL       1
I__585/O                                         LocalMux                     309              3764   1375  FALL       1
I__591/I                                         InMux                          0              3764   1375  FALL       1
I__591/O                                         InMux                        217              3981   1375  FALL       1
I__595/I                                         CascadeMux                     0              3981   1375  FALL       1
I__595/O                                         CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__568/I                                         LocalMux                       0              4332   1943  FALL       1
I__568/O                                         LocalMux                     309              4640   1943  FALL       1
I__570/I                                         InMux                          0              4640   1943  FALL       1
I__570/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_1_LC_18_25_0/in3                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_2_LC_16_25_6/in3
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                               LocalMux                       0              3455   1375  FALL       1
I__583/O                               LocalMux                     309              3764   1375  FALL       1
I__588/I                               InMux                          0              3764   1375  FALL       1
I__588/O                               InMux                        217              3981   1375  FALL       1
I__594/I                               CascadeMux                     0              3981   1375  FALL       1
I__594/O                               CascadeMux                     0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_17_25_3/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       1
I__240/I                               LocalMux                       0              4332   1943  FALL       1
I__240/O                               LocalMux                     309              4640   1943  FALL       1
I__241/I                               InMux                          0              4640   1943  FALL       1
I__241/O                               InMux                        217              4858   1943  FALL       1
M_count_q_2_LC_16_25_6/in3             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__399/I                                        LocalMux                       0              3455   1375  FALL       1
I__399/O                                        LocalMux                     309              3764   1375  FALL       1
I__407/I                                        InMux                          0              3764   1375  FALL       1
I__407/O                                        InMux                        217              3981   1375  FALL       1
I__412/I                                        CascadeMux                     0              3981   1375  FALL       1
I__412/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       2
I__205/I                                        LocalMux                       0              4332   1943  FALL       1
I__205/O                                        LocalMux                     309              4640   1943  FALL       1
I__207/I                                        InMux                          0              4640   1943  FALL       1
I__207/O                                        InMux                        217              4858   1943  FALL       1
uart_tx.M_ctr_q_2_LC_17_23_3/in1                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_17_23_0/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_17_23_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__399/I                                        LocalMux                       0              3455   1375  FALL       1
I__399/O                                        LocalMux                     309              3764   1375  FALL       1
I__408/I                                        InMux                          0              3764   1375  FALL       1
I__408/O                                        InMux                        217              3981   1375  FALL       1
I__413/I                                        CascadeMux                     0              3981   1375  FALL       1
I__413/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       1
I__210/I                                        LocalMux                       0              4332   1943  FALL       1
I__210/O                                        LocalMux                     309              4640   1943  FALL       1
I__211/I                                        InMux                          0              4640   1943  FALL       1
I__211/O                                        InMux                        217              4858   1943  FALL       1
I__212/I                                        CascadeMux                     0              4858   1943  FALL       1
I__212/O                                        CascadeMux                     0              4858   1943  FALL       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/in2             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_17_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__399/I                                        LocalMux                       0              3455   1375  FALL       1
I__399/O                                        LocalMux                     309              3764   1375  FALL       1
I__407/I                                        InMux                          0              3764   1375  FALL       1
I__407/O                                        InMux                        217              3981   1375  FALL       1
I__412/I                                        CascadeMux                     0              3981   1375  FALL       1
I__412/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_17_23_6/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       2
I__206/I                                        LocalMux                       0              4332   1943  FALL       1
I__206/O                                        LocalMux                     309              4640   1943  FALL       1
I__208/I                                        InMux                          0              4640   1943  FALL       1
I__208/O                                        InMux                        217              4858   1943  FALL       1
uart_tx.M_ctr_q_6_LC_17_22_7/in0                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in1
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__585/I                                         LocalMux                       0              3455   1375  FALL       1
I__585/O                                         LocalMux                     309              3764   1375  FALL       1
I__591/I                                         InMux                          0              3764   1375  FALL       1
I__591/O                                         InMux                        217              3981   1375  FALL       1
I__595/I                                         CascadeMux                     0              3981   1375  FALL       1
I__595/O                                         CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__569/I                                         LocalMux                       0              4332   1943  FALL       1
I__569/O                                         LocalMux                     309              4640   1943  FALL       1
I__572/I                                         InMux                          0              4640   1943  FALL       1
I__572/O                                         InMux                        217              4858   1943  FALL       1
uart_tx.M_state_q_0_LC_18_24_2/in1               LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_4_LC_18_25_4/in3
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__585/I                                         LocalMux                       0              3455   1375  FALL       1
I__585/O                                         LocalMux                     309              3764   1375  FALL       1
I__591/I                                         InMux                          0              3764   1375  FALL       1
I__591/O                                         InMux                        217              3981   1375  FALL       1
I__595/I                                         CascadeMux                     0              3981   1375  FALL       1
I__595/O                                         CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__568/I                                         LocalMux                       0              4332   1943  FALL       1
I__568/O                                         LocalMux                     309              4640   1943  FALL       1
I__571/I                                         InMux                          0              4640   1943  FALL       1
I__571/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_4_LC_18_25_4/in3                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_0_LC_18_25_6/in1
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                                         LocalMux                       0              3455   1375  FALL       1
I__583/O                                         LocalMux                     309              3764   1375  FALL       1
I__587/I                                         InMux                          0              3764   1943  FALL       1
I__587/O                                         InMux                        217              3981   1943  FALL       1
I__593/I                                         CascadeMux                     0              3981   1943  FALL       1
I__593/O                                         CascadeMux                     0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__561/I                                         LocalMux                       0              4332   1943  FALL       1
I__561/O                                         LocalMux                     309              4640   1943  FALL       1
I__564/I                                         InMux                          0              4640   1943  FALL       1
I__564/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_0_LC_18_25_6/in1                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_1_LC_18_25_0/in1
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                                         LocalMux                       0              3455   1375  FALL       1
I__583/O                                         LocalMux                     309              3764   1375  FALL       1
I__587/I                                         InMux                          0              3764   1943  FALL       1
I__587/O                                         InMux                        217              3981   1943  FALL       1
I__593/I                                         CascadeMux                     0              3981   1943  FALL       1
I__593/O                                         CascadeMux                     0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__561/I                                         LocalMux                       0              4332   1943  FALL       1
I__561/O                                         LocalMux                     309              4640   1943  FALL       1
I__565/I                                         InMux                          0              4640   1943  FALL       1
I__565/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_1_LC_18_25_0/in1                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_4_LC_18_25_4/in1
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                                         LocalMux                       0              3455   1375  FALL       1
I__583/O                                         LocalMux                     309              3764   1375  FALL       1
I__587/I                                         InMux                          0              3764   1943  FALL       1
I__587/O                                         InMux                        217              3981   1943  FALL       1
I__593/I                                         CascadeMux                     0              3981   1943  FALL       1
I__593/O                                         CascadeMux                     0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__561/I                                         LocalMux                       0              4332   1943  FALL       1
I__561/O                                         LocalMux                     309              4640   1943  FALL       1
I__566/I                                         InMux                          0              4640   1943  FALL       1
I__566/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_4_LC_18_25_4/in1                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_0_LC_18_25_6/sr
Capture Clock    : M_count_q_0_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__498/I                                 Odrv12                         0              3455   1944  FALL       1
I__498/O                                 Odrv12                       540              3995   1944  FALL       1
I__503/I                                 LocalMux                       0              3995   1944  FALL       1
I__503/O                                 LocalMux                     309              4304   1944  FALL       1
I__508/I                                 SRMux                          0              4304   1944  FALL       1
I__508/O                                 SRMux                        358              4662   1944  FALL       1
M_count_q_0_LC_18_25_6/sr                LogicCell40_SEQ_MODE_1000      0              4662   1944  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_4_LC_18_25_4/sr
Capture Clock    : M_count_q_4_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__498/I                                 Odrv12                         0              3455   1944  FALL       1
I__498/O                                 Odrv12                       540              3995   1944  FALL       1
I__503/I                                 LocalMux                       0              3995   1944  FALL       1
I__503/O                                 LocalMux                     309              4304   1944  FALL       1
I__508/I                                 SRMux                          0              4304   1944  FALL       1
I__508/O                                 SRMux                        358              4662   1944  FALL       1
M_count_q_4_LC_18_25_4/sr                LogicCell40_SEQ_MODE_1000      0              4662   1944  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_1_LC_18_25_0/sr
Capture Clock    : M_count_q_1_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__498/I                                 Odrv12                         0              3455   1944  FALL       1
I__498/O                                 Odrv12                       540              3995   1944  FALL       1
I__503/I                                 LocalMux                       0              3995   1944  FALL       1
I__503/O                                 LocalMux                     309              4304   1944  FALL       1
I__508/I                                 SRMux                          0              4304   1944  FALL       1
I__508/O                                 SRMux                        358              4662   1944  FALL       1
M_count_q_1_LC_18_25_0/sr                LogicCell40_SEQ_MODE_1000      0              4662   1944  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_17_23_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_17_23_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       2
I__199/I                                  LocalMux                       0              3455   1795  FALL       1
I__199/O                                  LocalMux                     309              3764   1795  FALL       1
I__201/I                                  InMux                          0              3764   1795  FALL       1
I__201/O                                  InMux                        217              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/in1    LogicCell40_SEQ_MODE_0000      0              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_17_22_5/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__202/I                                  LocalMux                       0              4360   1971  FALL       1
I__202/O                                  LocalMux                     309              4669   1971  FALL       1
I__203/I                                  InMux                          0              4669   1971  FALL       1
I__203/O                                  InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_5_LC_17_23_7/in3          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : M_count_q_7_LC_16_25_2/in3
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__310/I                            LocalMux                       0              3455   1971  FALL       1
I__310/O                            LocalMux                     309              3764   1971  FALL       1
I__315/I                            InMux                          0              3764   1971  FALL       1
I__315/O                            InMux                        217              3981   1971  FALL       1
M_count_q_RNO_0_7_LC_16_26_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
M_count_q_RNO_0_7_LC_16_26_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__160/I                            LocalMux                       0              4360   1971  FALL       1
I__160/O                            LocalMux                     309              4669   1971  FALL       1
I__161/I                            InMux                          0              4669   1971  FALL       1
I__161/O                            InMux                        217              4886   1971  FALL       1
M_count_q_7_LC_16_25_2/in3          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_3_LC_17_25_4/in3
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__584/I                                       LocalMux                       0              3455   1971  FALL       1
I__584/O                                       LocalMux                     309              3764   1971  FALL       1
I__590/I                                       InMux                          0              3764   1971  FALL       1
I__590/O                                       InMux                        217              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       5
I__290/I                                       LocalMux                       0              4360   1971  FALL       1
I__290/O                                       LocalMux                     309              4669   1971  FALL       1
I__293/I                                       InMux                          0              4669   1971  FALL       1
I__293/O                                       InMux                        217              4886   1971  FALL       1
M_count_q_3_LC_17_25_4/in3                     LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_5_LC_16_25_1/in3
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                               LocalMux                       0              3455   1375  FALL       1
I__583/O                               LocalMux                     309              3764   1375  FALL       1
I__589/I                               InMux                          0              3764   1389  FALL       1
I__589/O                               InMux                        217              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__235/I                               LocalMux                       0              4360   1971  FALL       1
I__235/O                               LocalMux                     309              4669   1971  FALL       1
I__236/I                               InMux                          0              4669   1971  FALL       1
I__236/O                               InMux                        217              4886   1971  FALL       1
M_count_q_5_LC_16_25_1/in3             LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_17_23_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_17_23_3/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_17_23_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_17_23_3/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__214/I                                  LocalMux                       0              3455   1529  FALL       1
I__214/O                                  LocalMux                     309              3764   1529  FALL       1
I__216/I                                  InMux                          0              3764   1529  FALL       1
I__216/O                                  InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_17_22_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__218/I                                  LocalMux                       0              4360   1971  FALL       1
I__218/O                                  LocalMux                     309              4669   1971  FALL       1
I__219/I                                  InMux                          0              4669   1971  FALL       1
I__219/O                                  InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_2_LC_17_23_3/in3          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_17_23_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_7_LC_16_25_2/in2
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                               LocalMux                       0              3455   1375  FALL       1
I__583/O                               LocalMux                     309              3764   1375  FALL       1
I__589/I                               InMux                          0              3764   1389  FALL       1
I__589/O                               InMux                        217              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
M_count_q_RNIGFD24_4_LC_17_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__235/I                               LocalMux                       0              4360   1971  FALL       1
I__235/O                               LocalMux                     309              4669   1971  FALL       1
I__237/I                               InMux                          0              4669   1971  FALL       1
I__237/O                               InMux                        217              4886   1971  FALL       1
I__238/I                               CascadeMux                     0              4886   1971  FALL       1
I__238/O                               CascadeMux                     0              4886   1971  FALL       1
M_count_q_7_LC_16_25_2/in2             LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_2_LC_16_25_6/in1
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__584/I                                       LocalMux                       0              3455   1971  FALL       1
I__584/O                                       LocalMux                     309              3764   1971  FALL       1
I__590/I                                       InMux                          0              3764   1971  FALL       1
I__590/O                                       InMux                        217              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       5
I__291/I                                       LocalMux                       0              4360   1971  FALL       1
I__291/O                                       LocalMux                     309              4669   1971  FALL       1
I__295/I                                       InMux                          0              4669   1971  FALL       1
I__295/O                                       InMux                        217              4886   1971  FALL       1
M_count_q_2_LC_16_25_6/in1                     LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_6_LC_17_25_7/in0
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__584/I                                       LocalMux                       0              3455   1971  FALL       1
I__584/O                                       LocalMux                     309              3764   1971  FALL       1
I__590/I                                       InMux                          0              3764   1971  FALL       1
I__590/O                                       InMux                        217              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       5
I__290/I                                       LocalMux                       0              4360   1971  FALL       1
I__290/O                                       LocalMux                     309              4669   1971  FALL       1
I__294/I                                       InMux                          0              4669   1971  FALL       1
I__294/O                                       InMux                        217              4886   1971  FALL       1
M_count_q_6_LC_17_25_7/in0                     LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : M_count_q_5_LC_16_25_1/in0
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__584/I                                       LocalMux                       0              3455   1971  FALL       1
I__584/O                                       LocalMux                     309              3764   1971  FALL       1
I__590/I                                       InMux                          0              3764   1971  FALL       1
I__590/O                                       InMux                        217              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_17_26_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       5
I__291/I                                       LocalMux                       0              4360   1971  FALL       1
I__291/O                                       LocalMux                     309              4669   1971  FALL       1
I__296/I                                       InMux                          0              4669   1971  FALL       1
I__296/O                                       InMux                        217              4886   1971  FALL       1
M_count_q_5_LC_16_25_1/in0                     LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/in0
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_17_24_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_17_24_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__248/I                                  LocalMux                       0              3455   1978  FALL       1
I__248/O                                  LocalMux                     309              3764   1978  FALL       1
I__253/I                                  InMux                          0              3764   1978  FALL       1
I__253/O                                  InMux                        217              3981   1978  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_16_23_5/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_16_23_5/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       1
I__137/I                                  LocalMux                       0              4367   1978  FALL       1
I__137/O                                  LocalMux                     309              4676   1978  FALL       1
I__138/I                                  InMux                          0              4676   1978  FALL       1
I__138/O                                  InMux                        217              4893   1978  FALL       1
uart_tx.M_txReg_q_LC_16_22_2/in0          LogicCell40_SEQ_MODE_1001      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_6_LC_17_25_7/sr
Capture Clock    : M_count_q_6_LC_17_25_7/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__499/I                                 Odrv4                          0              3455   2091  FALL       1
I__499/O                                 Odrv4                        372              3827   2091  FALL       1
I__504/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__504/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__509/I                                 LocalMux                       0              4143   2091  FALL       1
I__509/O                                 LocalMux                     309              4451   2091  FALL       1
I__512/I                                 SRMux                          0              4451   2091  FALL       1
I__512/O                                 SRMux                        358              4809   2091  FALL       1
M_count_q_6_LC_17_25_7/sr                LogicCell40_SEQ_MODE_1000      0              4809   2091  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_3_LC_17_25_4/sr
Capture Clock    : M_count_q_3_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__499/I                                 Odrv4                          0              3455   2091  FALL       1
I__499/O                                 Odrv4                        372              3827   2091  FALL       1
I__504/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__504/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__509/I                                 LocalMux                       0              4143   2091  FALL       1
I__509/O                                 LocalMux                     309              4451   2091  FALL       1
I__512/I                                 SRMux                          0              4451   2091  FALL       1
I__512/O                                 SRMux                        358              4809   2091  FALL       1
M_count_q_3_LC_17_25_4/sr                LogicCell40_SEQ_MODE_1000      0              4809   2091  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_2_LC_16_25_6/sr
Capture Clock    : M_count_q_2_LC_16_25_6/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__500/I                                 Odrv4                          0              3455   2147  FALL       1
I__500/O                                 Odrv4                        372              3827   2147  FALL       1
I__505/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__505/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__510/I                                 LocalMux                       0              4199   2147  FALL       1
I__510/O                                 LocalMux                     309              4507   2147  FALL       1
I__513/I                                 SRMux                          0              4507   2147  FALL       1
I__513/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_2_LC_16_25_6/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_7_LC_16_25_2/sr
Capture Clock    : M_count_q_7_LC_16_25_2/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__500/I                                 Odrv4                          0              3455   2147  FALL       1
I__500/O                                 Odrv4                        372              3827   2147  FALL       1
I__505/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__505/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__510/I                                 LocalMux                       0              4199   2147  FALL       1
I__510/O                                 LocalMux                     309              4507   2147  FALL       1
I__513/I                                 SRMux                          0              4507   2147  FALL       1
I__513/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_7_LC_16_25_2/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_18_22_5/lcout
Path End         : M_count_q_5_LC_16_25_1/sr
Capture Clock    : M_count_q_5_LC_16_25_1/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_18_22_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL      10
I__500/I                                 Odrv4                          0              3455   2147  FALL       1
I__500/O                                 Odrv4                        372              3827   2147  FALL       1
I__505/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__505/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__510/I                                 LocalMux                       0              4199   2147  FALL       1
I__510/O                                 LocalMux                     309              4507   2147  FALL       1
I__513/I                                 SRMux                          0              4507   2147  FALL       1
I__513/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_5_LC_16_25_1/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_18_27_6/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in3
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_18_27_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__687/I                                      LocalMux                       0              3455   2209  FALL       1
I__687/O                                      LocalMux                     309              3764   2209  FALL       1
I__690/I                                      InMux                          0              3764   2209  FALL       1
I__690/O                                      InMux                        217              3981   2209  FALL       1
btn_cond.M_ctr_q_RNIUMNB_4_LC_17_26_6/in3     LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
btn_cond.M_ctr_q_RNIUMNB_4_LC_17_26_6/ltout   LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__288/I                                      CascadeMux                     0              4248   2209  RISE       1
I__288/O                                      CascadeMux                     0              4248   2209  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_17_26_7/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__574/I                                      LocalMux                       0              4598   2209  FALL       1
I__574/O                                      LocalMux                     309              4907   2209  FALL       1
I__579/I                                      InMux                          0              4907   2209  FALL       1
I__579/O                                      InMux                        217              5124   2209  FALL       1
click_dtct.M_last_q_LC_17_26_2/in3            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_17_24_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__712/I                                          ClkMux                         0              2607  RISE       1
I__712/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_17_24_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_17_24_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__418/I                                      LocalMux                       0              3455   1880  FALL       1
I__418/O                                      LocalMux                     309              3764   1880  FALL       1
I__423/I                                      InMux                          0              3764   1880  FALL       1
I__423/O                                      InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__433/I                                      Odrv4                          0              4269   2251  FALL       1
I__433/O                                      Odrv4                        372              4640   2251  FALL       1
I__435/I                                      LocalMux                       0              4640   2251  FALL       1
I__435/O                                      LocalMux                     309              4949   2251  FALL       1
I__437/I                                      InMux                          0              4949   2251  FALL       1
I__437/O                                      InMux                        217              5166   2251  FALL       1
I__438/I                                      CascadeMux                     0              5166   2251  FALL       1
I__438/O                                      CascadeMux                     0              5166   2251  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_state_q_0_LC_18_24_2/in3
Capture Clock    : uart_tx.M_state_q_0_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__583/I                                         LocalMux                       0              3455   1375  FALL       1
I__583/O                                         LocalMux                     309              3764   1375  FALL       1
I__587/I                                         InMux                          0              3764   1943  FALL       1
I__587/O                                         InMux                        217              3981   1943  FALL       1
I__593/I                                         CascadeMux                     0              3981   1943  FALL       1
I__593/O                                         CascadeMux                     0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_17_25_1/ltout  LogicCell40_SEQ_MODE_0000    309              4290   2251  RISE       1
I__244/I                                         CascadeMux                     0              4290   2251  RISE       1
I__244/O                                         CascadeMux                     0              4290   2251  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_17_25_2/in2      LogicCell40_SEQ_MODE_0000      0              4290   2251  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_17_25_2/lcout    LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       1
I__431/I                                         LocalMux                       0              4640   2251  FALL       1
I__431/O                                         LocalMux                     309              4949   2251  FALL       1
I__432/I                                         InMux                          0              4949   2251  FALL       1
I__432/O                                         InMux                        217              5166   2251  FALL       1
uart_tx.M_state_q_0_LC_18_24_2/in3               LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_18_28_6/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in2
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_18_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__759/I                                       LocalMux                       0              3455   2265  FALL       1
I__759/O                                       LocalMux                     309              3764   2265  FALL       1
I__761/I                                       InMux                          0              3764   2265  FALL       1
I__761/O                                       InMux                        217              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_17_28_3/in1     LogicCell40_SEQ_MODE_0000      0              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_17_28_3/ltout   LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__331/I                                       CascadeMux                     0              4304   2265  RISE       1
I__331/O                                       CascadeMux                     0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in2    LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       2
I__491/I                                       LocalMux                       0              4655   2265  FALL       1
I__491/O                                       LocalMux                     309              4963   2265  FALL       1
I__493/I                                       InMux                          0              4963   2265  FALL       1
I__493/O                                       InMux                        217              5181   2265  FALL       1
I__495/I                                       CascadeMux                     0              5181   2265  FALL       1
I__495/O                                       CascadeMux                     0              5181   2265  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/in2              LogicCell40_SEQ_MODE_1000      0              5181   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_18_28_6/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/in3
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_18_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__759/I                                       LocalMux                       0              3455   2265  FALL       1
I__759/O                                       LocalMux                     309              3764   2265  FALL       1
I__761/I                                       InMux                          0              3764   2265  FALL       1
I__761/O                                       InMux                        217              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_17_28_3/in1     LogicCell40_SEQ_MODE_0000      0              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_17_28_3/ltout   LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__331/I                                       CascadeMux                     0              4304   2265  RISE       1
I__331/O                                       CascadeMux                     0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/in2    LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_17_28_4/lcout  LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       2
I__492/I                                       LocalMux                       0              4655   2265  FALL       1
I__492/O                                       LocalMux                     309              4963   2265  FALL       1
I__494/I                                       InMux                          0              4963   2265  FALL       1
I__494/O                                       InMux                        217              5181   2265  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/in3              LogicCell40_SEQ_MODE_1000      0              5181   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_19_LC_18_29_3/lcout
Path End         : click_dtct.M_last_q_LC_17_26_2/in0
Capture Clock    : click_dtct.M_last_q_LC_17_26_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_19_LC_18_29_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__722/I                                      LocalMux                       0              3455   2314  FALL       1
I__722/O                                      LocalMux                     309              3764   2314  FALL       1
I__725/I                                      InMux                          0              3764   2314  FALL       1
I__725/O                                      InMux                        217              3981   2314  FALL       1
I__727/I                                      CascadeMux                     0              3981   2314  FALL       1
I__727/O                                      CascadeMux                     0              3981   2314  FALL       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_17_28_6/in2    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_17_28_6/lcout  LogicCell40_SEQ_MODE_0000    351              4332   2314  FALL       5
I__598/I                                      Odrv4                          0              4332   2314  FALL       1
I__598/O                                      Odrv4                        372              4704   2314  FALL       1
I__601/I                                      LocalMux                       0              4704   2314  FALL       1
I__601/O                                      LocalMux                     309              5012   2314  FALL       1
I__606/I                                      InMux                          0              5012   2314  FALL       1
I__606/O                                      InMux                        217              5230   2314  FALL       1
click_dtct.M_last_q_LC_17_26_2/in0            LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_17_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_17_22_0/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__542/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__542/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__549/I                                        LocalMux                       0              5012   2623  FALL       1
I__549/O                                        LocalMux                     309              5321   2623  FALL       1
I__553/I                                        InMux                          0              5321   2623  FALL       1
I__553/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_0_LC_17_22_0/in0                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_17_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_1_LC_17_22_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__543/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__543/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__550/I                                        LocalMux                       0              5012   2623  FALL       1
I__550/O                                        LocalMux                     309              5321   2623  FALL       1
I__556/I                                        InMux                          0              5321   2623  FALL       1
I__556/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_1_LC_17_22_1/in0                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_17_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_5_LC_17_23_7/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__543/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__543/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__551/I                                        LocalMux                       0              5012   2623  FALL       1
I__551/O                                        LocalMux                     309              5321   2623  FALL       1
I__558/I                                        InMux                          0              5321   2623  FALL       1
I__558/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_5_LC_17_23_7/in1                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__709/I                                          ClkMux                         0              2607  RISE       1
I__709/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_17_23_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_4_LC_17_22_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_17_22_4/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__542/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__542/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__549/I                                        LocalMux                       0              5012   2623  FALL       1
I__549/O                                        LocalMux                     309              5321   2623  FALL       1
I__554/I                                        InMux                          0              5321   2623  FALL       1
I__554/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_4_LC_17_22_4/in0                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_17_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_6_LC_17_22_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_17_22_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__542/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__542/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__549/I                                        LocalMux                       0              5012   2623  FALL       1
I__549/O                                        LocalMux                     309              5321   2623  FALL       1
I__555/I                                        InMux                          0              5321   2623  FALL       1
I__555/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_6_LC_17_22_7/in1                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_17_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_ctr_q_3_LC_17_22_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_17_22_3/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__543/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__543/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__550/I                                        LocalMux                       0              5012   2623  FALL       1
I__550/O                                        LocalMux                     309              5321   2623  FALL       1
I__557/I                                        InMux                          0              5321   2623  FALL       1
I__557/O                                        InMux                        217              5538   2623  FALL       1
uart_tx.M_ctr_q_3_LC_17_22_3/in0                LogicCell40_SEQ_MODE_1000      0              5538   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__707/I                                          ClkMux                         0              2607  RISE       1
I__707/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_17_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_24_7/ce
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_24_7/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_7_LC_16_24_7/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_24_6/ce
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_24_6/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_6_LC_16_24_6/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_24_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_24_5/ce
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_24_5/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_4_LC_16_24_5/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_4/ce
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_4/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_1_LC_16_24_4/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_3/ce
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_3/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_3_LC_16_24_3/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_24_2/ce
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_24_2/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_0_LC_16_24_2/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_1/ce
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_1/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_2_LC_16_24_1/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_17_26_2/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_0/ce
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_0/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__715/I                                          ClkMux                         0              2607  RISE       1
I__715/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_17_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_17_26_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1375  FALL       6
I__586/I                                       Odrv4                          0              3455   2679  FALL       1
I__586/O                                       Odrv4                        372              3827   2679  FALL       1
I__592/I                                       LocalMux                       0              3827   2679  FALL       1
I__592/O                                       LocalMux                     309              4136   2679  FALL       1
I__596/I                                       InMux                          0              4136   2679  FALL       1
I__596/O                                       InMux                        217              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2679  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2679  FALL       8
I__195/I                                       LocalMux                       0              4732   2679  FALL       1
I__195/O                                       LocalMux                     309              5040   2679  FALL       1
I__196/I                                       CEMux                          0              5040   2679  FALL       1
I__196/O                                       CEMux                        554              5594   2679  FALL       1
uart_tx.M_savedData_q_5_LC_16_24_0/ce          LogicCell40_SEQ_MODE_1000      0              5594   2679  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__708/I                                          ClkMux                         0              2607  RISE       1
I__708/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_18_24_2/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_2/sr
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_2/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__714/I                                          ClkMux                         0              2607  RISE       1
I__714/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_18_24_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_18_24_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__396/I                                        LocalMux                       0              3455   1880  FALL       1
I__396/O                                        LocalMux                     309              3764   1880  FALL       1
I__402/I                                        InMux                          0              3764   1880  FALL       1
I__402/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__535/I                                        Odrv4                          0              4269   2623  FALL       1
I__535/O                                        Odrv4                        372              4640   2623  FALL       1
I__542/I                                        Span4Mux_v                     0              4640   2623  FALL       1
I__542/O                                        Span4Mux_v                   372              5012   2623  FALL       1
I__548/I                                        LocalMux                       0              5012   2961  FALL       1
I__548/O                                        LocalMux                     309              5321   2961  FALL       1
I__552/I                                        SRMux                          0              5321   2961  FALL       1
I__552/O                                        SRMux                        358              5678   2961  FALL       1
uart_tx.M_txReg_q_LC_16_22_2/sr                 LogicCell40_SEQ_MODE_1001      0              5678   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_19_LC_18_29_3/sr
Capture Clock    : btn_cond.M_ctr_q_19_LC_18_29_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__701/I                                                     SRMux                          0              5433   3073  FALL       1
I__701/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_19_LC_18_29_3/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_18_29_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_18_LC_18_29_2/sr
Capture Clock    : btn_cond.M_ctr_q_18_LC_18_29_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__701/I                                                     SRMux                          0              5433   3073  FALL       1
I__701/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_18_LC_18_29_2/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_18_29_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_17_LC_18_29_1/sr
Capture Clock    : btn_cond.M_ctr_q_17_LC_18_29_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__701/I                                                     SRMux                          0              5433   3073  FALL       1
I__701/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_17_LC_18_29_1/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_18_29_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_16_LC_18_29_0/sr
Capture Clock    : btn_cond.M_ctr_q_16_LC_18_29_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__701/I                                                     SRMux                          0              5433   3073  FALL       1
I__701/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_16_LC_18_29_0/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__720/I                                          ClkMux                         0              2607  RISE       1
I__720/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_18_29_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_15_LC_18_28_7/sr
Capture Clock    : btn_cond.M_ctr_q_15_LC_18_28_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_15_LC_18_28_7/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_18_28_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_14_LC_18_28_6/sr
Capture Clock    : btn_cond.M_ctr_q_14_LC_18_28_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_14_LC_18_28_6/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_18_28_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_18_28_5/sr
Capture Clock    : btn_cond.M_ctr_q_13_LC_18_28_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_13_LC_18_28_5/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_18_28_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_18_28_4/sr
Capture Clock    : btn_cond.M_ctr_q_12_LC_18_28_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_12_LC_18_28_4/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_18_28_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_11_LC_18_28_3/sr
Capture Clock    : btn_cond.M_ctr_q_11_LC_18_28_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_11_LC_18_28_3/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_18_28_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_10_LC_18_28_2/sr
Capture Clock    : btn_cond.M_ctr_q_10_LC_18_28_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_10_LC_18_28_2/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_18_28_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_9_LC_18_28_1/sr
Capture Clock    : btn_cond.M_ctr_q_9_LC_18_28_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_9_LC_18_28_1/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_18_28_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_8_LC_18_28_0/sr
Capture Clock    : btn_cond.M_ctr_q_8_LC_18_28_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__702/I                                                     SRMux                          0              5433   3073  FALL       1
I__702/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_8_LC_18_28_0/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__718/I                                          ClkMux                         0              2607  RISE       1
I__718/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_18_28_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_7_LC_18_27_7/sr
Capture Clock    : btn_cond.M_ctr_q_7_LC_18_27_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_7_LC_18_27_7/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_18_27_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_6_LC_18_27_6/sr
Capture Clock    : btn_cond.M_ctr_q_6_LC_18_27_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_6_LC_18_27_6/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_18_27_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_18_27_5/sr
Capture Clock    : btn_cond.M_ctr_q_5_LC_18_27_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_5_LC_18_27_5/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_18_27_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_18_27_4/sr
Capture Clock    : btn_cond.M_ctr_q_4_LC_18_27_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_4_LC_18_27_4/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_18_27_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_3_LC_18_27_3/sr
Capture Clock    : btn_cond.M_ctr_q_3_LC_18_27_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_3_LC_18_27_3/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_18_27_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_2_LC_18_27_2/sr
Capture Clock    : btn_cond.M_ctr_q_2_LC_18_27_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_2_LC_18_27_2/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_18_27_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_1_LC_18_27_1/sr
Capture Clock    : btn_cond.M_ctr_q_1_LC_18_27_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_1_LC_18_27_1/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_18_27_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout
Path End         : btn_cond.M_ctr_q_0_LC_18_27_0/sr
Capture Clock    : btn_cond.M_ctr_q_0_LC_18_27_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__721/I                                          ClkMux                         0              2607  RISE       1
I__721/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_32_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_32_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__147/I                                                     LocalMux                       0              3455   3073  FALL       1
I__147/O                                                     LocalMux                     309              3764   3073  FALL       1
I__148/I                                                     InMux                          0              3764   3073  FALL       1
I__148/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__151/I                                                     LocalMux                       0              4269   3073  FALL       1
I__151/O                                                     LocalMux                     309              4577   3073  FALL       1
I__152/I                                                     IoInMux                        0              4577   3073  FALL       1
I__152/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__699/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__699/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__700/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__700/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__703/I                                                     SRMux                          0              5433   3073  FALL       1
I__703/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_0_LC_18_27_0/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__717/I                                          ClkMux                         0              2607  RISE       1
I__717/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_18_27_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_18_22_6/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_18_22_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__447/I                               InMux                          0              3802   +INF  FALL       1
I__447/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_0_LC_18_22_6/in3  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_18_22_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_18_22_4/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_18_22_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3970
---------------------------------------   ---- 
End-of-path arrival time (ps)             3970
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__441/I                               Odrv12                         0              1003   +INF  FALL       1
I__441/O                               Odrv12                       540              1543   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2083   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2623   +INF  FALL       1
I__444/I                               Sp12to4                        0              2623   +INF  FALL       1
I__444/O                               Sp12to4                      449              3072   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3072   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3444   +INF  FALL       1
I__446/I                               LocalMux                       0              3444   +INF  FALL       1
I__446/O                               LocalMux                     309              3752   +INF  FALL       1
I__448/I                               InMux                          0              3752   +INF  FALL       1
I__448/O                               InMux                        217              3970   +INF  FALL       1
reset_cond.M_stage_q_1_LC_18_22_4/in1  LogicCell40_SEQ_MODE_1000      0              3970   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_18_22_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trigger
Path End         : btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3
Capture Clock    : btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trigger                                  cu_top_0                       0                 0   +INF  RISE       1
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
trigger_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__153/I                                 Odrv12                         0              1053   +INF  FALL       1
I__153/O                                 Odrv12                       540              1593   +INF  FALL       1
I__154/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__154/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__155/I                                 Span12Mux_h                    0              2133   +INF  FALL       1
I__155/O                                 Span12Mux_h                  540              2673   +INF  FALL       1
I__156/I                                 Sp12to4                        0              2673   +INF  FALL       1
I__156/O                                 Sp12to4                      449              3122   +INF  FALL       1
I__157/I                                 Span4Mux_v                     0              3122   +INF  FALL       1
I__157/O                                 Span4Mux_v                   372              3494   +INF  FALL       1
I__158/I                                 LocalMux                       0              3494   +INF  FALL       1
I__158/O                                 LocalMux                     309              3802   +INF  FALL       1
I__159/I                                 InMux                          0              3802   +INF  FALL       1
I__159/O                                 InMux                        217              4020   +INF  FALL       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/in3  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__719/I                                          ClkMux                         0              2607  RISE       1
I__719/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_18_25_6/lcout
Path End         : led[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_18_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_18_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__518/I                         Odrv12                         0              3455   +INF  RISE       1
I__518/O                         Odrv12                       491              3946   +INF  RISE       1
I__523/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__523/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__525/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__525/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__527/I                         Sp12to4                        0              4928   +INF  RISE       1
I__527/O                         Sp12to4                      428              5356   +INF  RISE       1
I__528/I                         Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__528/O                         Span4Mux_s3_h                231              5587   +INF  RISE       1
I__529/I                         IoSpan4Mux                     0              5587   +INF  RISE       1
I__529/O                         IoSpan4Mux                   288              5875   +INF  RISE       1
I__530/I                         LocalMux                       0              5875   +INF  RISE       1
I__530/O                         LocalMux                     330              6204   +INF  RISE       1
I__531/I                         IoInMux                        0              6204   +INF  RISE       1
I__531/O                         IoInMux                      259              6464   +INF  RISE       1
led_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6464   +INF  RISE       1
led_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8701   +INF  FALL       1
led_obuf_0_iopad/DIN             IO_PAD                         0              8701   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             11054   +INF  FALL       1
led[0]                           cu_top_0                       0             11054   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_18_25_4/lcout
Path End         : led[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7571
-------------------------------------   ----- 
End-of-path arrival time (ps)           11026
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_18_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_18_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__621/I                         Odrv12                         0              3455   +INF  RISE       1
I__621/O                         Odrv12                       491              3946   +INF  RISE       1
I__625/I                         Span12Mux_h                    0              3946   +INF  RISE       1
I__625/O                         Span12Mux_h                  491              4437   +INF  RISE       1
I__628/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__628/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__630/I                         Sp12to4                        0              4928   +INF  RISE       1
I__630/O                         Sp12to4                      428              5356   +INF  RISE       1
I__631/I                         Span4Mux_s2_h                  0              5356   +INF  RISE       1
I__631/O                         Span4Mux_s2_h                203              5559   +INF  RISE       1
I__632/I                         IoSpan4Mux                     0              5559   +INF  RISE       1
I__632/O                         IoSpan4Mux                   288              5847   +INF  RISE       1
I__633/I                         LocalMux                       0              5847   +INF  RISE       1
I__633/O                         LocalMux                     330              6176   +INF  RISE       1
I__634/I                         IoInMux                        0              6176   +INF  RISE       1
I__634/O                         IoInMux                      259              6436   +INF  RISE       1
led_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6436   +INF  RISE       1
led_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8673   +INF  FALL       1
led_obuf_4_iopad/DIN             IO_PAD                         0              8673   +INF  FALL       1
led_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2353             11026   +INF  FALL       1
led[4]                           cu_top_0                       0             11026   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_18_25_0/lcout
Path End         : led[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__716/I                                          ClkMux                         0              2607  RISE       1
I__716/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_18_25_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_18_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__345/I                         Odrv12                         0              3455   +INF  RISE       1
I__345/O                         Odrv12                       491              3946   +INF  RISE       1
I__350/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__350/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__353/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__353/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__355/I                         Sp12to4                        0              4928   +INF  RISE       1
I__355/O                         Sp12to4                      428              5356   +INF  RISE       1
I__356/I                         Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__356/O                         Span4Mux_s3_h                231              5587   +INF  RISE       1
I__357/I                         IoSpan4Mux                     0              5587   +INF  RISE       1
I__357/O                         IoSpan4Mux                   288              5875   +INF  RISE       1
I__358/I                         LocalMux                       0              5875   +INF  RISE       1
I__358/O                         LocalMux                     330              6204   +INF  RISE       1
I__359/I                         IoInMux                        0              6204   +INF  RISE       1
I__359/O                         IoInMux                      259              6464   +INF  RISE       1
led_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6464   +INF  RISE       1
led_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8701   +INF  FALL       1
led_obuf_1_iopad/DIN             IO_PAD                         0              8701   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             11054   +INF  FALL       1
led[1]                           cu_top_0                       0             11054   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_17_25_7/lcout
Path End         : led[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6905
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_17_25_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_17_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__301/I                         Odrv12                         0              3455   +INF  RISE       1
I__301/O                         Odrv12                       491              3946   +INF  RISE       1
I__305/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__305/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__306/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__306/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__307/I                         Span12Mux_s6_h                 0              4928   +INF  RISE       1
I__307/O                         Span12Mux_s6_h               252              5181   +INF  RISE       1
I__308/I                         LocalMux                       0              5181   +INF  RISE       1
I__308/O                         LocalMux                     330              5510   +INF  RISE       1
I__309/I                         IoInMux                        0              5510   +INF  RISE       1
I__309/O                         IoInMux                      259              5770   +INF  RISE       1
led_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5770   +INF  RISE       1
led_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8007   +INF  FALL       1
led_obuf_6_iopad/DIN             IO_PAD                         0              8007   +INF  FALL       1
led_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353             10360   +INF  FALL       1
led[6]                           cu_top_0                       0             10360   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_17_25_4/lcout
Path End         : led[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6821
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__713/I                                          ClkMux                         0              2607  RISE       1
I__713/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_17_25_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_17_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__382/I                         Odrv12                         0              3455   +INF  RISE       1
I__382/O                         Odrv12                       491              3946   +INF  RISE       1
I__386/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__386/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__387/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__387/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__388/I                         Span12Mux_s3_h                 0              4928   +INF  RISE       1
I__388/O                         Span12Mux_s3_h               168              5096   +INF  RISE       1
I__389/I                         LocalMux                       0              5096   +INF  RISE       1
I__389/O                         LocalMux                     330              5426   +INF  RISE       1
I__390/I                         IoInMux                        0              5426   +INF  RISE       1
I__390/O                         IoInMux                      259              5685   +INF  RISE       1
led_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5685   +INF  RISE       1
led_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7923   +INF  FALL       1
led_obuf_3_iopad/DIN             IO_PAD                         0              7923   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10276   +INF  FALL       1
led[3]                           cu_top_0                       0             10276   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_16_25_6/lcout
Path End         : led[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_16_25_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_16_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__364/I                         Odrv12                         0              3455   +INF  RISE       1
I__364/O                         Odrv12                       491              3946   +INF  RISE       1
I__369/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__369/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__372/I                         Span12Mux_h                    0              4437   +INF  RISE       1
I__372/O                         Span12Mux_h                  491              4928   +INF  RISE       1
I__373/I                         Sp12to4                        0              4928   +INF  RISE       1
I__373/O                         Sp12to4                      428              5356   +INF  RISE       1
I__374/I                         Span4Mux_h                     0              5356   +INF  RISE       1
I__374/O                         Span4Mux_h                   302              5657   +INF  RISE       1
I__375/I                         Span4Mux_s3_h                  0              5657   +INF  RISE       1
I__375/O                         Span4Mux_s3_h                231              5889   +INF  RISE       1
I__376/I                         IoSpan4Mux                     0              5889   +INF  RISE       1
I__376/O                         IoSpan4Mux                   288              6176   +INF  RISE       1
I__377/I                         LocalMux                       0              6176   +INF  RISE       1
I__377/O                         LocalMux                     330              6506   +INF  RISE       1
I__378/I                         IoInMux                        0              6506   +INF  RISE       1
I__378/O                         IoInMux                      259              6766   +INF  RISE       1
led_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6766   +INF  RISE       1
led_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9003   +INF  FALL       1
led_obuf_2_iopad/DIN             IO_PAD                         0              9003   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             11356   +INF  FALL       1
led[2]                           cu_top_0                       0             11356   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_16_25_2/lcout
Path End         : led[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7999
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_16_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_16_25_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__164/I                         Odrv12                         0              3455   +INF  RISE       1
I__164/O                         Odrv12                       491              3946   +INF  RISE       1
I__167/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__167/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__168/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__168/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__169/I                         Span12Mux_s10_h                0              4928   +INF  RISE       1
I__169/O                         Span12Mux_s10_h              428              5356   +INF  RISE       1
I__170/I                         Sp12to4                        0              5356   +INF  RISE       1
I__170/O                         Sp12to4                      428              5784   +INF  RISE       1
I__171/I                         Span4Mux_s0_v                  0              5784   +INF  RISE       1
I__171/O                         Span4Mux_s0_v                203              5987   +INF  RISE       1
I__172/I                         IoSpan4Mux                     0              5987   +INF  RISE       1
I__172/O                         IoSpan4Mux                   288              6275   +INF  RISE       1
I__173/I                         LocalMux                       0              6275   +INF  RISE       1
I__173/O                         LocalMux                     330              6604   +INF  RISE       1
I__174/I                         IoInMux                        0              6604   +INF  RISE       1
I__174/O                         IoInMux                      259              6864   +INF  RISE       1
led_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6864   +INF  RISE       1
led_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9101   +INF  FALL       1
led_obuf_7_iopad/DIN             IO_PAD                         0              9101   +INF  FALL       1
led_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2353             11454   +INF  FALL       1
led[7]                           cu_top_0                       0             11454   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_16_25_1/lcout
Path End         : led[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__711/I                                          ClkMux                         0              2607  RISE       1
I__711/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_16_25_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_16_25_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__314/I                         Odrv12                         0              3455   +INF  RISE       1
I__314/O                         Odrv12                       491              3946   +INF  RISE       1
I__319/I                         Span12Mux_v                    0              3946   +INF  RISE       1
I__319/O                         Span12Mux_v                  491              4437   +INF  RISE       1
I__320/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__320/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__321/I                         Span12Mux_s9_h                 0              4928   +INF  RISE       1
I__321/O                         Span12Mux_s9_h               393              5321   +INF  RISE       1
I__322/I                         Sp12to4                        0              5321   +INF  RISE       1
I__322/O                         Sp12to4                      428              5749   +INF  RISE       1
I__323/I                         IoSpan4Mux                     0              5749   +INF  RISE       1
I__323/O                         IoSpan4Mux                   288              6036   +INF  RISE       1
I__324/I                         LocalMux                       0              6036   +INF  RISE       1
I__324/O                         LocalMux                     330              6366   +INF  RISE       1
I__325/I                         IoInMux                        0              6366   +INF  RISE       1
I__325/O                         IoInMux                      259              6625   +INF  RISE       1
led_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6625   +INF  RISE       1
led_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8863   +INF  FALL       1
led_obuf_5_iopad/DIN             IO_PAD                         0              8863   +INF  FALL       1
led_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2353             11216   +INF  FALL       1
led[5]                           cu_top_0                       0             11216   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_16_22_2/lcout
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__706/I                                          ClkMux                         0              2607  RISE       1
I__706/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_2/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_16_22_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__120/I                            Odrv12                         0              3455   +INF  RISE       1
I__120/O                            Odrv12                       491              3946   +INF  RISE       1
I__121/I                            Span12Mux_v                    0              3946   +INF  RISE       1
I__121/O                            Span12Mux_v                  491              4437   +INF  RISE       1
I__122/I                            Span12Mux_s9_v                 0              4437   +INF  RISE       1
I__122/O                            Span12Mux_s9_v               379              4816   +INF  RISE       1
I__123/I                            LocalMux                       0              4816   +INF  RISE       1
I__123/O                            LocalMux                     330              5145   +INF  RISE       1
I__124/I                            IoInMux                        0              5145   +INF  RISE       1
I__124/O                            IoInMux                      259              5405   +INF  RISE       1
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              5405   +INF  RISE       1
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              7642   +INF  FALL       1
usb_tx_obuf_iopad/DIN               IO_PAD                         0              7642   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2353              9995   +INF  FALL       1
usb_tx                              cu_top_0                       0              9995   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_18_22_3/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_18_22_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__449/I                               InMux                          0              3802   +INF  FALL       1
I__449/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_2_LC_18_22_3/in0  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_18_22_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_18_22_5/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_18_22_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__441/I                               Odrv12                         0              1053   +INF  FALL       1
I__441/O                               Odrv12                       540              1593   +INF  FALL       1
I__442/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__442/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__443/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__443/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__444/I                               Sp12to4                        0              2673   +INF  FALL       1
I__444/O                               Sp12to4                      449              3122   +INF  FALL       1
I__445/I                               Span4Mux_v                     0              3122   +INF  FALL       1
I__445/O                               Span4Mux_v                   372              3494   +INF  FALL       1
I__446/I                               LocalMux                       0              3494   +INF  FALL       1
I__446/O                               LocalMux                     309              3802   +INF  FALL       1
I__450/I                               InMux                          0              3802   +INF  FALL       1
I__450/O                               InMux                        217              4020   +INF  FALL       1
reset_cond.M_stage_q_3_LC_18_22_5/in0  LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__704/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__704/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__705/I                                          GlobalMux                      0              2452  RISE       1
I__705/O                                          GlobalMux                    154              2607  RISE       1
I__710/I                                          ClkMux                         0              2607  RISE       1
I__710/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_18_22_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

