INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/adder_study/adder_study.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_dataflow
