set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {signExtd.vho signExtd_vhd.sdo}}
	{{"Fast Model"} {signExtd_fast.vho signExtd_vhd_fast.sdo}}
}
