// Seed: 4248170188
module module_0 (
    id_1
);
  inout wire id_1;
  reg id_2;
  assign module_1.id_13 = 0;
  id_3(
      .id_0(1), .id_1(1), .id_2(), .id_3(1)
  );
  always begin : LABEL_0
    id_1 = 1;
    id_2 <= 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    output wor id_9
    , id_16,
    input tri1 id_10,
    inout tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output wand id_14
    , id_17
);
  module_0 modCall_1 (id_17);
endmodule
