
generated	/home/shetals/TACAS2018/Benchmarks/miscBenchmarks/moreBenchmarks_in_verilog/bobtuint27neg_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	2932	205	417	externally-supplied	2223.229248	2929	1	6500.551270	11551	1	0.035129	4	0	833	2010	2114	1281	269355	9	1492	24609	4882	12376	12643
