Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Aug  7 02:01:44 2025
| Host         : eddd3f79d6f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : top
| Device       : xc7a35t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay  | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                                                                         Logical Path                                                                                                                        | Start Point Clock | End Point Clock | DSP Block |  RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive |  End Point Pin Primitive |        Start Point Pin        |            End Point Pin            |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
| Path #1   | 83.330      | 26.283     | 10.294(40%) | 15.989(60%) | -0.076     | 57.013 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT3-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[0]/D           |
| Path #2   | 83.330      | 26.210     | 10.520(41%) | 15.690(59%) | -0.144     | 57.022 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT3-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[5]/D           |
| Path #3   | 83.330      | 26.196     | 10.294(40%) | 15.902(60%) | -0.078     | 57.050 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[6]/D           |
| Path #4   | 83.330      | 26.072     | 10.522(41%) | 15.550(59%) | -0.144     | 57.108 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT4-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[1]/D           |
| Path #5   | 83.330      | 25.984     | 10.294(40%) | 15.690(60%) | -0.145     | 57.247 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT2-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[4]/D           |
| Path #6   | 83.330      | 25.850     | 10.294(40%) | 15.556(60%) | -0.078     | 57.396 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(1)-LUT5-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[7]/D           |
| Path #7   | 83.330      | 25.683     | 10.294(41%) | 15.389(59%) | -0.145     | 57.544 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[2]/D           |
| Path #8   | 83.330      | 25.632     | 10.294(41%) | 15.338(59%) | -0.144     | 57.596 | 0.035             | Safely Timed       | Same Clock        | 26           | 21     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[3]/D           |
| Path #9   | 83.330      | 16.282     | 5.824(36%)  | 10.458(64%) | -0.088     | 66.819 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT3-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[15]/D          |
| Path #10  | 83.330      | 15.607     | 5.830(38%)  | 9.777(62%)  | -0.086     | 67.631 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                           | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[14]/D          |
| Path #11  | 83.330      | 15.209     | 5.722(38%)  | 9.487(62%)  | -0.085     | 68.082 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                           | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[13]/D          |
| Path #12  | 83.330      | 14.381     | 5.626(40%)  | 8.754(60%)  | -0.085     | 68.906 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[12]/D          |
| Path #13  | 83.330      | 14.228     | 5.440(39%)  | 8.788(61%)  | -0.089     | 69.007 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[11]/D          |
| Path #14  | 83.330      | 12.952     | 3.695(29%)  | 9.257(71%)  | -0.029     | 69.544 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[0]  |
| Path #15  | 83.330      | 12.614     | 3.695(30%)  | 8.919(70%)  | -0.033     | 69.878 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[0]  |
| Path #16  | 83.330      | 12.388     | 3.894(32%)  | 8.494(68%)  | -0.111     | 70.006 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[5]  |
| Path #17  | 83.330      | 12.460     | 3.695(30%)  | 8.765(70%)  | 0.000      | 70.064 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[0]  |
| Path #18  | 83.330      | 12.276     | 3.695(31%)  | 8.581(69%)  | -0.038     | 70.211 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[0]  |
| Path #19  | 83.330      | 12.191     | 3.695(31%)  | 8.496(69%)  | -0.098     | 70.236 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[0]  |
| Path #20  | 83.330      | 12.479     | 3.669(30%)  | 8.810(70%)  | -0.014     | 70.236 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[14] |
| Path #21  | 83.330      | 12.180     | 3.927(33%)  | 8.253(67%)  | 0.000      | 70.324 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[9]  |
| Path #22  | 83.330      | 12.050     | 3.894(33%)  | 8.156(67%)  | -0.115     | 70.340 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[5]  |
| Path #23  | 83.330      | 12.053     | 3.927(33%)  | 8.126(67%)  | -0.108     | 70.343 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[9]  |
| Path #24  | 83.330      | 12.122     | 3.695(31%)  | 8.427(69%)  | -0.039     | 70.363 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[0]  |
| Path #25  | 83.330      | 12.028     | 3.894(33%)  | 8.134(67%)  | -0.038     | 70.439 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[5]  |
| Path #26  | 83.330      | 11.941     | 1.204(11%)  | 10.737(89%) | -0.116     | 70.464 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_0_1/ADDRBWRADDR[3]  |
| Path #27  | 83.330      | 12.759     | 5.031(40%)  | 7.728(60%)  | -0.087     | 70.478 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[10]/D          |
| Path #28  | 83.330      | 12.095     | 3.669(31%)  | 8.426(69%)  | -0.097     | 70.536 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[14] |
| Path #29  | 83.330      | 11.938     | 3.695(31%)  | 8.243(69%)  | -0.041     | 70.546 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[0]  |
| Path #30  | 83.330      | 12.683     | 5.095(41%)  | 7.588(59%)  | -0.084     | 70.557 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[0]/D            |
| Path #31  | 83.330      | 12.141     | 3.669(31%)  | 8.472(69%)  | -0.018     | 70.570 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[14] |
| Path #32  | 83.330      | 11.853     | 3.695(32%)  | 8.158(68%)  | -0.101     | 70.571 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[0]  |
| Path #33  | 83.330      | 12.709     | 5.121(41%)  | 7.588(59%)  | -0.084     | 70.577 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[1]/D            |
| Path #34  | 83.330      | 11.842     | 3.927(34%)  | 7.915(66%)  | -0.029     | 70.633 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[9]  |
| Path #35  | 83.330      | 11.712     | 3.894(34%)  | 7.818(66%)  | -0.120     | 70.673 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[5]  |
| Path #36  | 83.330      | 11.715     | 3.927(34%)  | 7.788(66%)  | -0.111     | 70.678 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[9]  |
| Path #37  | 83.330      | 12.003     | 3.669(31%)  | 8.334(69%)  | -0.035     | 70.691 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[14] |
| Path #38  | 83.330      | 11.650     | 3.894(34%)  | 7.756(66%)  | -0.118     | 70.736 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[5]  |
| Path #39  | 83.330      | 11.709     | 3.927(34%)  | 7.782(66%)  | -0.046     | 70.749 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[9]  |
| Path #40  | 83.330      | 11.690     | 3.894(34%)  | 7.796(66%)  | -0.041     | 70.774 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[5]  |
| Path #41  | 83.330      | 11.603     | 1.204(11%)  | 10.399(89%) | -0.120     | 70.798 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_1_1/ADDRBWRADDR[3]  |
| Path #42  | 83.330      | 12.428     | 4.679(38%)  | 7.749(62%)  | -0.089     | 70.809 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[9]/D           |
| Path #43  | 83.330      | 11.757     | 3.669(32%)  | 8.088(68%)  | -0.100     | 70.871 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[14] |
| Path #44  | 83.330      | 11.600     | 3.695(32%)  | 7.905(68%)  | -0.036     | 70.889 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[0]  |
| Path #45  | 83.330      | 11.515     | 3.695(33%)  | 7.820(67%)  | -0.105     | 70.905 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[0]  |
| Path #46  | 83.330      | 11.515     | 3.695(33%)  | 7.820(67%)  | -0.098     | 70.912 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[0]  |
| Path #47  | 83.330      | 11.803     | 3.669(32%)  | 8.134(68%)  | 0.000      | 70.926 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[14] |
| Path #48  | 83.330      | 11.461     | 1.204(11%)  | 10.257(89%) | -0.123     | 70.937 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_0_0/ADDRBWRADDR[3]  |
| Path #49  | 83.330      | 11.504     | 3.927(35%)  | 7.577(65%)  | -0.034     | 70.966 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[9]  |
| Path #50  | 83.330      | 12.263     | 4.463(37%)  | 7.800(63%)  | -0.076     | 70.987 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT6-(16)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[8]/D           |
| Path #51  | 83.330      | 11.553     | 3.930(35%)  | 7.623(65%)  | -0.031     | 70.987 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[15] |
| Path #52  | 83.330      | 11.374     | 3.894(35%)  | 7.480(65%)  | -0.123     | 71.008 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[5]  |
| Path #53  | 83.330      | 11.377     | 3.927(35%)  | 7.450(65%)  | -0.115     | 71.012 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[9]  |
| Path #54  | 83.330      | 11.377     | 3.927(35%)  | 7.450(65%)  | -0.108     | 71.019 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[9]  |
| Path #55  | 83.330      | 11.665     | 3.669(32%)  | 7.996(68%)  | -0.038     | 71.026 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[14] |
| Path #56  | 83.330      | 11.312     | 3.894(35%)  | 7.418(65%)  | -0.121     | 71.071 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[5]  |
| Path #57  | 83.330      | 11.371     | 3.927(35%)  | 7.444(65%)  | -0.049     | 71.084 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[9]  |
| Path #58  | 83.330      | 11.352     | 3.894(35%)  | 7.458(65%)  | -0.045     | 71.108 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[5]  |
| Path #59  | 83.330      | 11.265     | 1.204(11%)  | 10.061(89%) | -0.125     | 71.131 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_0_6/ADDRBWRADDR[3]  |
| Path #60  | 83.330      | 11.419     | 3.669(33%)  | 7.750(67%)  | -0.104     | 71.205 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[14] |
| Path #61  | 83.330      | 11.315     | 3.930(35%)  | 7.385(65%)  | -0.038     | 71.218 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[15] |
| Path #62  | 83.330      | 11.465     | 3.669(33%)  | 7.796(67%)  | -0.040     | 71.224 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[14] |
| Path #63  | 83.330      | 11.262     | 3.695(33%)  | 7.567(67%)  | -0.031     | 71.232 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[0]  |
| Path #64  | 83.330      | 11.177     | 3.695(34%)  | 7.482(66%)  | -0.110     | 71.238 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[0]  |
| Path #65  | 83.330      | 11.177     | 3.695(34%)  | 7.482(66%)  | -0.099     | 71.249 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[0]  |
| Path #66  | 83.330      | 11.123     | 1.204(11%)  | 9.919(89%)  | -0.126     | 71.272 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_1_0/ADDRBWRADDR[3]  |
| Path #67  | 83.330      | 11.166     | 3.927(36%)  | 7.239(64%)  | -0.051     | 71.287 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[9]  |
| Path #68  | 83.330      | 11.166     | 3.927(36%)  | 7.239(64%)  | -0.041     | 71.297 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[9]  |
| Path #69  | 83.330      | 11.166     | 3.930(36%)  | 7.236(64%)  | -0.100     | 71.305 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[15] |
| Path #70  | 83.330      | 11.096     | 1.469(14%)  | 9.627(86%)  | -0.116     | 71.309 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[2]  | EX_reg_reg[3]/C               | memory_file_reg_0_1/ADDRBWRADDR[2]  |
| Path #71  | 83.330      | 11.169     | 1.204(11%)  | 9.965(89%)  | -0.043     | 71.310 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_0_4/ADDRBWRADDR[3]  |
| Path #72  | 83.330      | 11.039     | 3.927(36%)  | 7.112(64%)  | -0.120     | 71.345 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[9]  |
| Path #73  | 83.330      | 11.036     | 3.894(36%)  | 7.142(64%)  | -0.118     | 71.351 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[5]  |
| Path #74  | 83.330      | 11.039     | 3.927(36%)  | 7.112(64%)  | -0.109     | 71.356 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[9]  |
| Path #75  | 83.330      | 11.104     | 3.930(36%)  | 7.174(64%)  | -0.103     | 71.364 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[15] |
| Path #76  | 83.330      | 11.131     | 3.930(36%)  | 7.201(64%)  | -0.035     | 71.406 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[15] |
| Path #77  | 83.330      | 11.064     | 3.930(36%)  | 7.134(64%)  | -0.100     | 71.407 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[15] |
| Path #78  | 83.330      | 11.823     | 4.971(43%)  | 6.852(57%)  | -0.085     | 71.416 | 0.035             | Safely Timed       | Same Clock        | 7            | 6      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(1)-FDRE/D                                                                                                                                                                | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[2]/D            |
| Path #79  | 83.330      | 11.097     | 3.930(36%)  | 7.167(64%)  | -0.041     | 71.433 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[15] |
| Path #80  | 83.330      | 11.014     | 3.894(36%)  | 7.120(64%)  | -0.050     | 71.441 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[5]  |
| Path #81  | 83.330      | 10.927     | 1.204(12%)  | 9.723(88%)  | -0.128     | 71.466 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_1_6/ADDRBWRADDR[3]  |
| Path #82  | 83.330      | 11.081     | 3.669(34%)  | 7.412(66%)  | -0.109     | 71.538 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[14] |
| Path #83  | 83.330      | 11.127     | 3.669(33%)  | 7.458(67%)  | -0.035     | 71.567 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[14] |
| Path #84  | 83.330      | 10.839     | 3.695(35%)  | 7.144(65%)  | -0.103     | 71.583 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[0]  |
| Path #85  | 83.330      | 10.920     | 3.930(36%)  | 6.990(64%)  | -0.040     | 71.612 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[15] |
| Path #86  | 83.330      | 10.828     | 3.927(37%)  | 6.901(63%)  | -0.046     | 71.630 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[9]  |
| Path #87  | 83.330      | 10.758     | 1.469(14%)  | 9.289(86%)  | -0.120     | 71.643 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[2]  | EX_reg_reg[3]/C               | memory_file_reg_1_1/ADDRBWRADDR[2]  |
| Path #88  | 83.330      | 10.831     | 1.204(12%)  | 9.627(88%)  | -0.046     | 71.645 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_1_4/ADDRBWRADDR[3]  |
| Path #89  | 83.330      | 10.822     | 3.930(37%)  | 6.892(63%)  | -0.101     | 71.648 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[15] |
| Path #90  | 83.330      | 10.701     | 3.927(37%)  | 6.774(63%)  | -0.113     | 71.690 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[9]  |
| Path #91  | 83.330      | 10.698     | 3.894(37%)  | 6.804(63%)  | -0.113     | 71.694 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[5]  |
| Path #92  | 83.330      | 10.794     | 3.695(35%)  | 7.099(65%)  | -0.029     | 71.701 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[8]  |
| Path #93  | 83.330      | 10.669     | 3.695(35%)  | 6.974(65%)  | -0.098     | 71.757 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[8]  |
| Path #94  | 83.330      | 10.625     | 1.469(14%)  | 9.156(86%)  | -0.123     | 71.772 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[2]  | EX_reg_reg[3]/C               | memory_file_reg_0_0/ADDRBWRADDR[2]  |
| Path #95  | 83.330      | 10.670     | 3.930(37%)  | 6.740(63%)  | -0.107     | 71.794 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[15] |
| Path #96  | 83.330      | 10.676     | 3.894(37%)  | 6.782(63%)  | -0.024     | 71.805 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[5]  |
| Path #97  | 83.330      | 10.737     | 3.930(37%)  | 6.807(63%)  | -0.029     | 71.806 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[15] |
| Path #98  | 83.330      | 10.589     | 1.204(12%)  | 9.385(88%)  | -0.123     | 71.809 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT3-(10)-LUT5-(16)-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | None-None      | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | EX_reg_reg[3]/C               | memory_file_reg_0_7/ADDRBWRADDR[3]  |
| Path #99  | 83.330      | 10.713     | 3.930(37%)  | 6.783(63%)  | -0.019     | 71.839 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[15] |
| Path #100 | 83.330      | 10.601     | 3.930(38%)  | 6.671(62%)  | -0.105     | 71.865 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[15] |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3  |  4  |  5 | 7 | 8 | 10 | 11 | 12 | 26 |
+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+----+----+----+
| clk_pin         | 83.330ns    | 251 | 196 | 145 | 213 | 130 | 45 | 1 | 6 |  2 |  2 |  1 |  8 |
+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


