// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_pool2_Pipeline_L5_L6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_reload,
        mux_case_26189_reload,
        mux_case_24182_reload,
        mux_case_22175_reload,
        mux_case_20168_reload,
        mux_case_18161_reload,
        mux_case_16154_reload,
        mux_case_14147_reload,
        mux_case_12140_reload,
        mux_case_10133_reload,
        mux_case_8126_reload,
        mux_case_6119_reload,
        mux_case_4112_reload,
        mux_case_2105_reload,
        mux_case_2598_reload,
        mux_case_2391_reload,
        mux_case_2184_reload,
        mux_case_1977_reload,
        mux_case_1770_reload,
        mux_case_1563_reload,
        mux_case_1356_reload,
        mux_case_1149_reload,
        mux_case_942_reload,
        mux_case_735_reload,
        mux_case_528_reload,
        mux_case_321_reload,
        mux_case_114_reload,
        empty_26,
        empty_27,
        empty,
        phi_mul,
        out_img_address0,
        out_img_ce0,
        out_img_we0,
        out_img_d0,
        indvars_iv59,
        inp_img_0_address0,
        inp_img_0_ce0,
        inp_img_0_q0,
        inp_img_0_address1,
        inp_img_0_ce1,
        inp_img_0_q1,
        inp_img_1_address0,
        inp_img_1_ce0,
        inp_img_1_q0,
        inp_img_1_address1,
        inp_img_1_ce1,
        inp_img_1_q1,
        inp_img_2_address0,
        inp_img_2_ce0,
        inp_img_2_q0,
        inp_img_2_address1,
        inp_img_2_ce1,
        inp_img_2_q1,
        inp_img_3_address0,
        inp_img_3_ce0,
        inp_img_3_q0,
        inp_img_3_address1,
        inp_img_3_ce1,
        inp_img_3_q1,
        inp_img_4_address0,
        inp_img_4_ce0,
        inp_img_4_q0,
        inp_img_4_address1,
        inp_img_4_ce1,
        inp_img_4_q1,
        inp_img_5_address0,
        inp_img_5_ce0,
        inp_img_5_q0,
        inp_img_5_address1,
        inp_img_5_ce1,
        inp_img_5_q1,
        inp_img_6_address0,
        inp_img_6_ce0,
        inp_img_6_q0,
        inp_img_6_address1,
        inp_img_6_ce1,
        inp_img_6_q1,
        inp_img_7_address0,
        inp_img_7_ce0,
        inp_img_7_q0,
        inp_img_7_address1,
        inp_img_7_ce1,
        inp_img_7_q1,
        inp_img_8_address0,
        inp_img_8_ce0,
        inp_img_8_q0,
        inp_img_8_address1,
        inp_img_8_ce1,
        inp_img_8_q1,
        inp_img_9_address0,
        inp_img_9_ce0,
        inp_img_9_q0,
        inp_img_9_address1,
        inp_img_9_ce1,
        inp_img_9_q1,
        inp_img_10_address0,
        inp_img_10_ce0,
        inp_img_10_q0,
        inp_img_10_address1,
        inp_img_10_ce1,
        inp_img_10_q1,
        inp_img_11_address0,
        inp_img_11_ce0,
        inp_img_11_q0,
        inp_img_11_address1,
        inp_img_11_ce1,
        inp_img_11_q1,
        inp_img_12_address0,
        inp_img_12_ce0,
        inp_img_12_q0,
        inp_img_12_address1,
        inp_img_12_ce1,
        inp_img_12_q1,
        inp_img_13_address0,
        inp_img_13_ce0,
        inp_img_13_q0,
        inp_img_13_address1,
        inp_img_13_ce1,
        inp_img_13_q1,
        inp_img_14_address0,
        inp_img_14_ce0,
        inp_img_14_q0,
        inp_img_14_address1,
        inp_img_14_ce1,
        inp_img_14_q1,
        inp_img_15_address0,
        inp_img_15_ce0,
        inp_img_15_q0,
        inp_img_15_address1,
        inp_img_15_ce1,
        inp_img_15_q1,
        inp_img_16_address0,
        inp_img_16_ce0,
        inp_img_16_q0,
        inp_img_16_address1,
        inp_img_16_ce1,
        inp_img_16_q1,
        inp_img_17_address0,
        inp_img_17_ce0,
        inp_img_17_q0,
        inp_img_17_address1,
        inp_img_17_ce1,
        inp_img_17_q1,
        inp_img_18_address0,
        inp_img_18_ce0,
        inp_img_18_q0,
        inp_img_18_address1,
        inp_img_18_ce1,
        inp_img_18_q1,
        inp_img_19_address0,
        inp_img_19_ce0,
        inp_img_19_q0,
        inp_img_19_address1,
        inp_img_19_ce1,
        inp_img_19_q1,
        inp_img_20_address0,
        inp_img_20_ce0,
        inp_img_20_q0,
        inp_img_20_address1,
        inp_img_20_ce1,
        inp_img_20_q1,
        inp_img_21_address0,
        inp_img_21_ce0,
        inp_img_21_q0,
        inp_img_21_address1,
        inp_img_21_ce1,
        inp_img_21_q1,
        inp_img_22_address0,
        inp_img_22_ce0,
        inp_img_22_q0,
        inp_img_22_address1,
        inp_img_22_ce1,
        inp_img_22_q1,
        inp_img_23_address0,
        inp_img_23_ce0,
        inp_img_23_q0,
        inp_img_23_address1,
        inp_img_23_ce1,
        inp_img_23_q1,
        inp_img_24_address0,
        inp_img_24_ce0,
        inp_img_24_q0,
        inp_img_24_address1,
        inp_img_24_ce1,
        inp_img_24_q1,
        inp_img_25_address0,
        inp_img_25_ce0,
        inp_img_25_q0,
        inp_img_25_address1,
        inp_img_25_ce1,
        inp_img_25_q1,
        inp_img_26_address0,
        inp_img_26_ce0,
        inp_img_26_q0,
        inp_img_26_address1,
        inp_img_26_ce1,
        inp_img_26_q1,
        line_buffer_2D_16_out,
        line_buffer_2D_16_out_ap_vld,
        mux_case_26_out_i,
        mux_case_26_out_o,
        mux_case_26_out_o_ap_vld,
        mux_case_24_out_i,
        mux_case_24_out_o,
        mux_case_24_out_o_ap_vld,
        mux_case_22_out_i,
        mux_case_22_out_o,
        mux_case_22_out_o_ap_vld,
        mux_case_20_out_i,
        mux_case_20_out_o,
        mux_case_20_out_o_ap_vld,
        mux_case_18_out_i,
        mux_case_18_out_o,
        mux_case_18_out_o_ap_vld,
        mux_case_16_out_i,
        mux_case_16_out_o,
        mux_case_16_out_o_ap_vld,
        mux_case_14_out_i,
        mux_case_14_out_o,
        mux_case_14_out_o_ap_vld,
        mux_case_12_out_i,
        mux_case_12_out_o,
        mux_case_12_out_o_ap_vld,
        mux_case_10_out_i,
        mux_case_10_out_o,
        mux_case_10_out_o_ap_vld,
        mux_case_8_out_i,
        mux_case_8_out_o,
        mux_case_8_out_o_ap_vld,
        mux_case_6_out_i,
        mux_case_6_out_o,
        mux_case_6_out_o_ap_vld,
        mux_case_4_out_i,
        mux_case_4_out_o,
        mux_case_4_out_o_ap_vld,
        line_buffer_2D_18_out,
        line_buffer_2D_18_out_ap_vld,
        mux_case_25_out_i,
        mux_case_25_out_o,
        mux_case_25_out_o_ap_vld,
        mux_case_23_out_i,
        mux_case_23_out_o,
        mux_case_23_out_o_ap_vld,
        mux_case_21_out_i,
        mux_case_21_out_o,
        mux_case_21_out_o_ap_vld,
        mux_case_19_out_i,
        mux_case_19_out_o,
        mux_case_19_out_o_ap_vld,
        mux_case_17_out_i,
        mux_case_17_out_o,
        mux_case_17_out_o_ap_vld,
        mux_case_15_out_i,
        mux_case_15_out_o,
        mux_case_15_out_o_ap_vld,
        mux_case_13_out_i,
        mux_case_13_out_o,
        mux_case_13_out_o_ap_vld,
        mux_case_11_out_i,
        mux_case_11_out_o,
        mux_case_11_out_o_ap_vld,
        mux_case_9_out_i,
        mux_case_9_out_o,
        mux_case_9_out_o_ap_vld,
        mux_case_7_out_i,
        mux_case_7_out_o,
        mux_case_7_out_o_ap_vld,
        mux_case_5_out_i,
        mux_case_5_out_o,
        mux_case_5_out_o_ap_vld,
        mux_case_3_out_i,
        mux_case_3_out_o,
        mux_case_3_out_o_ap_vld,
        line_buffer_2D_17_out,
        line_buffer_2D_17_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        grp_fu_2086_p_din0,
        grp_fu_2086_p_din1,
        grp_fu_2086_p_opcode,
        grp_fu_2086_p_dout0,
        grp_fu_2086_p_ce,
        grp_fu_2090_p_din0,
        grp_fu_2090_p_din1,
        grp_fu_2090_p_opcode,
        grp_fu_2090_p_dout0,
        grp_fu_2090_p_ce,
        grp_fu_2094_p_din0,
        grp_fu_2094_p_din1,
        grp_fu_2094_p_opcode,
        grp_fu_2094_p_dout0,
        grp_fu_2094_p_ce,
        grp_fu_2098_p_din0,
        grp_fu_2098_p_din1,
        grp_fu_2098_p_opcode,
        grp_fu_2098_p_dout0,
        grp_fu_2098_p_ce,
        grp_fu_2102_p_din0,
        grp_fu_2102_p_din1,
        grp_fu_2102_p_opcode,
        grp_fu_2102_p_dout0,
        grp_fu_2102_p_ce,
        grp_fu_2106_p_din0,
        grp_fu_2106_p_din1,
        grp_fu_2106_p_opcode,
        grp_fu_2106_p_dout0,
        grp_fu_2106_p_ce,
        grp_fu_2110_p_din0,
        grp_fu_2110_p_din1,
        grp_fu_2110_p_opcode,
        grp_fu_2110_p_dout0,
        grp_fu_2110_p_ce,
        grp_fu_2114_p_din0,
        grp_fu_2114_p_din1,
        grp_fu_2114_p_opcode,
        grp_fu_2114_p_dout0,
        grp_fu_2114_p_ce,
        grp_fu_2118_p_din0,
        grp_fu_2118_p_din1,
        grp_fu_2118_p_opcode,
        grp_fu_2118_p_dout0,
        grp_fu_2118_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_reload;
input  [31:0] mux_case_26189_reload;
input  [31:0] mux_case_24182_reload;
input  [31:0] mux_case_22175_reload;
input  [31:0] mux_case_20168_reload;
input  [31:0] mux_case_18161_reload;
input  [31:0] mux_case_16154_reload;
input  [31:0] mux_case_14147_reload;
input  [31:0] mux_case_12140_reload;
input  [31:0] mux_case_10133_reload;
input  [31:0] mux_case_8126_reload;
input  [31:0] mux_case_6119_reload;
input  [31:0] mux_case_4112_reload;
input  [31:0] mux_case_2105_reload;
input  [31:0] mux_case_2598_reload;
input  [31:0] mux_case_2391_reload;
input  [31:0] mux_case_2184_reload;
input  [31:0] mux_case_1977_reload;
input  [31:0] mux_case_1770_reload;
input  [31:0] mux_case_1563_reload;
input  [31:0] mux_case_1356_reload;
input  [31:0] mux_case_1149_reload;
input  [31:0] mux_case_942_reload;
input  [31:0] mux_case_735_reload;
input  [31:0] mux_case_528_reload;
input  [31:0] mux_case_321_reload;
input  [31:0] mux_case_114_reload;
input  [31:0] empty_26;
input  [31:0] empty_27;
input  [31:0] empty;
input  [15:0] phi_mul;
output  [15:0] out_img_address0;
output   out_img_ce0;
output   out_img_we0;
output  [31:0] out_img_d0;
input  [12:0] indvars_iv59;
output  [12:0] inp_img_0_address0;
output   inp_img_0_ce0;
input  [31:0] inp_img_0_q0;
output  [12:0] inp_img_0_address1;
output   inp_img_0_ce1;
input  [31:0] inp_img_0_q1;
output  [12:0] inp_img_1_address0;
output   inp_img_1_ce0;
input  [31:0] inp_img_1_q0;
output  [12:0] inp_img_1_address1;
output   inp_img_1_ce1;
input  [31:0] inp_img_1_q1;
output  [12:0] inp_img_2_address0;
output   inp_img_2_ce0;
input  [31:0] inp_img_2_q0;
output  [12:0] inp_img_2_address1;
output   inp_img_2_ce1;
input  [31:0] inp_img_2_q1;
output  [12:0] inp_img_3_address0;
output   inp_img_3_ce0;
input  [31:0] inp_img_3_q0;
output  [12:0] inp_img_3_address1;
output   inp_img_3_ce1;
input  [31:0] inp_img_3_q1;
output  [12:0] inp_img_4_address0;
output   inp_img_4_ce0;
input  [31:0] inp_img_4_q0;
output  [12:0] inp_img_4_address1;
output   inp_img_4_ce1;
input  [31:0] inp_img_4_q1;
output  [12:0] inp_img_5_address0;
output   inp_img_5_ce0;
input  [31:0] inp_img_5_q0;
output  [12:0] inp_img_5_address1;
output   inp_img_5_ce1;
input  [31:0] inp_img_5_q1;
output  [12:0] inp_img_6_address0;
output   inp_img_6_ce0;
input  [31:0] inp_img_6_q0;
output  [12:0] inp_img_6_address1;
output   inp_img_6_ce1;
input  [31:0] inp_img_6_q1;
output  [12:0] inp_img_7_address0;
output   inp_img_7_ce0;
input  [31:0] inp_img_7_q0;
output  [12:0] inp_img_7_address1;
output   inp_img_7_ce1;
input  [31:0] inp_img_7_q1;
output  [12:0] inp_img_8_address0;
output   inp_img_8_ce0;
input  [31:0] inp_img_8_q0;
output  [12:0] inp_img_8_address1;
output   inp_img_8_ce1;
input  [31:0] inp_img_8_q1;
output  [12:0] inp_img_9_address0;
output   inp_img_9_ce0;
input  [31:0] inp_img_9_q0;
output  [12:0] inp_img_9_address1;
output   inp_img_9_ce1;
input  [31:0] inp_img_9_q1;
output  [12:0] inp_img_10_address0;
output   inp_img_10_ce0;
input  [31:0] inp_img_10_q0;
output  [12:0] inp_img_10_address1;
output   inp_img_10_ce1;
input  [31:0] inp_img_10_q1;
output  [12:0] inp_img_11_address0;
output   inp_img_11_ce0;
input  [31:0] inp_img_11_q0;
output  [12:0] inp_img_11_address1;
output   inp_img_11_ce1;
input  [31:0] inp_img_11_q1;
output  [12:0] inp_img_12_address0;
output   inp_img_12_ce0;
input  [31:0] inp_img_12_q0;
output  [12:0] inp_img_12_address1;
output   inp_img_12_ce1;
input  [31:0] inp_img_12_q1;
output  [12:0] inp_img_13_address0;
output   inp_img_13_ce0;
input  [31:0] inp_img_13_q0;
output  [12:0] inp_img_13_address1;
output   inp_img_13_ce1;
input  [31:0] inp_img_13_q1;
output  [12:0] inp_img_14_address0;
output   inp_img_14_ce0;
input  [31:0] inp_img_14_q0;
output  [12:0] inp_img_14_address1;
output   inp_img_14_ce1;
input  [31:0] inp_img_14_q1;
output  [12:0] inp_img_15_address0;
output   inp_img_15_ce0;
input  [31:0] inp_img_15_q0;
output  [12:0] inp_img_15_address1;
output   inp_img_15_ce1;
input  [31:0] inp_img_15_q1;
output  [12:0] inp_img_16_address0;
output   inp_img_16_ce0;
input  [31:0] inp_img_16_q0;
output  [12:0] inp_img_16_address1;
output   inp_img_16_ce1;
input  [31:0] inp_img_16_q1;
output  [12:0] inp_img_17_address0;
output   inp_img_17_ce0;
input  [31:0] inp_img_17_q0;
output  [12:0] inp_img_17_address1;
output   inp_img_17_ce1;
input  [31:0] inp_img_17_q1;
output  [12:0] inp_img_18_address0;
output   inp_img_18_ce0;
input  [31:0] inp_img_18_q0;
output  [12:0] inp_img_18_address1;
output   inp_img_18_ce1;
input  [31:0] inp_img_18_q1;
output  [12:0] inp_img_19_address0;
output   inp_img_19_ce0;
input  [31:0] inp_img_19_q0;
output  [12:0] inp_img_19_address1;
output   inp_img_19_ce1;
input  [31:0] inp_img_19_q1;
output  [12:0] inp_img_20_address0;
output   inp_img_20_ce0;
input  [31:0] inp_img_20_q0;
output  [12:0] inp_img_20_address1;
output   inp_img_20_ce1;
input  [31:0] inp_img_20_q1;
output  [12:0] inp_img_21_address0;
output   inp_img_21_ce0;
input  [31:0] inp_img_21_q0;
output  [12:0] inp_img_21_address1;
output   inp_img_21_ce1;
input  [31:0] inp_img_21_q1;
output  [12:0] inp_img_22_address0;
output   inp_img_22_ce0;
input  [31:0] inp_img_22_q0;
output  [12:0] inp_img_22_address1;
output   inp_img_22_ce1;
input  [31:0] inp_img_22_q1;
output  [12:0] inp_img_23_address0;
output   inp_img_23_ce0;
input  [31:0] inp_img_23_q0;
output  [12:0] inp_img_23_address1;
output   inp_img_23_ce1;
input  [31:0] inp_img_23_q1;
output  [12:0] inp_img_24_address0;
output   inp_img_24_ce0;
input  [31:0] inp_img_24_q0;
output  [12:0] inp_img_24_address1;
output   inp_img_24_ce1;
input  [31:0] inp_img_24_q1;
output  [12:0] inp_img_25_address0;
output   inp_img_25_ce0;
input  [31:0] inp_img_25_q0;
output  [12:0] inp_img_25_address1;
output   inp_img_25_ce1;
input  [31:0] inp_img_25_q1;
output  [12:0] inp_img_26_address0;
output   inp_img_26_ce0;
input  [31:0] inp_img_26_q0;
output  [12:0] inp_img_26_address1;
output   inp_img_26_ce1;
input  [31:0] inp_img_26_q1;
output  [31:0] line_buffer_2D_16_out;
output   line_buffer_2D_16_out_ap_vld;
input  [31:0] mux_case_26_out_i;
output  [31:0] mux_case_26_out_o;
output   mux_case_26_out_o_ap_vld;
input  [31:0] mux_case_24_out_i;
output  [31:0] mux_case_24_out_o;
output   mux_case_24_out_o_ap_vld;
input  [31:0] mux_case_22_out_i;
output  [31:0] mux_case_22_out_o;
output   mux_case_22_out_o_ap_vld;
input  [31:0] mux_case_20_out_i;
output  [31:0] mux_case_20_out_o;
output   mux_case_20_out_o_ap_vld;
input  [31:0] mux_case_18_out_i;
output  [31:0] mux_case_18_out_o;
output   mux_case_18_out_o_ap_vld;
input  [31:0] mux_case_16_out_i;
output  [31:0] mux_case_16_out_o;
output   mux_case_16_out_o_ap_vld;
input  [31:0] mux_case_14_out_i;
output  [31:0] mux_case_14_out_o;
output   mux_case_14_out_o_ap_vld;
input  [31:0] mux_case_12_out_i;
output  [31:0] mux_case_12_out_o;
output   mux_case_12_out_o_ap_vld;
input  [31:0] mux_case_10_out_i;
output  [31:0] mux_case_10_out_o;
output   mux_case_10_out_o_ap_vld;
input  [31:0] mux_case_8_out_i;
output  [31:0] mux_case_8_out_o;
output   mux_case_8_out_o_ap_vld;
input  [31:0] mux_case_6_out_i;
output  [31:0] mux_case_6_out_o;
output   mux_case_6_out_o_ap_vld;
input  [31:0] mux_case_4_out_i;
output  [31:0] mux_case_4_out_o;
output   mux_case_4_out_o_ap_vld;
output  [31:0] line_buffer_2D_18_out;
output   line_buffer_2D_18_out_ap_vld;
input  [31:0] mux_case_25_out_i;
output  [31:0] mux_case_25_out_o;
output   mux_case_25_out_o_ap_vld;
input  [31:0] mux_case_23_out_i;
output  [31:0] mux_case_23_out_o;
output   mux_case_23_out_o_ap_vld;
input  [31:0] mux_case_21_out_i;
output  [31:0] mux_case_21_out_o;
output   mux_case_21_out_o_ap_vld;
input  [31:0] mux_case_19_out_i;
output  [31:0] mux_case_19_out_o;
output   mux_case_19_out_o_ap_vld;
input  [31:0] mux_case_17_out_i;
output  [31:0] mux_case_17_out_o;
output   mux_case_17_out_o_ap_vld;
input  [31:0] mux_case_15_out_i;
output  [31:0] mux_case_15_out_o;
output   mux_case_15_out_o_ap_vld;
input  [31:0] mux_case_13_out_i;
output  [31:0] mux_case_13_out_o;
output   mux_case_13_out_o_ap_vld;
input  [31:0] mux_case_11_out_i;
output  [31:0] mux_case_11_out_o;
output   mux_case_11_out_o_ap_vld;
input  [31:0] mux_case_9_out_i;
output  [31:0] mux_case_9_out_o;
output   mux_case_9_out_o_ap_vld;
input  [31:0] mux_case_7_out_i;
output  [31:0] mux_case_7_out_o;
output   mux_case_7_out_o_ap_vld;
input  [31:0] mux_case_5_out_i;
output  [31:0] mux_case_5_out_o;
output   mux_case_5_out_o_ap_vld;
input  [31:0] mux_case_3_out_i;
output  [31:0] mux_case_3_out_o;
output   mux_case_3_out_o_ap_vld;
output  [31:0] line_buffer_2D_17_out;
output   line_buffer_2D_17_out_ap_vld;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;
output  [31:0] grp_fu_2086_p_din0;
output  [31:0] grp_fu_2086_p_din1;
output  [4:0] grp_fu_2086_p_opcode;
input  [0:0] grp_fu_2086_p_dout0;
output   grp_fu_2086_p_ce;
output  [31:0] grp_fu_2090_p_din0;
output  [31:0] grp_fu_2090_p_din1;
output  [4:0] grp_fu_2090_p_opcode;
input  [0:0] grp_fu_2090_p_dout0;
output   grp_fu_2090_p_ce;
output  [31:0] grp_fu_2094_p_din0;
output  [31:0] grp_fu_2094_p_din1;
output  [4:0] grp_fu_2094_p_opcode;
input  [0:0] grp_fu_2094_p_dout0;
output   grp_fu_2094_p_ce;
output  [31:0] grp_fu_2098_p_din0;
output  [31:0] grp_fu_2098_p_din1;
output  [4:0] grp_fu_2098_p_opcode;
input  [0:0] grp_fu_2098_p_dout0;
output   grp_fu_2098_p_ce;
output  [31:0] grp_fu_2102_p_din0;
output  [31:0] grp_fu_2102_p_din1;
output  [4:0] grp_fu_2102_p_opcode;
input  [0:0] grp_fu_2102_p_dout0;
output   grp_fu_2102_p_ce;
output  [31:0] grp_fu_2106_p_din0;
output  [31:0] grp_fu_2106_p_din1;
output  [4:0] grp_fu_2106_p_opcode;
input  [0:0] grp_fu_2106_p_dout0;
output   grp_fu_2106_p_ce;
output  [31:0] grp_fu_2110_p_din0;
output  [31:0] grp_fu_2110_p_din1;
output  [4:0] grp_fu_2110_p_opcode;
input  [0:0] grp_fu_2110_p_dout0;
output   grp_fu_2110_p_ce;
output  [31:0] grp_fu_2114_p_din0;
output  [31:0] grp_fu_2114_p_din1;
output  [4:0] grp_fu_2114_p_opcode;
input  [0:0] grp_fu_2114_p_dout0;
output   grp_fu_2114_p_ce;
output  [31:0] grp_fu_2118_p_din0;
output  [31:0] grp_fu_2118_p_din1;
output  [4:0] grp_fu_2118_p_opcode;
input  [0:0] grp_fu_2118_p_dout0;
output   grp_fu_2118_p_ce;

reg ap_idle;
reg line_buffer_2D_16_out_ap_vld;
reg[31:0] mux_case_26_out_o;
reg mux_case_26_out_o_ap_vld;
reg[31:0] mux_case_24_out_o;
reg mux_case_24_out_o_ap_vld;
reg[31:0] mux_case_22_out_o;
reg mux_case_22_out_o_ap_vld;
reg[31:0] mux_case_20_out_o;
reg mux_case_20_out_o_ap_vld;
reg[31:0] mux_case_18_out_o;
reg mux_case_18_out_o_ap_vld;
reg[31:0] mux_case_16_out_o;
reg mux_case_16_out_o_ap_vld;
reg[31:0] mux_case_14_out_o;
reg mux_case_14_out_o_ap_vld;
reg[31:0] mux_case_12_out_o;
reg mux_case_12_out_o_ap_vld;
reg[31:0] mux_case_10_out_o;
reg mux_case_10_out_o_ap_vld;
reg[31:0] mux_case_8_out_o;
reg mux_case_8_out_o_ap_vld;
reg[31:0] mux_case_6_out_o;
reg mux_case_6_out_o_ap_vld;
reg[31:0] mux_case_4_out_o;
reg mux_case_4_out_o_ap_vld;
reg line_buffer_2D_18_out_ap_vld;
reg[31:0] mux_case_25_out_o;
reg mux_case_25_out_o_ap_vld;
reg[31:0] mux_case_23_out_o;
reg mux_case_23_out_o_ap_vld;
reg[31:0] mux_case_21_out_o;
reg mux_case_21_out_o_ap_vld;
reg[31:0] mux_case_19_out_o;
reg mux_case_19_out_o_ap_vld;
reg[31:0] mux_case_17_out_o;
reg mux_case_17_out_o_ap_vld;
reg[31:0] mux_case_15_out_o;
reg mux_case_15_out_o_ap_vld;
reg[31:0] mux_case_13_out_o;
reg mux_case_13_out_o_ap_vld;
reg[31:0] mux_case_11_out_o;
reg mux_case_11_out_o_ap_vld;
reg[31:0] mux_case_9_out_o;
reg mux_case_9_out_o_ap_vld;
reg[31:0] mux_case_7_out_o;
reg mux_case_7_out_o_ap_vld;
reg[31:0] mux_case_5_out_o;
reg mux_case_5_out_o_ap_vld;
reg[31:0] mux_case_3_out_o;
reg mux_case_3_out_o_ap_vld;
reg line_buffer_2D_17_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_1710_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] tmp_33_reg_1182;
reg   [31:0] tmp_33_reg_1182_pp0_iter2_reg;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] tmp_33_reg_1182_pp0_iter3_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter4_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter5_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter6_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter7_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter8_reg;
reg   [31:0] tmp_33_reg_1182_pp0_iter9_reg;
reg   [31:0] tmp_27_reg_1215;
reg   [31:0] tmp_27_reg_1215_pp0_iter2_reg;
reg   [31:0] tmp_27_reg_1215_pp0_iter3_reg;
reg   [31:0] tmp_27_reg_1215_pp0_iter4_reg;
reg   [31:0] tmp_27_reg_1215_pp0_iter5_reg;
reg   [31:0] tmp_27_reg_1215_pp0_iter6_reg;
reg   [31:0] tmp_21_reg_1248;
reg   [31:0] tmp_21_reg_1248_pp0_iter2_reg;
reg   [31:0] tmp_21_reg_1248_pp0_iter3_reg;
reg   [31:0] tmp_reg_1280;
reg   [31:0] tmp_25_reg_1312;
reg   [31:0] tmp_25_reg_1312_pp0_iter3_reg;
reg   [31:0] tmp_25_reg_1312_pp0_iter4_reg;
reg   [31:0] tmp_25_reg_1312_pp0_iter5_reg;
reg   [31:0] tmp_23_reg_1344;
reg   [31:0] tmp_23_reg_1344_pp0_iter3_reg;
reg   [31:0] tmp_23_reg_1344_pp0_iter4_reg;
reg   [31:0] tmp_19_reg_1376;
reg   [31:0] tmp_29_reg_1408;
reg   [31:0] tmp_31_reg_1440;
reg   [0:0] icmp_ln68_reg_3594;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter1_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter2_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter3_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter4_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter5_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter6_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter7_reg;
reg   [0:0] icmp_ln68_reg_3594_pp0_iter8_reg;
wire   [4:0] select_ln68_fu_1740_p3;
reg   [4:0] select_ln68_reg_3598;
reg   [4:0] select_ln68_reg_3598_pp0_iter1_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter2_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter3_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter4_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter5_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter6_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter7_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter8_reg;
reg   [4:0] select_ln68_reg_3598_pp0_iter9_reg;
reg   [3:0] tmp_39_reg_3621;
reg   [3:0] tmp_39_reg_3621_pp0_iter1_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter2_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter3_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter4_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter5_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter6_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter7_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter8_reg;
reg   [3:0] tmp_39_reg_3621_pp0_iter9_reg;
reg   [31:0] line_buffer_2D_43_reg_3896;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter2_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter3_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter4_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter5_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter6_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter7_reg;
reg   [31:0] line_buffer_2D_43_reg_3896_pp0_iter8_reg;
reg   [31:0] line_buffer_2D_reg_3902;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter2_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter3_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter4_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter5_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter6_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter7_reg;
reg   [31:0] line_buffer_2D_reg_3902_pp0_iter8_reg;
reg   [31:0] line_buffer_2D_44_reg_3907;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter2_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter3_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter4_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter5_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter6_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter7_reg;
reg   [31:0] line_buffer_2D_44_reg_3907_pp0_iter8_reg;
reg   [31:0] p_load85_reg_3912;
reg   [31:0] p_load85_reg_3912_pp0_iter2_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter3_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter4_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter5_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter6_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter7_reg;
reg   [31:0] p_load85_reg_3912_pp0_iter8_reg;
reg   [31:0] p_load84_reg_3917;
reg   [31:0] p_load84_reg_3917_pp0_iter2_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter3_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter4_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter5_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter6_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter7_reg;
reg   [31:0] p_load84_reg_3917_pp0_iter8_reg;
reg   [31:0] p_load_reg_3934;
reg   [31:0] p_load_reg_3934_pp0_iter2_reg;
reg   [31:0] p_load_reg_3934_pp0_iter3_reg;
reg   [31:0] p_load_reg_3934_pp0_iter4_reg;
reg   [31:0] p_load_reg_3934_pp0_iter5_reg;
reg   [31:0] p_load_reg_3934_pp0_iter6_reg;
reg   [31:0] p_load_reg_3934_pp0_iter7_reg;
reg   [31:0] p_load_reg_3934_pp0_iter8_reg;
wire   [0:0] icmp_ln76_fu_1913_p2;
wire   [31:0] line_buffer_2D_51_fu_2075_p27;
wire   [31:0] line_buffer_2D_11_fu_2130_p27;
wire   [31:0] line_buffer_2D_13_fu_2252_p27;
wire   [31:0] tmp_68_fu_2711_p3;
reg   [31:0] tmp_68_reg_4026;
wire   [31:0] tmp_69_fu_2803_p3;
reg   [31:0] tmp_69_reg_4033;
wire   [31:0] tmp_70_fu_2894_p3;
reg   [31:0] tmp_70_reg_4040;
wire   [31:0] tmp_71_fu_2985_p3;
reg   [31:0] tmp_71_reg_4047;
wire   [31:0] tmp_72_fu_3076_p3;
reg   [31:0] tmp_72_reg_4054;
wire   [31:0] tmp_73_fu_3167_p3;
reg   [31:0] tmp_73_reg_4061;
wire   [31:0] tmp_74_fu_3258_p3;
reg   [31:0] tmp_74_reg_4068;
wire   [31:0] tmp_75_fu_3349_p3;
reg   [31:0] tmp_75_reg_4075;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [31:0] ap_phi_mux_tmp_33_phi_fu_1185_p26;
wire   [31:0] line_buffer_2D_14_fu_2307_p27;
wire   [31:0] ap_phi_reg_pp0_iter1_tmp_33_reg_1182;
reg   [31:0] ap_phi_mux_tmp_27_phi_fu_1218_p26;
wire   [31:0] line_buffer_2D_12_fu_2185_p27;
wire   [31:0] ap_phi_reg_pp0_iter1_tmp_27_reg_1215;
reg   [31:0] ap_phi_mux_tmp_21_phi_fu_1251_p26;
wire   [31:0] line_buffer_2D_15_fu_2374_p27;
wire   [31:0] ap_phi_reg_pp0_iter1_tmp_21_reg_1248;
reg   [31:0] ap_phi_mux_tmp_phi_fu_1283_p26;
wire   [31:0] ap_phi_reg_pp0_iter1_tmp_reg_1280;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_25_reg_1312;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_25_reg_1312;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_25_reg_1312;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_23_reg_1344;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_23_reg_1344;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_23_reg_1344;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_19_reg_1376;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_19_reg_1376;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_19_reg_1376;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter3_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter4_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter5_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter6_tmp_29_reg_1408;
reg   [31:0] ap_phi_reg_pp0_iter7_tmp_29_reg_1408;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter3_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter4_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter5_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter6_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter7_tmp_31_reg_1440;
reg   [31:0] ap_phi_reg_pp0_iter8_tmp_31_reg_1440;
wire   [63:0] p_cast7_fu_1792_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] p_cast8_fu_1829_p1;
wire   [63:0] zext_ln160_3_fu_3491_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
wire    ap_loop_init;
reg   [4:0] col_fu_266;
wire   [4:0] add_ln71_fu_1860_p2;
reg   [4:0] ap_sig_allocacmp_col_load;
reg   [4:0] row_fu_270;
wire   [4:0] select_ln68_2_fu_1748_p3;
reg   [4:0] ap_sig_allocacmp_row_load;
reg   [7:0] indvar_flatten_fu_274;
wire   [7:0] add_ln68_2_fu_1716_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [31:0] line_buffer_2D_17_fu_278;
reg   [31:0] line_buffer_2D_18_fu_282;
reg   [31:0] line_buffer_2D_16_fu_286;
reg   [31:0] empty_88_fu_290;
reg   [31:0] empty_89_fu_294;
reg   [31:0] empty_90_fu_298;
reg    inp_img_1_ce1_local;
reg    inp_img_1_ce0_local;
reg    inp_img_2_ce1_local;
reg    inp_img_2_ce0_local;
reg    inp_img_0_ce1_local;
reg    inp_img_0_ce0_local;
reg    inp_img_3_ce1_local;
reg    inp_img_3_ce0_local;
reg    inp_img_4_ce1_local;
reg    inp_img_4_ce0_local;
reg    inp_img_5_ce1_local;
reg    inp_img_5_ce0_local;
reg    inp_img_6_ce1_local;
reg    inp_img_6_ce0_local;
reg    inp_img_7_ce1_local;
reg    inp_img_7_ce0_local;
reg    inp_img_8_ce1_local;
reg    inp_img_8_ce0_local;
reg    inp_img_9_ce1_local;
reg    inp_img_9_ce0_local;
reg    inp_img_10_ce1_local;
reg    inp_img_10_ce0_local;
reg    inp_img_11_ce1_local;
reg    inp_img_11_ce0_local;
reg    inp_img_12_ce1_local;
reg    inp_img_12_ce0_local;
reg    inp_img_13_ce1_local;
reg    inp_img_13_ce0_local;
reg    inp_img_14_ce1_local;
reg    inp_img_14_ce0_local;
reg    inp_img_15_ce1_local;
reg    inp_img_15_ce0_local;
reg    inp_img_16_ce1_local;
reg    inp_img_16_ce0_local;
reg    inp_img_17_ce1_local;
reg    inp_img_17_ce0_local;
reg    inp_img_18_ce1_local;
reg    inp_img_18_ce0_local;
reg    inp_img_19_ce1_local;
reg    inp_img_19_ce0_local;
reg    inp_img_20_ce1_local;
reg    inp_img_20_ce0_local;
reg    inp_img_21_ce1_local;
reg    inp_img_21_ce0_local;
reg    inp_img_22_ce1_local;
reg    inp_img_22_ce0_local;
reg    inp_img_23_ce1_local;
reg    inp_img_23_ce0_local;
reg    inp_img_24_ce1_local;
reg    inp_img_24_ce0_local;
reg    inp_img_25_ce1_local;
reg    inp_img_25_ce0_local;
reg    inp_img_26_ce1_local;
reg    inp_img_26_ce0_local;
reg    out_img_we0_local;
wire   [31:0] tmp_76_fu_3453_p3;
reg    out_img_ce0_local;
wire   [0:0] icmp_ln71_fu_1734_p2;
wire   [4:0] add_ln68_fu_1728_p2;
wire   [4:0] empty_91_fu_1760_p2;
wire   [4:0] tmp1_fu_1776_p2;
wire   [12:0] tmp1_cast_fu_1782_p1;
wire   [12:0] empty_93_fu_1786_p2;
wire   [12:0] zext_ln68_fu_1756_p1;
wire   [12:0] empty_94_fu_1823_p2;
wire   [31:0] line_buffer_2D_51_fu_2075_p25;
wire   [31:0] line_buffer_2D_11_fu_2130_p25;
wire   [31:0] line_buffer_2D_12_fu_2185_p25;
wire   [31:0] line_buffer_2D_13_fu_2252_p25;
wire   [31:0] line_buffer_2D_14_fu_2307_p25;
wire   [31:0] line_buffer_2D_15_fu_2374_p25;
wire   [31:0] bitcast_ln156_fu_2669_p1;
wire   [7:0] tmp_s_fu_2673_p4;
wire   [22:0] trunc_ln156_fu_2683_p1;
wire   [0:0] icmp_ln156_34_fu_2693_p2;
wire   [0:0] icmp_ln156_fu_2687_p2;
wire   [0:0] or_ln156_fu_2699_p2;
wire   [0:0] and_ln156_fu_2705_p2;
wire   [31:0] bitcast_ln156_17_fu_2720_p1;
wire   [31:0] bitcast_ln156_18_fu_2738_p1;
wire   [7:0] tmp_41_fu_2724_p4;
wire   [22:0] trunc_ln156_17_fu_2734_p1;
wire   [0:0] icmp_ln156_36_fu_2761_p2;
wire   [0:0] icmp_ln156_35_fu_2755_p2;
wire   [7:0] tmp_42_fu_2741_p4;
wire   [22:0] trunc_ln156_18_fu_2751_p1;
wire   [0:0] icmp_ln156_38_fu_2779_p2;
wire   [0:0] icmp_ln156_37_fu_2773_p2;
wire   [0:0] or_ln156_17_fu_2767_p2;
wire   [0:0] or_ln156_18_fu_2785_p2;
wire   [0:0] and_ln156_17_fu_2791_p2;
wire   [0:0] and_ln156_18_fu_2797_p2;
wire   [31:0] bitcast_ln156_19_fu_2811_p1;
wire   [31:0] bitcast_ln156_20_fu_2829_p1;
wire   [7:0] tmp_44_fu_2815_p4;
wire   [22:0] trunc_ln156_19_fu_2825_p1;
wire   [0:0] icmp_ln156_40_fu_2852_p2;
wire   [0:0] icmp_ln156_39_fu_2846_p2;
wire   [7:0] tmp_45_fu_2832_p4;
wire   [22:0] trunc_ln156_20_fu_2842_p1;
wire   [0:0] icmp_ln156_42_fu_2870_p2;
wire   [0:0] icmp_ln156_41_fu_2864_p2;
wire   [0:0] or_ln156_19_fu_2858_p2;
wire   [0:0] or_ln156_20_fu_2876_p2;
wire   [0:0] and_ln156_19_fu_2882_p2;
wire   [0:0] and_ln156_20_fu_2888_p2;
wire   [31:0] bitcast_ln156_21_fu_2902_p1;
wire   [31:0] bitcast_ln156_22_fu_2920_p1;
wire   [7:0] tmp_47_fu_2906_p4;
wire   [22:0] trunc_ln156_21_fu_2916_p1;
wire   [0:0] icmp_ln156_44_fu_2943_p2;
wire   [0:0] icmp_ln156_43_fu_2937_p2;
wire   [7:0] tmp_48_fu_2923_p4;
wire   [22:0] trunc_ln156_22_fu_2933_p1;
wire   [0:0] icmp_ln156_46_fu_2961_p2;
wire   [0:0] icmp_ln156_45_fu_2955_p2;
wire   [0:0] or_ln156_21_fu_2949_p2;
wire   [0:0] or_ln156_22_fu_2967_p2;
wire   [0:0] and_ln156_21_fu_2973_p2;
wire   [0:0] and_ln156_22_fu_2979_p2;
wire   [31:0] bitcast_ln156_23_fu_2993_p1;
wire   [31:0] bitcast_ln156_24_fu_3011_p1;
wire   [7:0] tmp_50_fu_2997_p4;
wire   [22:0] trunc_ln156_23_fu_3007_p1;
wire   [0:0] icmp_ln156_48_fu_3034_p2;
wire   [0:0] icmp_ln156_47_fu_3028_p2;
wire   [7:0] tmp_51_fu_3014_p4;
wire   [22:0] trunc_ln156_24_fu_3024_p1;
wire   [0:0] icmp_ln156_50_fu_3052_p2;
wire   [0:0] icmp_ln156_49_fu_3046_p2;
wire   [0:0] or_ln156_23_fu_3040_p2;
wire   [0:0] or_ln156_24_fu_3058_p2;
wire   [0:0] and_ln156_23_fu_3064_p2;
wire   [0:0] and_ln156_24_fu_3070_p2;
wire   [31:0] bitcast_ln156_25_fu_3084_p1;
wire   [31:0] bitcast_ln156_26_fu_3102_p1;
wire   [7:0] tmp_53_fu_3088_p4;
wire   [22:0] trunc_ln156_25_fu_3098_p1;
wire   [0:0] icmp_ln156_52_fu_3125_p2;
wire   [0:0] icmp_ln156_51_fu_3119_p2;
wire   [7:0] tmp_54_fu_3105_p4;
wire   [22:0] trunc_ln156_26_fu_3115_p1;
wire   [0:0] icmp_ln156_54_fu_3143_p2;
wire   [0:0] icmp_ln156_53_fu_3137_p2;
wire   [0:0] or_ln156_25_fu_3131_p2;
wire   [0:0] or_ln156_26_fu_3149_p2;
wire   [0:0] and_ln156_25_fu_3155_p2;
wire   [0:0] and_ln156_26_fu_3161_p2;
wire   [31:0] bitcast_ln156_27_fu_3175_p1;
wire   [31:0] bitcast_ln156_28_fu_3193_p1;
wire   [7:0] tmp_56_fu_3179_p4;
wire   [22:0] trunc_ln156_27_fu_3189_p1;
wire   [0:0] icmp_ln156_56_fu_3216_p2;
wire   [0:0] icmp_ln156_55_fu_3210_p2;
wire   [7:0] tmp_57_fu_3196_p4;
wire   [22:0] trunc_ln156_28_fu_3206_p1;
wire   [0:0] icmp_ln156_58_fu_3234_p2;
wire   [0:0] icmp_ln156_57_fu_3228_p2;
wire   [0:0] or_ln156_27_fu_3222_p2;
wire   [0:0] or_ln156_28_fu_3240_p2;
wire   [0:0] and_ln156_27_fu_3246_p2;
wire   [0:0] and_ln156_28_fu_3252_p2;
wire   [31:0] bitcast_ln156_29_fu_3266_p1;
wire   [31:0] bitcast_ln156_30_fu_3284_p1;
wire   [7:0] tmp_59_fu_3270_p4;
wire   [22:0] trunc_ln156_29_fu_3280_p1;
wire   [0:0] icmp_ln156_60_fu_3307_p2;
wire   [0:0] icmp_ln156_59_fu_3301_p2;
wire   [7:0] tmp_60_fu_3287_p4;
wire   [22:0] trunc_ln156_30_fu_3297_p1;
wire   [0:0] icmp_ln156_62_fu_3325_p2;
wire   [0:0] icmp_ln156_61_fu_3319_p2;
wire   [0:0] or_ln156_29_fu_3313_p2;
wire   [0:0] or_ln156_30_fu_3331_p2;
wire   [0:0] and_ln156_29_fu_3337_p2;
wire   [0:0] and_ln156_30_fu_3343_p2;
wire   [3:0] empty_92_fu_3360_p0;
wire   [4:0] empty_92_fu_3360_p1;
wire   [7:0] empty_92_fu_3360_p2;
wire   [31:0] bitcast_ln156_31_fu_3370_p1;
wire   [31:0] bitcast_ln156_32_fu_3388_p1;
wire   [7:0] tmp_62_fu_3374_p4;
wire   [22:0] trunc_ln156_31_fu_3384_p1;
wire   [0:0] icmp_ln156_64_fu_3411_p2;
wire   [0:0] icmp_ln156_63_fu_3405_p2;
wire   [7:0] tmp_63_fu_3391_p4;
wire   [22:0] trunc_ln156_32_fu_3401_p1;
wire   [0:0] icmp_ln156_66_fu_3429_p2;
wire   [0:0] icmp_ln156_65_fu_3423_p2;
wire   [0:0] or_ln156_31_fu_3417_p2;
wire   [0:0] or_ln156_32_fu_3435_p2;
wire   [0:0] and_ln156_31_fu_3441_p2;
wire   [0:0] and_ln156_32_fu_3447_p2;
wire   [4:0] add_ln160_fu_3461_p2;
wire   [3:0] lshr_ln_fu_3466_p4;
wire   [15:0] zext_ln160_fu_3476_p1;
wire   [15:0] add_ln160_3_fu_3480_p2;
wire   [15:0] p_cast6_fu_3366_p1;
wire   [15:0] add_ln160_2_fu_3485_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [7:0] empty_92_fu_3360_p00;
reg    ap_condition_2433;
reg    ap_condition_2437;
reg    ap_condition_2441;
reg    ap_condition_2445;
reg    ap_condition_2449;
reg    ap_condition_2453;
reg    ap_condition_2457;
reg    ap_condition_2461;
reg    ap_condition_2465;
reg    ap_condition_2479;
reg    ap_condition_2483;
reg    ap_condition_2487;
reg    ap_condition_2491;
wire   [4:0] line_buffer_2D_51_fu_2075_p1;
wire   [4:0] line_buffer_2D_51_fu_2075_p3;
wire   [4:0] line_buffer_2D_51_fu_2075_p5;
wire   [4:0] line_buffer_2D_51_fu_2075_p7;
wire   [4:0] line_buffer_2D_51_fu_2075_p9;
wire   [4:0] line_buffer_2D_51_fu_2075_p11;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p13;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p15;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p17;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p19;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p21;
wire  signed [4:0] line_buffer_2D_51_fu_2075_p23;
wire   [4:0] line_buffer_2D_11_fu_2130_p1;
wire   [4:0] line_buffer_2D_11_fu_2130_p3;
wire   [4:0] line_buffer_2D_11_fu_2130_p5;
wire   [4:0] line_buffer_2D_11_fu_2130_p7;
wire   [4:0] line_buffer_2D_11_fu_2130_p9;
wire   [4:0] line_buffer_2D_11_fu_2130_p11;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p13;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p15;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p17;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p19;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p21;
wire  signed [4:0] line_buffer_2D_11_fu_2130_p23;
wire   [4:0] line_buffer_2D_12_fu_2185_p1;
wire   [4:0] line_buffer_2D_12_fu_2185_p3;
wire   [4:0] line_buffer_2D_12_fu_2185_p5;
wire   [4:0] line_buffer_2D_12_fu_2185_p7;
wire   [4:0] line_buffer_2D_12_fu_2185_p9;
wire   [4:0] line_buffer_2D_12_fu_2185_p11;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p13;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p15;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p17;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p19;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p21;
wire  signed [4:0] line_buffer_2D_12_fu_2185_p23;
wire   [4:0] line_buffer_2D_13_fu_2252_p1;
wire   [4:0] line_buffer_2D_13_fu_2252_p3;
wire   [4:0] line_buffer_2D_13_fu_2252_p5;
wire   [4:0] line_buffer_2D_13_fu_2252_p7;
wire   [4:0] line_buffer_2D_13_fu_2252_p9;
wire   [4:0] line_buffer_2D_13_fu_2252_p11;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p13;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p15;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p17;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p19;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p21;
wire  signed [4:0] line_buffer_2D_13_fu_2252_p23;
wire   [4:0] line_buffer_2D_14_fu_2307_p1;
wire   [4:0] line_buffer_2D_14_fu_2307_p3;
wire   [4:0] line_buffer_2D_14_fu_2307_p5;
wire   [4:0] line_buffer_2D_14_fu_2307_p7;
wire   [4:0] line_buffer_2D_14_fu_2307_p9;
wire   [4:0] line_buffer_2D_14_fu_2307_p11;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p13;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p15;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p17;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p19;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p21;
wire  signed [4:0] line_buffer_2D_14_fu_2307_p23;
wire   [4:0] line_buffer_2D_15_fu_2374_p1;
wire   [4:0] line_buffer_2D_15_fu_2374_p3;
wire   [4:0] line_buffer_2D_15_fu_2374_p5;
wire   [4:0] line_buffer_2D_15_fu_2374_p7;
wire   [4:0] line_buffer_2D_15_fu_2374_p9;
wire   [4:0] line_buffer_2D_15_fu_2374_p11;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p13;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p15;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p17;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p19;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p21;
wire  signed [4:0] line_buffer_2D_15_fu_2374_p23;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 col_fu_266 = 5'd0;
#0 row_fu_270 = 5'd0;
#0 indvar_flatten_fu_274 = 8'd0;
#0 line_buffer_2D_17_fu_278 = 32'd0;
#0 line_buffer_2D_18_fu_282 = 32'd0;
#0 line_buffer_2D_16_fu_286 = 32'd0;
#0 empty_88_fu_290 = 32'd0;
#0 empty_89_fu_294 = 32'd0;
#0 empty_90_fu_298 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11041(
    .din0(mux_case_3_out_i),
    .din1(mux_case_5_out_i),
    .din2(mux_case_7_out_i),
    .din3(mux_case_9_out_i),
    .din4(mux_case_11_out_i),
    .din5(mux_case_13_out_i),
    .din6(mux_case_15_out_i),
    .din7(mux_case_17_out_i),
    .din8(mux_case_19_out_i),
    .din9(mux_case_21_out_i),
    .din10(mux_case_23_out_i),
    .din11(mux_case_25_out_i),
    .def(line_buffer_2D_51_fu_2075_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_51_fu_2075_p27)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11042(
    .din0(inp_img_3_q1),
    .din1(inp_img_5_q1),
    .din2(inp_img_7_q1),
    .din3(inp_img_9_q1),
    .din4(inp_img_11_q1),
    .din5(inp_img_13_q1),
    .din6(inp_img_15_q1),
    .din7(inp_img_17_q1),
    .din8(inp_img_19_q1),
    .din9(inp_img_21_q1),
    .din10(inp_img_23_q1),
    .din11(inp_img_25_q1),
    .def(line_buffer_2D_11_fu_2130_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_11_fu_2130_p27)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11043(
    .din0(inp_img_4_q1),
    .din1(inp_img_6_q1),
    .din2(inp_img_8_q1),
    .din3(inp_img_10_q1),
    .din4(inp_img_12_q1),
    .din5(inp_img_14_q1),
    .din6(inp_img_16_q1),
    .din7(inp_img_18_q1),
    .din8(inp_img_20_q1),
    .din9(inp_img_22_q1),
    .din10(inp_img_24_q1),
    .din11(inp_img_26_q1),
    .def(line_buffer_2D_12_fu_2185_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_12_fu_2185_p27)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11044(
    .din0(inp_img_3_q0),
    .din1(inp_img_5_q0),
    .din2(inp_img_7_q0),
    .din3(inp_img_9_q0),
    .din4(inp_img_11_q0),
    .din5(inp_img_13_q0),
    .din6(inp_img_15_q0),
    .din7(inp_img_17_q0),
    .din8(inp_img_19_q0),
    .din9(inp_img_21_q0),
    .din10(inp_img_23_q0),
    .din11(inp_img_25_q0),
    .def(line_buffer_2D_13_fu_2252_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_13_fu_2252_p27)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11045(
    .din0(inp_img_4_q0),
    .din1(inp_img_6_q0),
    .din2(inp_img_8_q0),
    .din3(inp_img_10_q0),
    .din4(inp_img_12_q0),
    .din5(inp_img_14_q0),
    .din6(inp_img_16_q0),
    .din7(inp_img_18_q0),
    .din8(inp_img_20_q0),
    .din9(inp_img_22_q0),
    .din10(inp_img_24_q0),
    .din11(inp_img_26_q0),
    .def(line_buffer_2D_14_fu_2307_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_14_fu_2307_p27)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U11046(
    .din0(mux_case_4_out_i),
    .din1(mux_case_6_out_i),
    .din2(mux_case_8_out_i),
    .din3(mux_case_10_out_i),
    .din4(mux_case_12_out_i),
    .din5(mux_case_14_out_i),
    .din6(mux_case_16_out_i),
    .din7(mux_case_18_out_i),
    .din8(mux_case_20_out_i),
    .din9(mux_case_22_out_i),
    .din10(mux_case_24_out_i),
    .din11(mux_case_26_out_i),
    .def(line_buffer_2D_15_fu_2374_p25),
    .sel(select_ln68_reg_3598),
    .dout(line_buffer_2D_15_fu_2374_p27)
);

NN_mul_4ns_5ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mul_4ns_5ns_8_1_1_U11047(
    .din0(empty_92_fu_3360_p0),
    .din1(empty_92_fu_3360_p1),
    .dout(empty_92_fu_3360_p2)
);

NN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_19_reg_1376 <= line_buffer_2D_17_fu_278;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_tmp_19_reg_1376 <= line_buffer_2D_51_fu_2075_p27;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_19_reg_1376 <= ap_phi_reg_pp0_iter1_tmp_19_reg_1376;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_23_reg_1344 <= inp_img_0_q1;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_tmp_23_reg_1344 <= empty_89_fu_294;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_23_reg_1344 <= ap_phi_reg_pp0_iter1_tmp_23_reg_1344;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_25_reg_1312 <= inp_img_1_q1;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_tmp_25_reg_1312 <= line_buffer_2D_11_fu_2130_p27;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_25_reg_1312 <= ap_phi_reg_pp0_iter1_tmp_25_reg_1312;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_29_reg_1408 <= inp_img_0_q0;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_tmp_29_reg_1408 <= empty_90_fu_298;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter1_tmp_29_reg_1408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_31_reg_1440 <= inp_img_1_q0;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_tmp_31_reg_1440 <= line_buffer_2D_13_fu_2252_p27;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter1_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln68_fu_1710_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_fu_266 <= add_ln71_fu_1860_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_266 <= 5'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_88_fu_290 <= empty;
        end else if (((icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            empty_88_fu_290 <= ap_phi_mux_tmp_21_phi_fu_1251_p26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_89_fu_294 <= empty_27;
        end else if (((icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            empty_89_fu_294 <= ap_phi_mux_tmp_27_phi_fu_1218_p26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_90_fu_298 <= empty_26;
        end else if (((icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            empty_90_fu_298 <= ap_phi_mux_tmp_33_phi_fu_1185_p26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln68_fu_1710_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_274 <= add_ln68_2_fu_1716_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_274 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            line_buffer_2D_16_fu_286 <= p_reload;
        end else if ((1'b1 == ap_condition_2433)) begin
            line_buffer_2D_16_fu_286 <= inp_img_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            line_buffer_2D_17_fu_278 <= mux_case_114_reload;
        end else if ((1'b1 == ap_condition_2433)) begin
            line_buffer_2D_17_fu_278 <= inp_img_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            line_buffer_2D_18_fu_282 <= mux_case_2105_reload;
        end else if ((1'b1 == ap_condition_2433)) begin
            line_buffer_2D_18_fu_282 <= inp_img_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln68_fu_1710_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            row_fu_270 <= select_ln68_2_fu_1748_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            row_fu_270 <= 5'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_21_reg_1248 <= line_buffer_2D_18_fu_282;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_21_reg_1248 <= line_buffer_2D_15_fu_2374_p27;
    end else if ((~(icmp_ln68_reg_3594 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_21_reg_1248 <= ap_phi_reg_pp0_iter1_tmp_21_reg_1248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_reg_1215 <= inp_img_2_q1;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_27_reg_1215 <= line_buffer_2D_12_fu_2185_p27;
    end else if ((~(icmp_ln68_reg_3594 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_reg_1215 <= ap_phi_reg_pp0_iter1_tmp_27_reg_1215;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_33_reg_1182 <= inp_img_2_q0;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_33_reg_1182 <= line_buffer_2D_14_fu_2307_p27;
    end else if ((~(icmp_ln68_reg_3594 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_33_reg_1182 <= ap_phi_reg_pp0_iter1_tmp_33_reg_1182;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1280 <= line_buffer_2D_16_fu_286;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_reg_1280 <= empty_88_fu_290;
    end else if ((~(icmp_ln68_reg_3594 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1280 <= ap_phi_reg_pp0_iter1_tmp_reg_1280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln68_reg_3594 <= icmp_ln68_fu_1710_p2;
        icmp_ln68_reg_3594_pp0_iter1_reg <= icmp_ln68_reg_3594;
        select_ln68_reg_3598 <= select_ln68_fu_1740_p3;
        select_ln68_reg_3598_pp0_iter1_reg <= select_ln68_reg_3598;
        tmp_39_reg_3621 <= {{empty_91_fu_1760_p2[4:1]}};
        tmp_39_reg_3621_pp0_iter1_reg <= tmp_39_reg_3621;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln68_reg_3594_pp0_iter2_reg <= icmp_ln68_reg_3594_pp0_iter1_reg;
        icmp_ln68_reg_3594_pp0_iter3_reg <= icmp_ln68_reg_3594_pp0_iter2_reg;
        icmp_ln68_reg_3594_pp0_iter4_reg <= icmp_ln68_reg_3594_pp0_iter3_reg;
        icmp_ln68_reg_3594_pp0_iter5_reg <= icmp_ln68_reg_3594_pp0_iter4_reg;
        icmp_ln68_reg_3594_pp0_iter6_reg <= icmp_ln68_reg_3594_pp0_iter5_reg;
        icmp_ln68_reg_3594_pp0_iter7_reg <= icmp_ln68_reg_3594_pp0_iter6_reg;
        icmp_ln68_reg_3594_pp0_iter8_reg <= icmp_ln68_reg_3594_pp0_iter7_reg;
        line_buffer_2D_43_reg_3896_pp0_iter2_reg <= line_buffer_2D_43_reg_3896;
        line_buffer_2D_43_reg_3896_pp0_iter3_reg <= line_buffer_2D_43_reg_3896_pp0_iter2_reg;
        line_buffer_2D_43_reg_3896_pp0_iter4_reg <= line_buffer_2D_43_reg_3896_pp0_iter3_reg;
        line_buffer_2D_43_reg_3896_pp0_iter5_reg <= line_buffer_2D_43_reg_3896_pp0_iter4_reg;
        line_buffer_2D_43_reg_3896_pp0_iter6_reg <= line_buffer_2D_43_reg_3896_pp0_iter5_reg;
        line_buffer_2D_43_reg_3896_pp0_iter7_reg <= line_buffer_2D_43_reg_3896_pp0_iter6_reg;
        line_buffer_2D_43_reg_3896_pp0_iter8_reg <= line_buffer_2D_43_reg_3896_pp0_iter7_reg;
        line_buffer_2D_44_reg_3907_pp0_iter2_reg <= line_buffer_2D_44_reg_3907;
        line_buffer_2D_44_reg_3907_pp0_iter3_reg <= line_buffer_2D_44_reg_3907_pp0_iter2_reg;
        line_buffer_2D_44_reg_3907_pp0_iter4_reg <= line_buffer_2D_44_reg_3907_pp0_iter3_reg;
        line_buffer_2D_44_reg_3907_pp0_iter5_reg <= line_buffer_2D_44_reg_3907_pp0_iter4_reg;
        line_buffer_2D_44_reg_3907_pp0_iter6_reg <= line_buffer_2D_44_reg_3907_pp0_iter5_reg;
        line_buffer_2D_44_reg_3907_pp0_iter7_reg <= line_buffer_2D_44_reg_3907_pp0_iter6_reg;
        line_buffer_2D_44_reg_3907_pp0_iter8_reg <= line_buffer_2D_44_reg_3907_pp0_iter7_reg;
        line_buffer_2D_reg_3902_pp0_iter2_reg <= line_buffer_2D_reg_3902;
        line_buffer_2D_reg_3902_pp0_iter3_reg <= line_buffer_2D_reg_3902_pp0_iter2_reg;
        line_buffer_2D_reg_3902_pp0_iter4_reg <= line_buffer_2D_reg_3902_pp0_iter3_reg;
        line_buffer_2D_reg_3902_pp0_iter5_reg <= line_buffer_2D_reg_3902_pp0_iter4_reg;
        line_buffer_2D_reg_3902_pp0_iter6_reg <= line_buffer_2D_reg_3902_pp0_iter5_reg;
        line_buffer_2D_reg_3902_pp0_iter7_reg <= line_buffer_2D_reg_3902_pp0_iter6_reg;
        line_buffer_2D_reg_3902_pp0_iter8_reg <= line_buffer_2D_reg_3902_pp0_iter7_reg;
        p_load84_reg_3917_pp0_iter2_reg <= p_load84_reg_3917;
        p_load84_reg_3917_pp0_iter3_reg <= p_load84_reg_3917_pp0_iter2_reg;
        p_load84_reg_3917_pp0_iter4_reg <= p_load84_reg_3917_pp0_iter3_reg;
        p_load84_reg_3917_pp0_iter5_reg <= p_load84_reg_3917_pp0_iter4_reg;
        p_load84_reg_3917_pp0_iter6_reg <= p_load84_reg_3917_pp0_iter5_reg;
        p_load84_reg_3917_pp0_iter7_reg <= p_load84_reg_3917_pp0_iter6_reg;
        p_load84_reg_3917_pp0_iter8_reg <= p_load84_reg_3917_pp0_iter7_reg;
        p_load85_reg_3912_pp0_iter2_reg <= p_load85_reg_3912;
        p_load85_reg_3912_pp0_iter3_reg <= p_load85_reg_3912_pp0_iter2_reg;
        p_load85_reg_3912_pp0_iter4_reg <= p_load85_reg_3912_pp0_iter3_reg;
        p_load85_reg_3912_pp0_iter5_reg <= p_load85_reg_3912_pp0_iter4_reg;
        p_load85_reg_3912_pp0_iter6_reg <= p_load85_reg_3912_pp0_iter5_reg;
        p_load85_reg_3912_pp0_iter7_reg <= p_load85_reg_3912_pp0_iter6_reg;
        p_load85_reg_3912_pp0_iter8_reg <= p_load85_reg_3912_pp0_iter7_reg;
        p_load_reg_3934_pp0_iter2_reg <= p_load_reg_3934;
        p_load_reg_3934_pp0_iter3_reg <= p_load_reg_3934_pp0_iter2_reg;
        p_load_reg_3934_pp0_iter4_reg <= p_load_reg_3934_pp0_iter3_reg;
        p_load_reg_3934_pp0_iter5_reg <= p_load_reg_3934_pp0_iter4_reg;
        p_load_reg_3934_pp0_iter6_reg <= p_load_reg_3934_pp0_iter5_reg;
        p_load_reg_3934_pp0_iter7_reg <= p_load_reg_3934_pp0_iter6_reg;
        p_load_reg_3934_pp0_iter8_reg <= p_load_reg_3934_pp0_iter7_reg;
        select_ln68_reg_3598_pp0_iter2_reg <= select_ln68_reg_3598_pp0_iter1_reg;
        select_ln68_reg_3598_pp0_iter3_reg <= select_ln68_reg_3598_pp0_iter2_reg;
        select_ln68_reg_3598_pp0_iter4_reg <= select_ln68_reg_3598_pp0_iter3_reg;
        select_ln68_reg_3598_pp0_iter5_reg <= select_ln68_reg_3598_pp0_iter4_reg;
        select_ln68_reg_3598_pp0_iter6_reg <= select_ln68_reg_3598_pp0_iter5_reg;
        select_ln68_reg_3598_pp0_iter7_reg <= select_ln68_reg_3598_pp0_iter6_reg;
        select_ln68_reg_3598_pp0_iter8_reg <= select_ln68_reg_3598_pp0_iter7_reg;
        select_ln68_reg_3598_pp0_iter9_reg <= select_ln68_reg_3598_pp0_iter8_reg;
        tmp_21_reg_1248_pp0_iter2_reg <= tmp_21_reg_1248;
        tmp_21_reg_1248_pp0_iter3_reg <= tmp_21_reg_1248_pp0_iter2_reg;
        tmp_23_reg_1344_pp0_iter3_reg <= tmp_23_reg_1344;
        tmp_23_reg_1344_pp0_iter4_reg <= tmp_23_reg_1344_pp0_iter3_reg;
        tmp_25_reg_1312_pp0_iter3_reg <= tmp_25_reg_1312;
        tmp_25_reg_1312_pp0_iter4_reg <= tmp_25_reg_1312_pp0_iter3_reg;
        tmp_25_reg_1312_pp0_iter5_reg <= tmp_25_reg_1312_pp0_iter4_reg;
        tmp_27_reg_1215_pp0_iter2_reg <= tmp_27_reg_1215;
        tmp_27_reg_1215_pp0_iter3_reg <= tmp_27_reg_1215_pp0_iter2_reg;
        tmp_27_reg_1215_pp0_iter4_reg <= tmp_27_reg_1215_pp0_iter3_reg;
        tmp_27_reg_1215_pp0_iter5_reg <= tmp_27_reg_1215_pp0_iter4_reg;
        tmp_27_reg_1215_pp0_iter6_reg <= tmp_27_reg_1215_pp0_iter5_reg;
        tmp_33_reg_1182_pp0_iter2_reg <= tmp_33_reg_1182;
        tmp_33_reg_1182_pp0_iter3_reg <= tmp_33_reg_1182_pp0_iter2_reg;
        tmp_33_reg_1182_pp0_iter4_reg <= tmp_33_reg_1182_pp0_iter3_reg;
        tmp_33_reg_1182_pp0_iter5_reg <= tmp_33_reg_1182_pp0_iter4_reg;
        tmp_33_reg_1182_pp0_iter6_reg <= tmp_33_reg_1182_pp0_iter5_reg;
        tmp_33_reg_1182_pp0_iter7_reg <= tmp_33_reg_1182_pp0_iter6_reg;
        tmp_33_reg_1182_pp0_iter8_reg <= tmp_33_reg_1182_pp0_iter7_reg;
        tmp_33_reg_1182_pp0_iter9_reg <= tmp_33_reg_1182_pp0_iter8_reg;
        tmp_39_reg_3621_pp0_iter2_reg <= tmp_39_reg_3621_pp0_iter1_reg;
        tmp_39_reg_3621_pp0_iter3_reg <= tmp_39_reg_3621_pp0_iter2_reg;
        tmp_39_reg_3621_pp0_iter4_reg <= tmp_39_reg_3621_pp0_iter3_reg;
        tmp_39_reg_3621_pp0_iter5_reg <= tmp_39_reg_3621_pp0_iter4_reg;
        tmp_39_reg_3621_pp0_iter6_reg <= tmp_39_reg_3621_pp0_iter5_reg;
        tmp_39_reg_3621_pp0_iter7_reg <= tmp_39_reg_3621_pp0_iter6_reg;
        tmp_39_reg_3621_pp0_iter8_reg <= tmp_39_reg_3621_pp0_iter7_reg;
        tmp_39_reg_3621_pp0_iter9_reg <= tmp_39_reg_3621_pp0_iter8_reg;
        tmp_68_reg_4026 <= tmp_68_fu_2711_p3;
        tmp_69_reg_4033 <= tmp_69_fu_2803_p3;
        tmp_70_reg_4040 <= tmp_70_fu_2894_p3;
        tmp_71_reg_4047 <= tmp_71_fu_2985_p3;
        tmp_72_reg_4054 <= tmp_72_fu_3076_p3;
        tmp_73_reg_4061 <= tmp_73_fu_3167_p3;
        tmp_74_reg_4068 <= tmp_74_fu_3258_p3;
        tmp_75_reg_4075 <= tmp_75_fu_3349_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_19_reg_1376 <= ap_phi_reg_pp0_iter0_tmp_19_reg_1376;
        ap_phi_reg_pp0_iter1_tmp_23_reg_1344 <= ap_phi_reg_pp0_iter0_tmp_23_reg_1344;
        ap_phi_reg_pp0_iter1_tmp_25_reg_1312 <= ap_phi_reg_pp0_iter0_tmp_25_reg_1312;
        ap_phi_reg_pp0_iter1_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter0_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter1_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter0_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter2_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter3_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter2_tmp_31_reg_1440;
        tmp_19_reg_1376 <= ap_phi_reg_pp0_iter2_tmp_19_reg_1376;
        tmp_23_reg_1344 <= ap_phi_reg_pp0_iter2_tmp_23_reg_1344;
        tmp_25_reg_1312 <= ap_phi_reg_pp0_iter2_tmp_25_reg_1312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter3_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter4_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter3_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter4_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter5_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter4_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter5_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter6_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter5_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_tmp_29_reg_1408 <= ap_phi_reg_pp0_iter6_tmp_29_reg_1408;
        ap_phi_reg_pp0_iter7_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter6_tmp_31_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_tmp_31_reg_1440 <= ap_phi_reg_pp0_iter7_tmp_31_reg_1440;
        tmp_29_reg_1408 <= ap_phi_reg_pp0_iter7_tmp_29_reg_1408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_2D_43_reg_3896 <= line_buffer_2D_17_fu_278;
        line_buffer_2D_44_reg_3907 <= line_buffer_2D_16_fu_286;
        line_buffer_2D_reg_3902 <= line_buffer_2D_18_fu_282;
        p_load84_reg_3917 <= empty_89_fu_294;
        p_load85_reg_3912 <= empty_88_fu_290;
        p_load_reg_3934 <= empty_90_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        tmp_31_reg_1440 <= ap_phi_reg_pp0_iter8_tmp_31_reg_1440;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_1710_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln68_reg_3594 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (icmp_ln68_reg_3594 == 1'd0))) begin
        ap_phi_mux_tmp_21_phi_fu_1251_p26 = line_buffer_2D_18_fu_282;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 
    == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0)))) begin
        ap_phi_mux_tmp_21_phi_fu_1251_p26 = line_buffer_2D_15_fu_2374_p27;
    end else begin
        ap_phi_mux_tmp_21_phi_fu_1251_p26 = ap_phi_reg_pp0_iter1_tmp_21_reg_1248;
    end
end

always @ (*) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (icmp_ln68_reg_3594 == 1'd0))) begin
        ap_phi_mux_tmp_27_phi_fu_1218_p26 = inp_img_2_q1;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 
    == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0)))) begin
        ap_phi_mux_tmp_27_phi_fu_1218_p26 = line_buffer_2D_12_fu_2185_p27;
    end else begin
        ap_phi_mux_tmp_27_phi_fu_1218_p26 = ap_phi_reg_pp0_iter1_tmp_27_reg_1215;
    end
end

always @ (*) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (icmp_ln68_reg_3594 == 1'd0))) begin
        ap_phi_mux_tmp_33_phi_fu_1185_p26 = inp_img_2_q0;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 
    == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0)))) begin
        ap_phi_mux_tmp_33_phi_fu_1185_p26 = line_buffer_2D_14_fu_2307_p27;
    end else begin
        ap_phi_mux_tmp_33_phi_fu_1185_p26 = ap_phi_reg_pp0_iter1_tmp_33_reg_1182;
    end
end

always @ (*) begin
    if (((icmp_ln76_fu_1913_p2 == 1'd1) & (icmp_ln68_reg_3594 == 1'd0))) begin
        ap_phi_mux_tmp_phi_fu_1283_p26 = line_buffer_2D_16_fu_286;
    end else if (((~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 
    == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0)))) begin
        ap_phi_mux_tmp_phi_fu_1283_p26 = empty_88_fu_290;
    end else begin
        ap_phi_mux_tmp_phi_fu_1283_p26 = ap_phi_reg_pp0_iter1_tmp_reg_1280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_load = 5'd2;
    end else begin
        ap_sig_allocacmp_col_load = col_fu_266;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_274;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_row_load = 5'd2;
    end else begin
        ap_sig_allocacmp_row_load = row_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_0_ce0_local = 1'b1;
    end else begin
        inp_img_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_0_ce1_local = 1'b1;
    end else begin
        inp_img_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_10_ce0_local = 1'b1;
    end else begin
        inp_img_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_10_ce1_local = 1'b1;
    end else begin
        inp_img_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_11_ce0_local = 1'b1;
    end else begin
        inp_img_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_11_ce1_local = 1'b1;
    end else begin
        inp_img_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_12_ce0_local = 1'b1;
    end else begin
        inp_img_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_12_ce1_local = 1'b1;
    end else begin
        inp_img_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_13_ce0_local = 1'b1;
    end else begin
        inp_img_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_13_ce1_local = 1'b1;
    end else begin
        inp_img_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_14_ce0_local = 1'b1;
    end else begin
        inp_img_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_14_ce1_local = 1'b1;
    end else begin
        inp_img_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_15_ce0_local = 1'b1;
    end else begin
        inp_img_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_15_ce1_local = 1'b1;
    end else begin
        inp_img_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_16_ce0_local = 1'b1;
    end else begin
        inp_img_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_16_ce1_local = 1'b1;
    end else begin
        inp_img_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_17_ce0_local = 1'b1;
    end else begin
        inp_img_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_17_ce1_local = 1'b1;
    end else begin
        inp_img_17_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_18_ce0_local = 1'b1;
    end else begin
        inp_img_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_18_ce1_local = 1'b1;
    end else begin
        inp_img_18_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_19_ce0_local = 1'b1;
    end else begin
        inp_img_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_19_ce1_local = 1'b1;
    end else begin
        inp_img_19_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_1_ce0_local = 1'b1;
    end else begin
        inp_img_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_1_ce1_local = 1'b1;
    end else begin
        inp_img_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_20_ce0_local = 1'b1;
    end else begin
        inp_img_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_20_ce1_local = 1'b1;
    end else begin
        inp_img_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_21_ce0_local = 1'b1;
    end else begin
        inp_img_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_21_ce1_local = 1'b1;
    end else begin
        inp_img_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_22_ce0_local = 1'b1;
    end else begin
        inp_img_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_22_ce1_local = 1'b1;
    end else begin
        inp_img_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_23_ce0_local = 1'b1;
    end else begin
        inp_img_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_23_ce1_local = 1'b1;
    end else begin
        inp_img_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_24_ce0_local = 1'b1;
    end else begin
        inp_img_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_24_ce1_local = 1'b1;
    end else begin
        inp_img_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_25_ce0_local = 1'b1;
    end else begin
        inp_img_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_25_ce1_local = 1'b1;
    end else begin
        inp_img_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_26_ce0_local = 1'b1;
    end else begin
        inp_img_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_26_ce1_local = 1'b1;
    end else begin
        inp_img_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_2_ce0_local = 1'b1;
    end else begin
        inp_img_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_2_ce1_local = 1'b1;
    end else begin
        inp_img_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_3_ce0_local = 1'b1;
    end else begin
        inp_img_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_3_ce1_local = 1'b1;
    end else begin
        inp_img_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_4_ce0_local = 1'b1;
    end else begin
        inp_img_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_4_ce1_local = 1'b1;
    end else begin
        inp_img_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_5_ce0_local = 1'b1;
    end else begin
        inp_img_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_5_ce1_local = 1'b1;
    end else begin
        inp_img_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_6_ce0_local = 1'b1;
    end else begin
        inp_img_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_6_ce1_local = 1'b1;
    end else begin
        inp_img_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_7_ce0_local = 1'b1;
    end else begin
        inp_img_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_7_ce1_local = 1'b1;
    end else begin
        inp_img_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_8_ce0_local = 1'b1;
    end else begin
        inp_img_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_8_ce1_local = 1'b1;
    end else begin
        inp_img_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_9_ce0_local = 1'b1;
    end else begin
        inp_img_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_img_9_ce1_local = 1'b1;
    end else begin
        inp_img_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        line_buffer_2D_16_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        line_buffer_2D_17_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        line_buffer_2D_18_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_10_out_o = mux_case_10133_reload;
        end else if ((1'b1 == ap_condition_2437)) begin
            mux_case_10_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_10_out_o = mux_case_10_out_i;
        end
    end else begin
        mux_case_10_out_o = mux_case_10_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_10_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_10_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_11_out_o = mux_case_1149_reload;
        end else if ((1'b1 == ap_condition_2441)) begin
            mux_case_11_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_11_out_o = mux_case_11_out_i;
        end
    end else begin
        mux_case_11_out_o = mux_case_11_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_11_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_11_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_12_out_o = mux_case_12140_reload;
        end else if ((1'b1 == ap_condition_2441)) begin
            mux_case_12_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_12_out_o = mux_case_12_out_i;
        end
    end else begin
        mux_case_12_out_o = mux_case_12_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_12_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_12_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_13_out_o = mux_case_1356_reload;
        end else if ((1'b1 == ap_condition_2445)) begin
            mux_case_13_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_13_out_o = mux_case_13_out_i;
        end
    end else begin
        mux_case_13_out_o = mux_case_13_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_13_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_13_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_14_out_o = mux_case_14147_reload;
        end else if ((1'b1 == ap_condition_2445)) begin
            mux_case_14_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_14_out_o = mux_case_14_out_i;
        end
    end else begin
        mux_case_14_out_o = mux_case_14_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_14_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_14_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_15_out_o = mux_case_1563_reload;
        end else if ((1'b1 == ap_condition_2449)) begin
            mux_case_15_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_15_out_o = mux_case_15_out_i;
        end
    end else begin
        mux_case_15_out_o = mux_case_15_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_15_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_15_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_16_out_o = mux_case_16154_reload;
        end else if ((1'b1 == ap_condition_2449)) begin
            mux_case_16_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_16_out_o = mux_case_16_out_i;
        end
    end else begin
        mux_case_16_out_o = mux_case_16_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_16_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_16_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_17_out_o = mux_case_1770_reload;
        end else if ((1'b1 == ap_condition_2453)) begin
            mux_case_17_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_17_out_o = mux_case_17_out_i;
        end
    end else begin
        mux_case_17_out_o = mux_case_17_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_17_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_17_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_18_out_o = mux_case_18161_reload;
        end else if ((1'b1 == ap_condition_2453)) begin
            mux_case_18_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_18_out_o = mux_case_18_out_i;
        end
    end else begin
        mux_case_18_out_o = mux_case_18_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_18_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_18_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_19_out_o = mux_case_1977_reload;
        end else if ((1'b1 == ap_condition_2457)) begin
            mux_case_19_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_19_out_o = mux_case_19_out_i;
        end
    end else begin
        mux_case_19_out_o = mux_case_19_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_19_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_19_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_20_out_o = mux_case_20168_reload;
        end else if ((1'b1 == ap_condition_2457)) begin
            mux_case_20_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_20_out_o = mux_case_20_out_i;
        end
    end else begin
        mux_case_20_out_o = mux_case_20_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_20_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_20_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_21_out_o = mux_case_2184_reload;
        end else if ((1'b1 == ap_condition_2461)) begin
            mux_case_21_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_21_out_o = mux_case_21_out_i;
        end
    end else begin
        mux_case_21_out_o = mux_case_21_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_21_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_21_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_22_out_o = mux_case_22175_reload;
        end else if ((1'b1 == ap_condition_2461)) begin
            mux_case_22_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_22_out_o = mux_case_22_out_i;
        end
    end else begin
        mux_case_22_out_o = mux_case_22_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_22_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_22_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_23_out_o = mux_case_2391_reload;
        end else if ((1'b1 == ap_condition_2465)) begin
            mux_case_23_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_23_out_o = mux_case_23_out_i;
        end
    end else begin
        mux_case_23_out_o = mux_case_23_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_23_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_23_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_24_out_o = mux_case_24182_reload;
        end else if ((1'b1 == ap_condition_2465)) begin
            mux_case_24_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_24_out_o = mux_case_24_out_i;
        end
    end else begin
        mux_case_24_out_o = mux_case_24_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_24_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_24_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_25_out_o = mux_case_2598_reload;
        end else if ((1'b1 == ap_condition_2479)) begin
            mux_case_25_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_25_out_o = mux_case_25_out_i;
        end
    end else begin
        mux_case_25_out_o = mux_case_25_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_25_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_25_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_26_out_o = mux_case_26189_reload;
        end else if ((1'b1 == ap_condition_2479)) begin
            mux_case_26_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_26_out_o = mux_case_26_out_i;
        end
    end else begin
        mux_case_26_out_o = mux_case_26_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_26_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_26_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_3_out_o = mux_case_321_reload;
        end else if ((1'b1 == ap_condition_2483)) begin
            mux_case_3_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_3_out_o = mux_case_3_out_i;
        end
    end else begin
        mux_case_3_out_o = mux_case_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_3_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_4_out_o = mux_case_4112_reload;
        end else if ((1'b1 == ap_condition_2483)) begin
            mux_case_4_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_4_out_o = mux_case_4_out_i;
        end
    end else begin
        mux_case_4_out_o = mux_case_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_4_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_5_out_o = mux_case_528_reload;
        end else if ((1'b1 == ap_condition_2487)) begin
            mux_case_5_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_5_out_o = mux_case_5_out_i;
        end
    end else begin
        mux_case_5_out_o = mux_case_5_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_5_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_5_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_6_out_o = mux_case_6119_reload;
        end else if ((1'b1 == ap_condition_2487)) begin
            mux_case_6_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_6_out_o = mux_case_6_out_i;
        end
    end else begin
        mux_case_6_out_o = mux_case_6_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_6_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_6_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_7_out_o = mux_case_735_reload;
        end else if ((1'b1 == ap_condition_2491)) begin
            mux_case_7_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_7_out_o = mux_case_7_out_i;
        end
    end else begin
        mux_case_7_out_o = mux_case_7_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_7_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_7_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_8_out_o = mux_case_8126_reload;
        end else if ((1'b1 == ap_condition_2491)) begin
            mux_case_8_out_o = line_buffer_2D_14_fu_2307_p27;
        end else begin
            mux_case_8_out_o = mux_case_8_out_i;
        end
    end else begin
        mux_case_8_out_o = mux_case_8_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_8_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_8_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_9_out_o = mux_case_942_reload;
        end else if ((1'b1 == ap_condition_2437)) begin
            mux_case_9_out_o = line_buffer_2D_13_fu_2252_p27;
        end else begin
            mux_case_9_out_o = mux_case_9_out_i;
        end
    end else begin
        mux_case_9_out_o = mux_case_9_out_i;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln76_fu_1913_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mux_case_9_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_9_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_img_ce0_local = 1'b1;
    end else begin
        out_img_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_img_we0_local = 1'b1;
    end else begin
        out_img_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_3594_pp0_iter8_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln160_2_fu_3485_p2 = (add_ln160_3_fu_3480_p2 + p_cast6_fu_3366_p1);

assign add_ln160_3_fu_3480_p2 = (phi_mul + zext_ln160_fu_3476_p1);

assign add_ln160_fu_3461_p2 = ($signed(select_ln68_reg_3598_pp0_iter9_reg) + $signed(5'd30));

assign add_ln68_2_fu_1716_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln68_fu_1728_p2 = (ap_sig_allocacmp_row_load + 5'd2);

assign add_ln71_fu_1860_p2 = (select_ln68_fu_1740_p3 + 5'd2);

assign and_ln156_17_fu_2791_p2 = (or_ln156_18_fu_2785_p2 & or_ln156_17_fu_2767_p2);

assign and_ln156_18_fu_2797_p2 = (grp_fu_2090_p_dout0 & and_ln156_17_fu_2791_p2);

assign and_ln156_19_fu_2882_p2 = (or_ln156_20_fu_2876_p2 & or_ln156_19_fu_2858_p2);

assign and_ln156_20_fu_2888_p2 = (grp_fu_2094_p_dout0 & and_ln156_19_fu_2882_p2);

assign and_ln156_21_fu_2973_p2 = (or_ln156_22_fu_2967_p2 & or_ln156_21_fu_2949_p2);

assign and_ln156_22_fu_2979_p2 = (grp_fu_2098_p_dout0 & and_ln156_21_fu_2973_p2);

assign and_ln156_23_fu_3064_p2 = (or_ln156_24_fu_3058_p2 & or_ln156_23_fu_3040_p2);

assign and_ln156_24_fu_3070_p2 = (grp_fu_2102_p_dout0 & and_ln156_23_fu_3064_p2);

assign and_ln156_25_fu_3155_p2 = (or_ln156_26_fu_3149_p2 & or_ln156_25_fu_3131_p2);

assign and_ln156_26_fu_3161_p2 = (grp_fu_2106_p_dout0 & and_ln156_25_fu_3155_p2);

assign and_ln156_27_fu_3246_p2 = (or_ln156_28_fu_3240_p2 & or_ln156_27_fu_3222_p2);

assign and_ln156_28_fu_3252_p2 = (grp_fu_2110_p_dout0 & and_ln156_27_fu_3246_p2);

assign and_ln156_29_fu_3337_p2 = (or_ln156_30_fu_3331_p2 & or_ln156_29_fu_3313_p2);

assign and_ln156_30_fu_3343_p2 = (grp_fu_2114_p_dout0 & and_ln156_29_fu_3337_p2);

assign and_ln156_31_fu_3441_p2 = (or_ln156_32_fu_3435_p2 & or_ln156_31_fu_3417_p2);

assign and_ln156_32_fu_3447_p2 = (grp_fu_2118_p_dout0 & and_ln156_31_fu_3441_p2);

assign and_ln156_fu_2705_p2 = (or_ln156_fu_2699_p2 & grp_fu_2086_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2433 = ((icmp_ln76_fu_1913_p2 == 1'd1) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2437 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd10) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2441 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd12) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2445 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd14) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2449 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd16) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2453 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd18) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2457 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd20) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2461 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd22) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2465 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd24) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2479 = (~(select_ln68_reg_3598 == 5'd22) & ~(select_ln68_reg_3598 == 5'd20) & ~(select_ln68_reg_3598 == 5'd18) & ~(select_ln68_reg_3598 == 5'd16) & ~(select_ln68_reg_3598 == 5'd14) & ~(select_ln68_reg_3598 == 5'd12) & ~(select_ln68_reg_3598 == 5'd10) & ~(select_ln68_reg_3598 == 5'd8) & ~(select_ln68_reg_3598 == 5'd6) & ~(select_ln68_reg_3598 == 5'd4) & ~(select_ln68_reg_3598 == 5'd24) & (icmp_ln76_fu_1913_p2 == 1'd0) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2483 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd4) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2487 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd6) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2491 = ((icmp_ln76_fu_1913_p2 == 1'd0) & (select_ln68_reg_3598 == 5'd8) & (icmp_ln68_reg_3594 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_tmp_19_reg_1376 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_23_reg_1344 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_25_reg_1312 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_29_reg_1408 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_31_reg_1440 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_21_reg_1248 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_27_reg_1215 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_33_reg_1182 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_reg_1280 = 'bx;

assign ap_ready = ap_ready_sig;

assign bitcast_ln156_17_fu_2720_p1 = tmp_19_reg_1376;

assign bitcast_ln156_18_fu_2738_p1 = tmp_68_reg_4026;

assign bitcast_ln156_19_fu_2811_p1 = tmp_21_reg_1248_pp0_iter3_reg;

assign bitcast_ln156_20_fu_2829_p1 = tmp_69_reg_4033;

assign bitcast_ln156_21_fu_2902_p1 = tmp_23_reg_1344_pp0_iter4_reg;

assign bitcast_ln156_22_fu_2920_p1 = tmp_70_reg_4040;

assign bitcast_ln156_23_fu_2993_p1 = tmp_25_reg_1312_pp0_iter5_reg;

assign bitcast_ln156_24_fu_3011_p1 = tmp_71_reg_4047;

assign bitcast_ln156_25_fu_3084_p1 = tmp_27_reg_1215_pp0_iter6_reg;

assign bitcast_ln156_26_fu_3102_p1 = tmp_72_reg_4054;

assign bitcast_ln156_27_fu_3175_p1 = tmp_29_reg_1408;

assign bitcast_ln156_28_fu_3193_p1 = tmp_73_reg_4061;

assign bitcast_ln156_29_fu_3266_p1 = tmp_31_reg_1440;

assign bitcast_ln156_30_fu_3284_p1 = tmp_74_reg_4068;

assign bitcast_ln156_31_fu_3370_p1 = tmp_33_reg_1182_pp0_iter9_reg;

assign bitcast_ln156_32_fu_3388_p1 = tmp_75_reg_4075;

assign bitcast_ln156_fu_2669_p1 = tmp_reg_1280;

assign empty_91_fu_1760_p2 = ($signed(select_ln68_2_fu_1748_p3) + $signed(5'd30));

assign empty_92_fu_3360_p0 = empty_92_fu_3360_p00;

assign empty_92_fu_3360_p00 = tmp_39_reg_3621_pp0_iter9_reg;

assign empty_92_fu_3360_p1 = 8'd13;

assign empty_93_fu_1786_p2 = (tmp1_cast_fu_1782_p1 + indvars_iv59);

assign empty_94_fu_1823_p2 = (zext_ln68_fu_1756_p1 + indvars_iv59);

assign grp_fu_2086_p_ce = 1'b1;

assign grp_fu_2086_p_din0 = ap_phi_mux_tmp_phi_fu_1283_p26;

assign grp_fu_2086_p_din1 = 32'd0;

assign grp_fu_2086_p_opcode = 5'd2;

assign grp_fu_2090_p_ce = 1'b1;

assign grp_fu_2090_p_din0 = ap_phi_reg_pp0_iter2_tmp_19_reg_1376;

assign grp_fu_2090_p_din1 = tmp_68_fu_2711_p3;

assign grp_fu_2090_p_opcode = 5'd2;

assign grp_fu_2094_p_ce = 1'b1;

assign grp_fu_2094_p_din0 = tmp_21_reg_1248_pp0_iter2_reg;

assign grp_fu_2094_p_din1 = tmp_69_fu_2803_p3;

assign grp_fu_2094_p_opcode = 5'd2;

assign grp_fu_2098_p_ce = 1'b1;

assign grp_fu_2098_p_din0 = tmp_23_reg_1344_pp0_iter3_reg;

assign grp_fu_2098_p_din1 = tmp_70_fu_2894_p3;

assign grp_fu_2098_p_opcode = 5'd2;

assign grp_fu_2102_p_ce = 1'b1;

assign grp_fu_2102_p_din0 = tmp_25_reg_1312_pp0_iter4_reg;

assign grp_fu_2102_p_din1 = tmp_71_fu_2985_p3;

assign grp_fu_2102_p_opcode = 5'd2;

assign grp_fu_2106_p_ce = 1'b1;

assign grp_fu_2106_p_din0 = tmp_27_reg_1215_pp0_iter5_reg;

assign grp_fu_2106_p_din1 = tmp_72_fu_3076_p3;

assign grp_fu_2106_p_opcode = 5'd2;

assign grp_fu_2110_p_ce = 1'b1;

assign grp_fu_2110_p_din0 = ap_phi_reg_pp0_iter7_tmp_29_reg_1408;

assign grp_fu_2110_p_din1 = tmp_73_fu_3167_p3;

assign grp_fu_2110_p_opcode = 5'd2;

assign grp_fu_2114_p_ce = 1'b1;

assign grp_fu_2114_p_din0 = ap_phi_reg_pp0_iter8_tmp_31_reg_1440;

assign grp_fu_2114_p_din1 = tmp_74_fu_3258_p3;

assign grp_fu_2114_p_opcode = 5'd2;

assign grp_fu_2118_p_ce = 1'b1;

assign grp_fu_2118_p_din0 = tmp_33_reg_1182_pp0_iter8_reg;

assign grp_fu_2118_p_din1 = tmp_75_fu_3349_p3;

assign grp_fu_2118_p_opcode = 5'd2;

assign icmp_ln156_34_fu_2693_p2 = ((trunc_ln156_fu_2683_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_35_fu_2755_p2 = ((tmp_41_fu_2724_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_36_fu_2761_p2 = ((trunc_ln156_17_fu_2734_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_37_fu_2773_p2 = ((tmp_42_fu_2741_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_38_fu_2779_p2 = ((trunc_ln156_18_fu_2751_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_39_fu_2846_p2 = ((tmp_44_fu_2815_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_40_fu_2852_p2 = ((trunc_ln156_19_fu_2825_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_41_fu_2864_p2 = ((tmp_45_fu_2832_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_42_fu_2870_p2 = ((trunc_ln156_20_fu_2842_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_43_fu_2937_p2 = ((tmp_47_fu_2906_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_44_fu_2943_p2 = ((trunc_ln156_21_fu_2916_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_45_fu_2955_p2 = ((tmp_48_fu_2923_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_46_fu_2961_p2 = ((trunc_ln156_22_fu_2933_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_47_fu_3028_p2 = ((tmp_50_fu_2997_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_48_fu_3034_p2 = ((trunc_ln156_23_fu_3007_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_49_fu_3046_p2 = ((tmp_51_fu_3014_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_50_fu_3052_p2 = ((trunc_ln156_24_fu_3024_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_51_fu_3119_p2 = ((tmp_53_fu_3088_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_52_fu_3125_p2 = ((trunc_ln156_25_fu_3098_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_53_fu_3137_p2 = ((tmp_54_fu_3105_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_54_fu_3143_p2 = ((trunc_ln156_26_fu_3115_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_55_fu_3210_p2 = ((tmp_56_fu_3179_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_56_fu_3216_p2 = ((trunc_ln156_27_fu_3189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_57_fu_3228_p2 = ((tmp_57_fu_3196_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_58_fu_3234_p2 = ((trunc_ln156_28_fu_3206_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_59_fu_3301_p2 = ((tmp_59_fu_3270_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_60_fu_3307_p2 = ((trunc_ln156_29_fu_3280_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_61_fu_3319_p2 = ((tmp_60_fu_3287_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_62_fu_3325_p2 = ((trunc_ln156_30_fu_3297_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_63_fu_3405_p2 = ((tmp_62_fu_3374_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_64_fu_3411_p2 = ((trunc_ln156_31_fu_3384_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_65_fu_3423_p2 = ((tmp_63_fu_3391_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_66_fu_3429_p2 = ((trunc_ln156_32_fu_3401_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_2687_p2 = ((tmp_s_fu_2673_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1710_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1734_p2 = ((ap_sig_allocacmp_col_load < 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1913_p2 = ((select_ln68_reg_3598 == 5'd2) ? 1'b1 : 1'b0);

assign inp_img_0_address0 = p_cast8_fu_1829_p1;

assign inp_img_0_address1 = p_cast7_fu_1792_p1;

assign inp_img_0_ce0 = inp_img_0_ce0_local;

assign inp_img_0_ce1 = inp_img_0_ce1_local;

assign inp_img_10_address0 = p_cast8_fu_1829_p1;

assign inp_img_10_address1 = p_cast7_fu_1792_p1;

assign inp_img_10_ce0 = inp_img_10_ce0_local;

assign inp_img_10_ce1 = inp_img_10_ce1_local;

assign inp_img_11_address0 = p_cast8_fu_1829_p1;

assign inp_img_11_address1 = p_cast7_fu_1792_p1;

assign inp_img_11_ce0 = inp_img_11_ce0_local;

assign inp_img_11_ce1 = inp_img_11_ce1_local;

assign inp_img_12_address0 = p_cast8_fu_1829_p1;

assign inp_img_12_address1 = p_cast7_fu_1792_p1;

assign inp_img_12_ce0 = inp_img_12_ce0_local;

assign inp_img_12_ce1 = inp_img_12_ce1_local;

assign inp_img_13_address0 = p_cast8_fu_1829_p1;

assign inp_img_13_address1 = p_cast7_fu_1792_p1;

assign inp_img_13_ce0 = inp_img_13_ce0_local;

assign inp_img_13_ce1 = inp_img_13_ce1_local;

assign inp_img_14_address0 = p_cast8_fu_1829_p1;

assign inp_img_14_address1 = p_cast7_fu_1792_p1;

assign inp_img_14_ce0 = inp_img_14_ce0_local;

assign inp_img_14_ce1 = inp_img_14_ce1_local;

assign inp_img_15_address0 = p_cast8_fu_1829_p1;

assign inp_img_15_address1 = p_cast7_fu_1792_p1;

assign inp_img_15_ce0 = inp_img_15_ce0_local;

assign inp_img_15_ce1 = inp_img_15_ce1_local;

assign inp_img_16_address0 = p_cast8_fu_1829_p1;

assign inp_img_16_address1 = p_cast7_fu_1792_p1;

assign inp_img_16_ce0 = inp_img_16_ce0_local;

assign inp_img_16_ce1 = inp_img_16_ce1_local;

assign inp_img_17_address0 = p_cast8_fu_1829_p1;

assign inp_img_17_address1 = p_cast7_fu_1792_p1;

assign inp_img_17_ce0 = inp_img_17_ce0_local;

assign inp_img_17_ce1 = inp_img_17_ce1_local;

assign inp_img_18_address0 = p_cast8_fu_1829_p1;

assign inp_img_18_address1 = p_cast7_fu_1792_p1;

assign inp_img_18_ce0 = inp_img_18_ce0_local;

assign inp_img_18_ce1 = inp_img_18_ce1_local;

assign inp_img_19_address0 = p_cast8_fu_1829_p1;

assign inp_img_19_address1 = p_cast7_fu_1792_p1;

assign inp_img_19_ce0 = inp_img_19_ce0_local;

assign inp_img_19_ce1 = inp_img_19_ce1_local;

assign inp_img_1_address0 = p_cast8_fu_1829_p1;

assign inp_img_1_address1 = p_cast7_fu_1792_p1;

assign inp_img_1_ce0 = inp_img_1_ce0_local;

assign inp_img_1_ce1 = inp_img_1_ce1_local;

assign inp_img_20_address0 = p_cast8_fu_1829_p1;

assign inp_img_20_address1 = p_cast7_fu_1792_p1;

assign inp_img_20_ce0 = inp_img_20_ce0_local;

assign inp_img_20_ce1 = inp_img_20_ce1_local;

assign inp_img_21_address0 = p_cast8_fu_1829_p1;

assign inp_img_21_address1 = p_cast7_fu_1792_p1;

assign inp_img_21_ce0 = inp_img_21_ce0_local;

assign inp_img_21_ce1 = inp_img_21_ce1_local;

assign inp_img_22_address0 = p_cast8_fu_1829_p1;

assign inp_img_22_address1 = p_cast7_fu_1792_p1;

assign inp_img_22_ce0 = inp_img_22_ce0_local;

assign inp_img_22_ce1 = inp_img_22_ce1_local;

assign inp_img_23_address0 = p_cast8_fu_1829_p1;

assign inp_img_23_address1 = p_cast7_fu_1792_p1;

assign inp_img_23_ce0 = inp_img_23_ce0_local;

assign inp_img_23_ce1 = inp_img_23_ce1_local;

assign inp_img_24_address0 = p_cast8_fu_1829_p1;

assign inp_img_24_address1 = p_cast7_fu_1792_p1;

assign inp_img_24_ce0 = inp_img_24_ce0_local;

assign inp_img_24_ce1 = inp_img_24_ce1_local;

assign inp_img_25_address0 = p_cast8_fu_1829_p1;

assign inp_img_25_address1 = p_cast7_fu_1792_p1;

assign inp_img_25_ce0 = inp_img_25_ce0_local;

assign inp_img_25_ce1 = inp_img_25_ce1_local;

assign inp_img_26_address0 = p_cast8_fu_1829_p1;

assign inp_img_26_address1 = p_cast7_fu_1792_p1;

assign inp_img_26_ce0 = inp_img_26_ce0_local;

assign inp_img_26_ce1 = inp_img_26_ce1_local;

assign inp_img_2_address0 = p_cast8_fu_1829_p1;

assign inp_img_2_address1 = p_cast7_fu_1792_p1;

assign inp_img_2_ce0 = inp_img_2_ce0_local;

assign inp_img_2_ce1 = inp_img_2_ce1_local;

assign inp_img_3_address0 = p_cast8_fu_1829_p1;

assign inp_img_3_address1 = p_cast7_fu_1792_p1;

assign inp_img_3_ce0 = inp_img_3_ce0_local;

assign inp_img_3_ce1 = inp_img_3_ce1_local;

assign inp_img_4_address0 = p_cast8_fu_1829_p1;

assign inp_img_4_address1 = p_cast7_fu_1792_p1;

assign inp_img_4_ce0 = inp_img_4_ce0_local;

assign inp_img_4_ce1 = inp_img_4_ce1_local;

assign inp_img_5_address0 = p_cast8_fu_1829_p1;

assign inp_img_5_address1 = p_cast7_fu_1792_p1;

assign inp_img_5_ce0 = inp_img_5_ce0_local;

assign inp_img_5_ce1 = inp_img_5_ce1_local;

assign inp_img_6_address0 = p_cast8_fu_1829_p1;

assign inp_img_6_address1 = p_cast7_fu_1792_p1;

assign inp_img_6_ce0 = inp_img_6_ce0_local;

assign inp_img_6_ce1 = inp_img_6_ce1_local;

assign inp_img_7_address0 = p_cast8_fu_1829_p1;

assign inp_img_7_address1 = p_cast7_fu_1792_p1;

assign inp_img_7_ce0 = inp_img_7_ce0_local;

assign inp_img_7_ce1 = inp_img_7_ce1_local;

assign inp_img_8_address0 = p_cast8_fu_1829_p1;

assign inp_img_8_address1 = p_cast7_fu_1792_p1;

assign inp_img_8_ce0 = inp_img_8_ce0_local;

assign inp_img_8_ce1 = inp_img_8_ce1_local;

assign inp_img_9_address0 = p_cast8_fu_1829_p1;

assign inp_img_9_address1 = p_cast7_fu_1792_p1;

assign inp_img_9_ce0 = inp_img_9_ce0_local;

assign inp_img_9_ce1 = inp_img_9_ce1_local;

assign line_buffer_2D_11_fu_2130_p25 = 'bx;

assign line_buffer_2D_12_fu_2185_p25 = 'bx;

assign line_buffer_2D_13_fu_2252_p25 = 'bx;

assign line_buffer_2D_14_fu_2307_p25 = 'bx;

assign line_buffer_2D_15_fu_2374_p25 = 'bx;

assign line_buffer_2D_16_out = line_buffer_2D_44_reg_3907_pp0_iter8_reg;

assign line_buffer_2D_17_out = line_buffer_2D_43_reg_3896_pp0_iter8_reg;

assign line_buffer_2D_18_out = line_buffer_2D_reg_3902_pp0_iter8_reg;

assign line_buffer_2D_51_fu_2075_p25 = 'bx;

assign lshr_ln_fu_3466_p4 = {{add_ln160_fu_3461_p2[4:1]}};

assign or_ln156_17_fu_2767_p2 = (icmp_ln156_36_fu_2761_p2 | icmp_ln156_35_fu_2755_p2);

assign or_ln156_18_fu_2785_p2 = (icmp_ln156_38_fu_2779_p2 | icmp_ln156_37_fu_2773_p2);

assign or_ln156_19_fu_2858_p2 = (icmp_ln156_40_fu_2852_p2 | icmp_ln156_39_fu_2846_p2);

assign or_ln156_20_fu_2876_p2 = (icmp_ln156_42_fu_2870_p2 | icmp_ln156_41_fu_2864_p2);

assign or_ln156_21_fu_2949_p2 = (icmp_ln156_44_fu_2943_p2 | icmp_ln156_43_fu_2937_p2);

assign or_ln156_22_fu_2967_p2 = (icmp_ln156_46_fu_2961_p2 | icmp_ln156_45_fu_2955_p2);

assign or_ln156_23_fu_3040_p2 = (icmp_ln156_48_fu_3034_p2 | icmp_ln156_47_fu_3028_p2);

assign or_ln156_24_fu_3058_p2 = (icmp_ln156_50_fu_3052_p2 | icmp_ln156_49_fu_3046_p2);

assign or_ln156_25_fu_3131_p2 = (icmp_ln156_52_fu_3125_p2 | icmp_ln156_51_fu_3119_p2);

assign or_ln156_26_fu_3149_p2 = (icmp_ln156_54_fu_3143_p2 | icmp_ln156_53_fu_3137_p2);

assign or_ln156_27_fu_3222_p2 = (icmp_ln156_56_fu_3216_p2 | icmp_ln156_55_fu_3210_p2);

assign or_ln156_28_fu_3240_p2 = (icmp_ln156_58_fu_3234_p2 | icmp_ln156_57_fu_3228_p2);

assign or_ln156_29_fu_3313_p2 = (icmp_ln156_60_fu_3307_p2 | icmp_ln156_59_fu_3301_p2);

assign or_ln156_30_fu_3331_p2 = (icmp_ln156_62_fu_3325_p2 | icmp_ln156_61_fu_3319_p2);

assign or_ln156_31_fu_3417_p2 = (icmp_ln156_64_fu_3411_p2 | icmp_ln156_63_fu_3405_p2);

assign or_ln156_32_fu_3435_p2 = (icmp_ln156_66_fu_3429_p2 | icmp_ln156_65_fu_3423_p2);

assign or_ln156_fu_2699_p2 = (icmp_ln156_fu_2687_p2 | icmp_ln156_34_fu_2693_p2);

assign out_img_address0 = zext_ln160_3_fu_3491_p1;

assign out_img_ce0 = out_img_ce0_local;

assign out_img_d0 = tmp_76_fu_3453_p3;

assign out_img_we0 = out_img_we0_local;

assign p_cast6_fu_3366_p1 = empty_92_fu_3360_p2;

assign p_cast7_fu_1792_p1 = empty_93_fu_1786_p2;

assign p_cast8_fu_1829_p1 = empty_94_fu_1823_p2;

assign p_out = p_load_reg_3934_pp0_iter8_reg;

assign p_out1 = p_load84_reg_3917_pp0_iter8_reg;

assign p_out2 = p_load85_reg_3912_pp0_iter8_reg;

assign select_ln68_2_fu_1748_p3 = ((icmp_ln71_fu_1734_p2[0:0] == 1'b1) ? ap_sig_allocacmp_row_load : add_ln68_fu_1728_p2);

assign select_ln68_fu_1740_p3 = ((icmp_ln71_fu_1734_p2[0:0] == 1'b1) ? ap_sig_allocacmp_col_load : 5'd2);

assign tmp1_cast_fu_1782_p1 = tmp1_fu_1776_p2;

assign tmp1_fu_1776_p2 = ($signed(select_ln68_2_fu_1748_p3) + $signed(5'd31));

assign tmp_41_fu_2724_p4 = {{bitcast_ln156_17_fu_2720_p1[30:23]}};

assign tmp_42_fu_2741_p4 = {{bitcast_ln156_18_fu_2738_p1[30:23]}};

assign tmp_44_fu_2815_p4 = {{bitcast_ln156_19_fu_2811_p1[30:23]}};

assign tmp_45_fu_2832_p4 = {{bitcast_ln156_20_fu_2829_p1[30:23]}};

assign tmp_47_fu_2906_p4 = {{bitcast_ln156_21_fu_2902_p1[30:23]}};

assign tmp_48_fu_2923_p4 = {{bitcast_ln156_22_fu_2920_p1[30:23]}};

assign tmp_50_fu_2997_p4 = {{bitcast_ln156_23_fu_2993_p1[30:23]}};

assign tmp_51_fu_3014_p4 = {{bitcast_ln156_24_fu_3011_p1[30:23]}};

assign tmp_53_fu_3088_p4 = {{bitcast_ln156_25_fu_3084_p1[30:23]}};

assign tmp_54_fu_3105_p4 = {{bitcast_ln156_26_fu_3102_p1[30:23]}};

assign tmp_56_fu_3179_p4 = {{bitcast_ln156_27_fu_3175_p1[30:23]}};

assign tmp_57_fu_3196_p4 = {{bitcast_ln156_28_fu_3193_p1[30:23]}};

assign tmp_59_fu_3270_p4 = {{bitcast_ln156_29_fu_3266_p1[30:23]}};

assign tmp_60_fu_3287_p4 = {{bitcast_ln156_30_fu_3284_p1[30:23]}};

assign tmp_62_fu_3374_p4 = {{bitcast_ln156_31_fu_3370_p1[30:23]}};

assign tmp_63_fu_3391_p4 = {{bitcast_ln156_32_fu_3388_p1[30:23]}};

assign tmp_68_fu_2711_p3 = ((and_ln156_fu_2705_p2[0:0] == 1'b1) ? tmp_reg_1280 : 32'd0);

assign tmp_69_fu_2803_p3 = ((and_ln156_18_fu_2797_p2[0:0] == 1'b1) ? tmp_19_reg_1376 : tmp_68_reg_4026);

assign tmp_70_fu_2894_p3 = ((and_ln156_20_fu_2888_p2[0:0] == 1'b1) ? tmp_21_reg_1248_pp0_iter3_reg : tmp_69_reg_4033);

assign tmp_71_fu_2985_p3 = ((and_ln156_22_fu_2979_p2[0:0] == 1'b1) ? tmp_23_reg_1344_pp0_iter4_reg : tmp_70_reg_4040);

assign tmp_72_fu_3076_p3 = ((and_ln156_24_fu_3070_p2[0:0] == 1'b1) ? tmp_25_reg_1312_pp0_iter5_reg : tmp_71_reg_4047);

assign tmp_73_fu_3167_p3 = ((and_ln156_26_fu_3161_p2[0:0] == 1'b1) ? tmp_27_reg_1215_pp0_iter6_reg : tmp_72_reg_4054);

assign tmp_74_fu_3258_p3 = ((and_ln156_28_fu_3252_p2[0:0] == 1'b1) ? tmp_29_reg_1408 : tmp_73_reg_4061);

assign tmp_75_fu_3349_p3 = ((and_ln156_30_fu_3343_p2[0:0] == 1'b1) ? tmp_31_reg_1440 : tmp_74_reg_4068);

assign tmp_76_fu_3453_p3 = ((and_ln156_32_fu_3447_p2[0:0] == 1'b1) ? tmp_33_reg_1182_pp0_iter9_reg : tmp_75_reg_4075);

assign tmp_s_fu_2673_p4 = {{bitcast_ln156_fu_2669_p1[30:23]}};

assign trunc_ln156_17_fu_2734_p1 = bitcast_ln156_17_fu_2720_p1[22:0];

assign trunc_ln156_18_fu_2751_p1 = bitcast_ln156_18_fu_2738_p1[22:0];

assign trunc_ln156_19_fu_2825_p1 = bitcast_ln156_19_fu_2811_p1[22:0];

assign trunc_ln156_20_fu_2842_p1 = bitcast_ln156_20_fu_2829_p1[22:0];

assign trunc_ln156_21_fu_2916_p1 = bitcast_ln156_21_fu_2902_p1[22:0];

assign trunc_ln156_22_fu_2933_p1 = bitcast_ln156_22_fu_2920_p1[22:0];

assign trunc_ln156_23_fu_3007_p1 = bitcast_ln156_23_fu_2993_p1[22:0];

assign trunc_ln156_24_fu_3024_p1 = bitcast_ln156_24_fu_3011_p1[22:0];

assign trunc_ln156_25_fu_3098_p1 = bitcast_ln156_25_fu_3084_p1[22:0];

assign trunc_ln156_26_fu_3115_p1 = bitcast_ln156_26_fu_3102_p1[22:0];

assign trunc_ln156_27_fu_3189_p1 = bitcast_ln156_27_fu_3175_p1[22:0];

assign trunc_ln156_28_fu_3206_p1 = bitcast_ln156_28_fu_3193_p1[22:0];

assign trunc_ln156_29_fu_3280_p1 = bitcast_ln156_29_fu_3266_p1[22:0];

assign trunc_ln156_30_fu_3297_p1 = bitcast_ln156_30_fu_3284_p1[22:0];

assign trunc_ln156_31_fu_3384_p1 = bitcast_ln156_31_fu_3370_p1[22:0];

assign trunc_ln156_32_fu_3401_p1 = bitcast_ln156_32_fu_3388_p1[22:0];

assign trunc_ln156_fu_2683_p1 = bitcast_ln156_fu_2669_p1[22:0];

assign zext_ln160_3_fu_3491_p1 = add_ln160_2_fu_3485_p2;

assign zext_ln160_fu_3476_p1 = lshr_ln_fu_3466_p4;

assign zext_ln68_fu_1756_p1 = select_ln68_2_fu_1748_p3;

endmodule //NN_pool2_Pipeline_L5_L6
