
# Memory layout:
# 0 — R1
# 1 — R2
# 2 — R3

thread t1
initial l1
final cs
transition	l1	l3	write	1	0
transition	l3	l4	read	R2	1
transition	l4	l5	read	R3	2
transition	l5	cs	check	&& == R2 0 == R3 0
transition	cs	l1	write	0  	0
end

thread t2
initial l1
final cs
transition	l1	l3	write	1	1
transition	l3	l4	read	R1	0
transition	l4	l5	read	R3	2
transition	l5	cs	check	&& == R1 0 == R3 0
transition	cs	l1	write	0  	1
end

thread t3
initial l1
final cs
transition	l1	l3	write	1	2
transition	l3	l4	read	R1	0
transition	l4	l5	read	R2	1
transition	l5	cs	check	&& == R1 0 == R2 0
transition	cs	l1	write	0  	2
end
