// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "01/02/2024 19:21:19"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	push,
	pop,
	clock,
	reset,
	leds);
input 	push;
input 	pop;
input 	clock;
input 	reset;
output 	[3:0] leds;

// Design Ports Information
// pop	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// push	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pop~input_o ;
wire \leds[0]~output_o ;
wire \leds[1]~output_o ;
wire \leds[2]~output_o ;
wire \leds[3]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \count~12_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \count~11_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \count~10_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \count~9_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \count~8_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \count~7_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \count~6_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \count~5_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \count~4_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Equal0~9_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \count~3_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \count~2_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \count~1_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \count~0_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \second~0_combout ;
wire \second~feeder_combout ;
wire \second~q ;
wire \second~clkctrl_outclk ;
wire \push~input_o ;
wire \memDirection[0]~17_combout ;
wire \memDirection[1]~7_combout ;
wire \memDirection[1]~8 ;
wire \memDirection[2]~9_combout ;
wire \memDirection[2]~10 ;
wire \memDirection[3]~11_combout ;
wire \valIn[0]~feeder_combout ;
wire \memDirection[3]~12 ;
wire \memDirection[4]~13_combout ;
wire \memDirection[4]~14 ;
wire \memDirection[5]~15_combout ;
wire \memDirection[5]~16 ;
wire \memDirection[6]~18_combout ;
wire \RAM_1|Decoder0~42_combout ;
wire \RAM_1|Decoder0~43_combout ;
wire \memDirection[6]~19 ;
wire \memDirection[7]~20_combout ;
wire \we~0_combout ;
wire \we~q ;
wire \RAM_1|Decoder0~38_combout ;
wire \RAM_1|Decoder0~46_combout ;
wire \RAM_1|tempRAM[60][0]~q ;
wire \RAM_1|Decoder0~39_combout ;
wire \RAM_1|Decoder0~40_combout ;
wire \RAM_1|tempRAM[44][0]~q ;
wire \RAM_1|tempRAM[12][0]~feeder_combout ;
wire \RAM_1|Decoder0~41_combout ;
wire \RAM_1|Decoder0~45_combout ;
wire \RAM_1|tempRAM[12][0]~q ;
wire \RAM_1|tempRAM[28][0]~feeder_combout ;
wire \RAM_1|Decoder0~44_combout ;
wire \RAM_1|tempRAM[28][0]~q ;
wire \RAM_1|Mux3~0_combout ;
wire \RAM_1|Mux3~1_combout ;
wire \RAM_1|Decoder0~58_combout ;
wire \RAM_1|Decoder0~59_combout ;
wire \RAM_1|tempRAM[46][0]~q ;
wire \RAM_1|Decoder0~63_combout ;
wire \RAM_1|tempRAM[62][0]~q ;
wire \RAM_1|tempRAM[30][0]~feeder_combout ;
wire \RAM_1|Decoder0~60_combout ;
wire \RAM_1|Decoder0~61_combout ;
wire \RAM_1|tempRAM[30][0]~q ;
wire \RAM_1|Decoder0~62_combout ;
wire \RAM_1|tempRAM[14][0]~q ;
wire \RAM_1|Mux3~7_combout ;
wire \RAM_1|Mux3~8_combout ;
wire \RAM_1|tempRAM[22][0]~feeder_combout ;
wire \RAM_1|Decoder0~47_combout ;
wire \RAM_1|Decoder0~48_combout ;
wire \RAM_1|Decoder0~49_combout ;
wire \RAM_1|tempRAM[22][0]~q ;
wire \RAM_1|Decoder0~54_combout ;
wire \RAM_1|tempRAM[54][0]~q ;
wire \RAM_1|tempRAM[38][0]~feeder_combout ;
wire \RAM_1|Decoder0~50_combout ;
wire \RAM_1|Decoder0~51_combout ;
wire \RAM_1|tempRAM[38][0]~q ;
wire \RAM_1|Decoder0~52_combout ;
wire \RAM_1|Decoder0~53_combout ;
wire \RAM_1|tempRAM[6][0]~q ;
wire \RAM_1|Mux3~2_combout ;
wire \RAM_1|Mux3~3_combout ;
wire \RAM_1|tempRAM[20][0]~feeder_combout ;
wire \RAM_1|Decoder0~181_combout ;
wire \RAM_1|tempRAM[20][0]~q ;
wire \RAM_1|Decoder0~182_combout ;
wire \RAM_1|tempRAM[52][0]~q ;
wire \RAM_1|tempRAM[36][0]~feeder_combout ;
wire \RAM_1|Decoder0~55_combout ;
wire \RAM_1|Decoder0~56_combout ;
wire \RAM_1|tempRAM[36][0]~q ;
wire \RAM_1|Decoder0~57_combout ;
wire \RAM_1|tempRAM[4][0]~q ;
wire \RAM_1|Mux3~4_combout ;
wire \RAM_1|Mux3~5_combout ;
wire \RAM_1|Mux3~6_combout ;
wire \RAM_1|Mux3~9_combout ;
wire \RAM_1|tempRAM[40][0]~feeder_combout ;
wire \RAM_1|Decoder0~66_combout ;
wire \RAM_1|Decoder0~64_combout ;
wire \RAM_1|Decoder0~90_combout ;
wire \RAM_1|tempRAM[40][0]~q ;
wire \RAM_1|Decoder0~79_combout ;
wire \RAM_1|Decoder0~94_combout ;
wire \RAM_1|tempRAM[42][0]~q ;
wire \RAM_1|tempRAM[34][0]~feeder_combout ;
wire \RAM_1|Decoder0~91_combout ;
wire \RAM_1|Decoder0~92_combout ;
wire \RAM_1|tempRAM[34][0]~q ;
wire \RAM_1|Decoder0~77_combout ;
wire \RAM_1|Decoder0~93_combout ;
wire \RAM_1|tempRAM[32][0]~q ;
wire \RAM_1|Mux3~20_combout ;
wire \RAM_1|Mux3~21_combout ;
wire \RAM_1|tempRAM[2][0]~feeder_combout ;
wire \RAM_1|Decoder0~100_combout ;
wire \RAM_1|tempRAM[2][0]~q ;
wire \RAM_1|Decoder0~103_combout ;
wire \RAM_1|tempRAM[10][0]~q ;
wire \RAM_1|tempRAM[8][0]~feeder_combout ;
wire \RAM_1|Decoder0~101_combout ;
wire \RAM_1|tempRAM[8][0]~q ;
wire \RAM_1|Decoder0~102_combout ;
wire \RAM_1|tempRAM[0][0]~q ;
wire \RAM_1|Mux3~24_combout ;
wire \RAM_1|Mux3~25_combout ;
wire \RAM_1|tempRAM[18][0]~feeder_combout ;
wire \RAM_1|Decoder0~95_combout ;
wire \RAM_1|Decoder0~96_combout ;
wire \RAM_1|tempRAM[18][0]~q ;
wire \RAM_1|Decoder0~99_combout ;
wire \RAM_1|tempRAM[26][0]~q ;
wire \RAM_1|tempRAM[24][0]~feeder_combout ;
wire \RAM_1|Decoder0~97_combout ;
wire \RAM_1|tempRAM[24][0]~q ;
wire \RAM_1|Decoder0~98_combout ;
wire \RAM_1|tempRAM[16][0]~q ;
wire \RAM_1|Mux3~22_combout ;
wire \RAM_1|Mux3~23_combout ;
wire \RAM_1|Mux3~26_combout ;
wire \RAM_1|Decoder0~68_combout ;
wire \RAM_1|Decoder0~104_combout ;
wire \RAM_1|tempRAM[50][0]~q ;
wire \RAM_1|Decoder0~71_combout ;
wire \RAM_1|Decoder0~107_combout ;
wire \RAM_1|tempRAM[58][0]~q ;
wire \RAM_1|tempRAM[56][0]~feeder_combout ;
wire \RAM_1|Decoder0~105_combout ;
wire \RAM_1|tempRAM[56][0]~q ;
wire \RAM_1|Decoder0~106_combout ;
wire \RAM_1|tempRAM[48][0]~q ;
wire \RAM_1|Mux3~27_combout ;
wire \RAM_1|Mux3~28_combout ;
wire \RAM_1|Mux3~29_combout ;
wire \RAM_1|tempRAM[57][0]~feeder_combout ;
wire \RAM_1|Decoder0~74_combout ;
wire \RAM_1|Decoder0~86_combout ;
wire \RAM_1|tempRAM[57][0]~q ;
wire \RAM_1|Decoder0~89_combout ;
wire \RAM_1|tempRAM[59][0]~q ;
wire \RAM_1|tempRAM[51][0]~feeder_combout ;
wire \RAM_1|Decoder0~87_combout ;
wire \RAM_1|tempRAM[51][0]~q ;
wire \RAM_1|Decoder0~88_combout ;
wire \RAM_1|tempRAM[49][0]~q ;
wire \RAM_1|Mux3~17_combout ;
wire \RAM_1|Mux3~18_combout ;
wire \RAM_1|tempRAM[35][0]~feeder_combout ;
wire \RAM_1|Decoder0~73_combout ;
wire \RAM_1|Decoder0~75_combout ;
wire \RAM_1|tempRAM[35][0]~q ;
wire \RAM_1|Decoder0~80_combout ;
wire \RAM_1|tempRAM[43][0]~q ;
wire \RAM_1|Decoder0~78_combout ;
wire \RAM_1|tempRAM[33][0]~q ;
wire \RAM_1|tempRAM[41][0]~feeder_combout ;
wire \RAM_1|Decoder0~76_combout ;
wire \RAM_1|Decoder0~183_combout ;
wire \RAM_1|tempRAM[41][0]~q ;
wire \RAM_1|Mux3~12_combout ;
wire \RAM_1|Mux3~13_combout ;
wire \RAM_1|tempRAM[3][0]~feeder_combout ;
wire \RAM_1|Decoder0~65_combout ;
wire \RAM_1|Decoder0~81_combout ;
wire \RAM_1|tempRAM[3][0]~q ;
wire \RAM_1|Decoder0~84_combout ;
wire \RAM_1|Decoder0~85_combout ;
wire \RAM_1|tempRAM[11][0]~q ;
wire \RAM_1|tempRAM[9][0]~feeder_combout ;
wire \RAM_1|Decoder0~82_combout ;
wire \RAM_1|tempRAM[9][0]~q ;
wire \RAM_1|Decoder0~83_combout ;
wire \RAM_1|tempRAM[1][0]~q ;
wire \RAM_1|Mux3~14_combout ;
wire \RAM_1|Mux3~15_combout ;
wire \RAM_1|Mux3~16_combout ;
wire \RAM_1|tempRAM[25][0]~feeder_combout ;
wire \RAM_1|Decoder0~67_combout ;
wire \RAM_1|tempRAM[25][0]~q ;
wire \RAM_1|Decoder0~72_combout ;
wire \RAM_1|tempRAM[27][0]~q ;
wire \RAM_1|Decoder0~70_combout ;
wire \RAM_1|tempRAM[17][0]~q ;
wire \RAM_1|tempRAM[19][0]~feeder_combout ;
wire \RAM_1|Decoder0~69_combout ;
wire \RAM_1|tempRAM[19][0]~q ;
wire \RAM_1|Mux3~10_combout ;
wire \RAM_1|Mux3~11_combout ;
wire \RAM_1|Mux3~19_combout ;
wire \RAM_1|Mux3~30_combout ;
wire \RAM_1|tempRAM[63][0]~feeder_combout ;
wire \RAM_1|Decoder0~119_combout ;
wire \RAM_1|tempRAM[63][0]~q ;
wire \RAM_1|tempRAM[31][0]~feeder_combout ;
wire \RAM_1|Decoder0~117_combout ;
wire \RAM_1|tempRAM[31][0]~q ;
wire \RAM_1|Decoder0~118_combout ;
wire \RAM_1|tempRAM[15][0]~q ;
wire \RAM_1|tempRAM[47][0]~feeder_combout ;
wire \RAM_1|Decoder0~187_combout ;
wire \RAM_1|tempRAM[47][0]~q ;
wire \RAM_1|Mux3~38_combout ;
wire \RAM_1|Mux3~39_combout ;
wire \RAM_1|tempRAM[39][0]~feeder_combout ;
wire \RAM_1|Decoder0~108_combout ;
wire \RAM_1|tempRAM[39][0]~q ;
wire \RAM_1|Decoder0~111_combout ;
wire \RAM_1|tempRAM[55][0]~q ;
wire \RAM_1|tempRAM[23][0]~feeder_combout ;
wire \RAM_1|Decoder0~109_combout ;
wire \RAM_1|tempRAM[23][0]~q ;
wire \RAM_1|Decoder0~110_combout ;
wire \RAM_1|tempRAM[7][0]~q ;
wire \RAM_1|Mux3~31_combout ;
wire \RAM_1|Mux3~32_combout ;
wire \RAM_1|tempRAM[37][0]~feeder_combout ;
wire \RAM_1|Decoder0~115_combout ;
wire \RAM_1|tempRAM[37][0]~q ;
wire \RAM_1|Decoder0~186_combout ;
wire \RAM_1|tempRAM[53][0]~q ;
wire \RAM_1|tempRAM[21][0]~feeder_combout ;
wire \RAM_1|Decoder0~185_combout ;
wire \RAM_1|tempRAM[21][0]~q ;
wire \RAM_1|Decoder0~116_combout ;
wire \RAM_1|tempRAM[5][0]~q ;
wire \RAM_1|Mux3~35_combout ;
wire \RAM_1|Mux3~36_combout ;
wire \RAM_1|tempRAM[61][0]~feeder_combout ;
wire \RAM_1|Decoder0~114_combout ;
wire \RAM_1|tempRAM[61][0]~q ;
wire \RAM_1|tempRAM[29][0]~feeder_combout ;
wire \RAM_1|Decoder0~112_combout ;
wire \RAM_1|tempRAM[29][0]~q ;
wire \RAM_1|tempRAM[45][0]~feeder_combout ;
wire \RAM_1|Decoder0~184_combout ;
wire \RAM_1|tempRAM[45][0]~q ;
wire \RAM_1|Decoder0~113_combout ;
wire \RAM_1|tempRAM[13][0]~q ;
wire \RAM_1|Mux3~33_combout ;
wire \RAM_1|Mux3~34_combout ;
wire \RAM_1|Mux3~37_combout ;
wire \RAM_1|Mux3~40_combout ;
wire \RAM_1|Mux3~41_combout ;
wire \RAM_1|tempRAM[94][0]~feeder_combout ;
wire \RAM_1|Decoder0~192_combout ;
wire \RAM_1|tempRAM[94][0]~q ;
wire \RAM_1|Decoder0~194_combout ;
wire \RAM_1|tempRAM[95][0]~q ;
wire \RAM_1|tempRAM[91][0]~feeder_combout ;
wire \RAM_1|Decoder0~127_combout ;
wire \RAM_1|Decoder0~171_combout ;
wire \RAM_1|tempRAM[91][0]~q ;
wire \RAM_1|Decoder0~193_combout ;
wire \RAM_1|tempRAM[90][0]~q ;
wire \RAM_1|Mux3~73_combout ;
wire \RAM_1|Mux3~74_combout ;
wire \RAM_1|tempRAM[126][0]~feeder_combout ;
wire \RAM_1|Decoder0~197_combout ;
wire \RAM_1|tempRAM[126][0]~q ;
wire \RAM_1|tempRAM[127][0]~feeder_combout ;
wire \RAM_1|Decoder0~199_combout ;
wire \RAM_1|tempRAM[127][0]~q ;
wire \RAM_1|tempRAM[123][0]~feeder_combout ;
wire \RAM_1|Decoder0~178_combout ;
wire \RAM_1|tempRAM[123][0]~q ;
wire \RAM_1|Decoder0~198_combout ;
wire \RAM_1|tempRAM[122][0]~q ;
wire \RAM_1|Mux3~80_combout ;
wire \RAM_1|Mux3~81_combout ;
wire \RAM_1|tempRAM[75][0]~feeder_combout ;
wire \RAM_1|Decoder0~120_combout ;
wire \RAM_1|Decoder0~175_combout ;
wire \RAM_1|tempRAM[75][0]~q ;
wire \RAM_1|Decoder0~177_combout ;
wire \RAM_1|tempRAM[79][0]~q ;
wire \RAM_1|tempRAM[78][0]~feeder_combout ;
wire \RAM_1|Decoder0~176_combout ;
wire \RAM_1|tempRAM[78][0]~q ;
wire \RAM_1|Decoder0~196_combout ;
wire \RAM_1|tempRAM[74][0]~q ;
wire \RAM_1|Mux3~77_combout ;
wire \RAM_1|Mux3~78_combout ;
wire \RAM_1|tempRAM[107][0]~feeder_combout ;
wire \RAM_1|Decoder0~172_combout ;
wire \RAM_1|tempRAM[107][0]~q ;
wire \RAM_1|Decoder0~174_combout ;
wire \RAM_1|tempRAM[111][0]~q ;
wire \RAM_1|tempRAM[110][0]~feeder_combout ;
wire \RAM_1|Decoder0~173_combout ;
wire \RAM_1|tempRAM[110][0]~q ;
wire \RAM_1|Decoder0~195_combout ;
wire \RAM_1|tempRAM[106][0]~q ;
wire \RAM_1|Mux3~75_combout ;
wire \RAM_1|Mux3~76_combout ;
wire \RAM_1|Mux3~79_combout ;
wire \RAM_1|Mux3~82_combout ;
wire \RAM_1|tempRAM[125][0]~feeder_combout ;
wire \RAM_1|Decoder0~125_combout ;
wire \RAM_1|Decoder0~140_combout ;
wire \RAM_1|tempRAM[125][0]~q ;
wire \RAM_1|tempRAM[124][0]~feeder_combout ;
wire \RAM_1|Decoder0~128_combout ;
wire \RAM_1|Decoder0~137_combout ;
wire \RAM_1|tempRAM[124][0]~q ;
wire \RAM_1|tempRAM[121][0]~feeder_combout ;
wire \RAM_1|Decoder0~138_combout ;
wire \RAM_1|tempRAM[121][0]~q ;
wire \RAM_1|Decoder0~139_combout ;
wire \RAM_1|tempRAM[120][0]~q ;
wire \RAM_1|Mux3~49_combout ;
wire \RAM_1|Mux3~50_combout ;
wire \RAM_1|tempRAM[109][0]~feeder_combout ;
wire \RAM_1|Decoder0~126_combout ;
wire \RAM_1|tempRAM[109][0]~q ;
wire \RAM_1|Decoder0~121_combout ;
wire \RAM_1|tempRAM[105][0]~q ;
wire \RAM_1|tempRAM[108][0]~feeder_combout ;
wire \RAM_1|Decoder0~122_combout ;
wire \RAM_1|Decoder0~123_combout ;
wire \RAM_1|tempRAM[108][0]~q ;
wire \RAM_1|Decoder0~124_combout ;
wire \RAM_1|tempRAM[104][0]~q ;
wire \RAM_1|Mux3~42_combout ;
wire \RAM_1|Mux3~43_combout ;
wire \RAM_1|tempRAM[92][0]~feeder_combout ;
wire \RAM_1|Decoder0~129_combout ;
wire \RAM_1|tempRAM[92][0]~q ;
wire \RAM_1|Decoder0~132_combout ;
wire \RAM_1|tempRAM[93][0]~q ;
wire \RAM_1|tempRAM[88][0]~feeder_combout ;
wire \RAM_1|Decoder0~131_combout ;
wire \RAM_1|tempRAM[88][0]~q ;
wire \RAM_1|tempRAM[89][0]~feeder_combout ;
wire \RAM_1|Decoder0~130_combout ;
wire \RAM_1|tempRAM[89][0]~q ;
wire \RAM_1|Mux3~44_combout ;
wire \RAM_1|Mux3~45_combout ;
wire \RAM_1|tempRAM[73][0]~feeder_combout ;
wire \RAM_1|Decoder0~133_combout ;
wire \RAM_1|tempRAM[73][0]~q ;
wire \RAM_1|Decoder0~136_combout ;
wire \RAM_1|tempRAM[77][0]~q ;
wire \RAM_1|tempRAM[76][0]~feeder_combout ;
wire \RAM_1|Decoder0~134_combout ;
wire \RAM_1|tempRAM[76][0]~q ;
wire \RAM_1|Decoder0~135_combout ;
wire \RAM_1|tempRAM[72][0]~q ;
wire \RAM_1|Mux3~46_combout ;
wire \RAM_1|Mux3~47_combout ;
wire \RAM_1|Mux3~48_combout ;
wire \RAM_1|Mux3~51_combout ;
wire \RAM_1|tempRAM[86][0]~feeder_combout ;
wire \RAM_1|Decoder0~141_combout ;
wire \RAM_1|tempRAM[86][0]~q ;
wire \RAM_1|Decoder0~145_combout ;
wire \RAM_1|tempRAM[87][0]~q ;
wire \RAM_1|tempRAM[83][0]~feeder_combout ;
wire \RAM_1|Decoder0~142_combout ;
wire \RAM_1|Decoder0~143_combout ;
wire \RAM_1|tempRAM[83][0]~q ;
wire \RAM_1|Decoder0~144_combout ;
wire \RAM_1|tempRAM[82][0]~q ;
wire \RAM_1|Mux3~52_combout ;
wire \RAM_1|Mux3~53_combout ;
wire \RAM_1|tempRAM[118][0]~feeder_combout ;
wire \RAM_1|Decoder0~150_combout ;
wire \RAM_1|tempRAM[118][0]~q ;
wire \RAM_1|Decoder0~153_combout ;
wire \RAM_1|tempRAM[119][0]~q ;
wire \RAM_1|tempRAM[115][0]~feeder_combout ;
wire \RAM_1|Decoder0~151_combout ;
wire \RAM_1|tempRAM[115][0]~q ;
wire \RAM_1|Decoder0~152_combout ;
wire \RAM_1|tempRAM[114][0]~q ;
wire \RAM_1|Mux3~59_combout ;
wire \RAM_1|Mux3~60_combout ;
wire \RAM_1|tempRAM[67][0]~feeder_combout ;
wire \RAM_1|Decoder0~148_combout ;
wire \RAM_1|tempRAM[67][0]~q ;
wire \RAM_1|Decoder0~191_combout ;
wire \RAM_1|tempRAM[71][0]~q ;
wire \RAM_1|tempRAM[70][0]~feeder_combout ;
wire \RAM_1|Decoder0~190_combout ;
wire \RAM_1|tempRAM[70][0]~q ;
wire \RAM_1|Decoder0~149_combout ;
wire \RAM_1|tempRAM[66][0]~q ;
wire \RAM_1|Mux3~56_combout ;
wire \RAM_1|Mux3~57_combout ;
wire \RAM_1|tempRAM[99][0]~feeder_combout ;
wire \RAM_1|Decoder0~146_combout ;
wire \RAM_1|tempRAM[99][0]~q ;
wire \RAM_1|Decoder0~189_combout ;
wire \RAM_1|tempRAM[103][0]~q ;
wire \RAM_1|tempRAM[102][0]~feeder_combout ;
wire \RAM_1|Decoder0~188_combout ;
wire \RAM_1|tempRAM[102][0]~q ;
wire \RAM_1|Decoder0~147_combout ;
wire \RAM_1|tempRAM[98][0]~q ;
wire \RAM_1|Mux3~54_combout ;
wire \RAM_1|Mux3~55_combout ;
wire \RAM_1|Mux3~58_combout ;
wire \RAM_1|Mux3~61_combout ;
wire \RAM_1|Decoder0~166_combout ;
wire \RAM_1|tempRAM[69][0]~q ;
wire \RAM_1|tempRAM[65][0]~feeder_combout ;
wire \RAM_1|Decoder0~154_combout ;
wire \RAM_1|Decoder0~163_combout ;
wire \RAM_1|tempRAM[65][0]~q ;
wire \RAM_1|Decoder0~165_combout ;
wire \RAM_1|tempRAM[64][0]~q ;
wire \RAM_1|tempRAM[68][0]~feeder_combout ;
wire \RAM_1|Decoder0~164_combout ;
wire \RAM_1|tempRAM[68][0]~q ;
wire \RAM_1|Mux3~66_combout ;
wire \RAM_1|Mux3~67_combout ;
wire \RAM_1|tempRAM[84][0]~feeder_combout ;
wire \RAM_1|Decoder0~159_combout ;
wire \RAM_1|tempRAM[84][0]~q ;
wire \RAM_1|Decoder0~162_combout ;
wire \RAM_1|tempRAM[85][0]~q ;
wire \RAM_1|Decoder0~161_combout ;
wire \RAM_1|tempRAM[80][0]~q ;
wire \RAM_1|tempRAM[81][0]~feeder_combout ;
wire \RAM_1|Decoder0~160_combout ;
wire \RAM_1|tempRAM[81][0]~q ;
wire \RAM_1|Mux3~64_combout ;
wire \RAM_1|Mux3~65_combout ;
wire \RAM_1|Mux3~68_combout ;
wire \RAM_1|tempRAM[97][0]~feeder_combout ;
wire \RAM_1|Decoder0~155_combout ;
wire \RAM_1|tempRAM[97][0]~q ;
wire \RAM_1|tempRAM[101][0]~feeder_combout ;
wire \RAM_1|Decoder0~158_combout ;
wire \RAM_1|tempRAM[101][0]~q ;
wire \RAM_1|tempRAM[100][0]~feeder_combout ;
wire \RAM_1|Decoder0~156_combout ;
wire \RAM_1|tempRAM[100][0]~q ;
wire \RAM_1|Decoder0~157_combout ;
wire \RAM_1|tempRAM[96][0]~q ;
wire \RAM_1|Mux3~62_combout ;
wire \RAM_1|Mux3~63_combout ;
wire \RAM_1|tempRAM[116][0]~feeder_combout ;
wire \RAM_1|Decoder0~167_combout ;
wire \RAM_1|tempRAM[116][0]~q ;
wire \RAM_1|Decoder0~170_combout ;
wire \RAM_1|tempRAM[117][0]~q ;
wire \RAM_1|tempRAM[113][0]~feeder_combout ;
wire \RAM_1|Decoder0~168_combout ;
wire \RAM_1|tempRAM[113][0]~q ;
wire \RAM_1|Decoder0~169_combout ;
wire \RAM_1|tempRAM[112][0]~q ;
wire \RAM_1|Mux3~69_combout ;
wire \RAM_1|Mux3~70_combout ;
wire \RAM_1|Mux3~71_combout ;
wire \RAM_1|Mux3~72_combout ;
wire \RAM_1|Mux3~83_combout ;
wire \RAM_1|dataOut[0]~0_combout ;
wire \RAM_1|tempRAM[128][0]~feeder_combout ;
wire \RAM_1|Decoder0~179_combout ;
wire \RAM_1|Decoder0~180_combout ;
wire \RAM_1|tempRAM[128][0]~q ;
wire \leds[0]~0_combout ;
wire \leds[0]~reg0_q ;
wire \valIn[1]~feeder_combout ;
wire \RAM_1|tempRAM[91][1]~feeder_combout ;
wire \RAM_1|tempRAM[91][1]~q ;
wire \RAM_1|tempRAM[123][1]~q ;
wire \RAM_1|tempRAM[107][1]~feeder_combout ;
wire \RAM_1|tempRAM[107][1]~q ;
wire \RAM_1|tempRAM[75][1]~q ;
wire \RAM_1|Mux2~49_combout ;
wire \RAM_1|Mux2~50_combout ;
wire \RAM_1|tempRAM[121][1]~feeder_combout ;
wire \RAM_1|tempRAM[121][1]~q ;
wire \RAM_1|tempRAM[89][1]~q ;
wire \RAM_1|tempRAM[73][1]~q ;
wire \RAM_1|tempRAM[105][1]~feeder_combout ;
wire \RAM_1|tempRAM[105][1]~q ;
wire \RAM_1|Mux2~42_combout ;
wire \RAM_1|Mux2~43_combout ;
wire \RAM_1|tempRAM[99][1]~feeder_combout ;
wire \RAM_1|tempRAM[99][1]~q ;
wire \RAM_1|tempRAM[115][1]~q ;
wire \RAM_1|tempRAM[67][1]~q ;
wire \RAM_1|tempRAM[83][1]~feeder_combout ;
wire \RAM_1|tempRAM[83][1]~q ;
wire \RAM_1|Mux2~44_combout ;
wire \RAM_1|Mux2~45_combout ;
wire \RAM_1|tempRAM[97][1]~feeder_combout ;
wire \RAM_1|tempRAM[97][1]~q ;
wire \RAM_1|tempRAM[113][1]~feeder_combout ;
wire \RAM_1|tempRAM[113][1]~q ;
wire \RAM_1|tempRAM[65][1]~q ;
wire \RAM_1|tempRAM[81][1]~feeder_combout ;
wire \RAM_1|tempRAM[81][1]~q ;
wire \RAM_1|Mux2~46_combout ;
wire \RAM_1|Mux2~47_combout ;
wire \RAM_1|Mux2~48_combout ;
wire \RAM_1|Mux2~51_combout ;
wire \RAM_1|tempRAM[71][1]~feeder_combout ;
wire \RAM_1|tempRAM[71][1]~q ;
wire \RAM_1|tempRAM[79][1]~feeder_combout ;
wire \RAM_1|tempRAM[79][1]~q ;
wire \RAM_1|tempRAM[69][1]~q ;
wire \RAM_1|tempRAM[77][1]~feeder_combout ;
wire \RAM_1|tempRAM[77][1]~q ;
wire \RAM_1|Mux2~77_combout ;
wire \RAM_1|Mux2~78_combout ;
wire \RAM_1|tempRAM[93][1]~feeder_combout ;
wire \RAM_1|tempRAM[93][1]~q ;
wire \RAM_1|tempRAM[95][1]~feeder_combout ;
wire \RAM_1|tempRAM[95][1]~q ;
wire \RAM_1|tempRAM[87][1]~feeder_combout ;
wire \RAM_1|tempRAM[87][1]~q ;
wire \RAM_1|tempRAM[85][1]~q ;
wire \RAM_1|Mux2~75_combout ;
wire \RAM_1|Mux2~76_combout ;
wire \RAM_1|Mux2~79_combout ;
wire \RAM_1|tempRAM[103][1]~feeder_combout ;
wire \RAM_1|tempRAM[103][1]~q ;
wire \RAM_1|tempRAM[111][1]~q ;
wire \RAM_1|tempRAM[109][1]~feeder_combout ;
wire \RAM_1|tempRAM[109][1]~q ;
wire \RAM_1|tempRAM[101][1]~q ;
wire \RAM_1|Mux2~73_combout ;
wire \RAM_1|Mux2~74_combout ;
wire \RAM_1|tempRAM[125][1]~feeder_combout ;
wire \RAM_1|tempRAM[125][1]~q ;
wire \RAM_1|tempRAM[127][1]~q ;
wire \RAM_1|tempRAM[119][1]~feeder_combout ;
wire \RAM_1|tempRAM[119][1]~q ;
wire \RAM_1|tempRAM[117][1]~q ;
wire \RAM_1|Mux2~80_combout ;
wire \RAM_1|Mux2~81_combout ;
wire \RAM_1|Mux2~82_combout ;
wire \RAM_1|tempRAM[102][1]~feeder_combout ;
wire \RAM_1|tempRAM[102][1]~q ;
wire \RAM_1|tempRAM[118][1]~q ;
wire \RAM_1|tempRAM[86][1]~feeder_combout ;
wire \RAM_1|tempRAM[86][1]~q ;
wire \RAM_1|tempRAM[70][1]~q ;
wire \RAM_1|Mux2~52_combout ;
wire \RAM_1|Mux2~53_combout ;
wire \RAM_1|tempRAM[92][1]~feeder_combout ;
wire \RAM_1|tempRAM[92][1]~q ;
wire \RAM_1|tempRAM[124][1]~q ;
wire \RAM_1|tempRAM[76][1]~q ;
wire \RAM_1|tempRAM[108][1]~feeder_combout ;
wire \RAM_1|tempRAM[108][1]~q ;
wire \RAM_1|Mux2~54_combout ;
wire \RAM_1|Mux2~55_combout ;
wire \RAM_1|tempRAM[100][1]~feeder_combout ;
wire \RAM_1|tempRAM[100][1]~q ;
wire \RAM_1|tempRAM[116][1]~q ;
wire \RAM_1|tempRAM[84][1]~feeder_combout ;
wire \RAM_1|tempRAM[84][1]~q ;
wire \RAM_1|tempRAM[68][1]~q ;
wire \RAM_1|Mux2~56_combout ;
wire \RAM_1|Mux2~57_combout ;
wire \RAM_1|Mux2~58_combout ;
wire \RAM_1|tempRAM[94][1]~feeder_combout ;
wire \RAM_1|tempRAM[94][1]~q ;
wire \RAM_1|tempRAM[126][1]~feeder_combout ;
wire \RAM_1|tempRAM[126][1]~q ;
wire \RAM_1|tempRAM[110][1]~feeder_combout ;
wire \RAM_1|tempRAM[110][1]~q ;
wire \RAM_1|tempRAM[78][1]~q ;
wire \RAM_1|Mux2~59_combout ;
wire \RAM_1|Mux2~60_combout ;
wire \RAM_1|Mux2~61_combout ;
wire \RAM_1|tempRAM[122][1]~feeder_combout ;
wire \RAM_1|tempRAM[122][1]~q ;
wire \RAM_1|tempRAM[106][1]~feeder_combout ;
wire \RAM_1|tempRAM[106][1]~q ;
wire \RAM_1|tempRAM[74][1]~q ;
wire \RAM_1|Mux2~69_combout ;
wire \RAM_1|tempRAM[90][1]~feeder_combout ;
wire \RAM_1|tempRAM[90][1]~q ;
wire \RAM_1|Mux2~70_combout ;
wire \RAM_1|tempRAM[88][1]~feeder_combout ;
wire \RAM_1|tempRAM[88][1]~q ;
wire \RAM_1|tempRAM[120][1]~q ;
wire \RAM_1|tempRAM[104][1]~feeder_combout ;
wire \RAM_1|tempRAM[104][1]~q ;
wire \RAM_1|tempRAM[72][1]~q ;
wire \RAM_1|Mux2~64_combout ;
wire \RAM_1|Mux2~65_combout ;
wire \RAM_1|tempRAM[96][1]~feeder_combout ;
wire \RAM_1|tempRAM[96][1]~q ;
wire \RAM_1|tempRAM[112][1]~q ;
wire \RAM_1|tempRAM[64][1]~q ;
wire \RAM_1|tempRAM[80][1]~feeder_combout ;
wire \RAM_1|tempRAM[80][1]~q ;
wire \RAM_1|Mux2~66_combout ;
wire \RAM_1|Mux2~67_combout ;
wire \RAM_1|Mux2~68_combout ;
wire \RAM_1|tempRAM[98][1]~feeder_combout ;
wire \RAM_1|tempRAM[98][1]~q ;
wire \RAM_1|tempRAM[114][1]~q ;
wire \RAM_1|tempRAM[82][1]~feeder_combout ;
wire \RAM_1|tempRAM[82][1]~q ;
wire \RAM_1|tempRAM[66][1]~q ;
wire \RAM_1|Mux2~62_combout ;
wire \RAM_1|Mux2~63_combout ;
wire \RAM_1|Mux2~71_combout ;
wire \RAM_1|Mux2~72_combout ;
wire \RAM_1|Mux2~83_combout ;
wire \RAM_1|tempRAM[13][1]~feeder_combout ;
wire \RAM_1|tempRAM[13][1]~q ;
wire \RAM_1|tempRAM[15][1]~q ;
wire \RAM_1|tempRAM[7][1]~feeder_combout ;
wire \RAM_1|tempRAM[7][1]~q ;
wire \RAM_1|tempRAM[5][1]~q ;
wire \RAM_1|Mux2~27_combout ;
wire \RAM_1|Mux2~28_combout ;
wire \RAM_1|tempRAM[12][1]~feeder_combout ;
wire \RAM_1|tempRAM[12][1]~q ;
wire \RAM_1|tempRAM[14][1]~q ;
wire \RAM_1|tempRAM[6][1]~feeder_combout ;
wire \RAM_1|tempRAM[6][1]~q ;
wire \RAM_1|tempRAM[4][1]~q ;
wire \RAM_1|Mux2~22_combout ;
wire \RAM_1|Mux2~23_combout ;
wire \RAM_1|tempRAM[8][1]~feeder_combout ;
wire \RAM_1|tempRAM[8][1]~q ;
wire \RAM_1|tempRAM[10][1]~q ;
wire \RAM_1|tempRAM[2][1]~feeder_combout ;
wire \RAM_1|tempRAM[2][1]~q ;
wire \RAM_1|tempRAM[0][1]~q ;
wire \RAM_1|Mux2~24_combout ;
wire \RAM_1|Mux2~25_combout ;
wire \RAM_1|Mux2~26_combout ;
wire \RAM_1|tempRAM[3][1]~q ;
wire \RAM_1|tempRAM[11][1]~q ;
wire \RAM_1|tempRAM[9][1]~feeder_combout ;
wire \RAM_1|tempRAM[9][1]~q ;
wire \RAM_1|tempRAM[1][1]~q ;
wire \RAM_1|Mux2~20_combout ;
wire \RAM_1|Mux2~21_combout ;
wire \RAM_1|Mux2~29_combout ;
wire \RAM_1|tempRAM[30][1]~feeder_combout ;
wire \RAM_1|tempRAM[30][1]~q ;
wire \RAM_1|tempRAM[28][1]~feeder_combout ;
wire \RAM_1|tempRAM[28][1]~q ;
wire \RAM_1|tempRAM[22][1]~feeder_combout ;
wire \RAM_1|tempRAM[22][1]~q ;
wire \RAM_1|tempRAM[20][1]~q ;
wire \RAM_1|Mux2~10_combout ;
wire \RAM_1|Mux2~11_combout ;
wire \RAM_1|tempRAM[29][1]~feeder_combout ;
wire \RAM_1|tempRAM[29][1]~q ;
wire \RAM_1|tempRAM[31][1]~q ;
wire \RAM_1|tempRAM[23][1]~feeder_combout ;
wire \RAM_1|tempRAM[23][1]~q ;
wire \RAM_1|tempRAM[21][1]~q ;
wire \RAM_1|Mux2~17_combout ;
wire \RAM_1|Mux2~18_combout ;
wire \RAM_1|tempRAM[18][1]~feeder_combout ;
wire \RAM_1|tempRAM[18][1]~q ;
wire \RAM_1|tempRAM[26][1]~q ;
wire \RAM_1|tempRAM[24][1]~feeder_combout ;
wire \RAM_1|tempRAM[24][1]~q ;
wire \RAM_1|tempRAM[16][1]~q ;
wire \RAM_1|Mux2~14_combout ;
wire \RAM_1|Mux2~15_combout ;
wire \RAM_1|tempRAM[19][1]~feeder_combout ;
wire \RAM_1|tempRAM[19][1]~q ;
wire \RAM_1|tempRAM[27][1]~q ;
wire \RAM_1|tempRAM[25][1]~feeder_combout ;
wire \RAM_1|tempRAM[25][1]~q ;
wire \RAM_1|tempRAM[17][1]~q ;
wire \RAM_1|Mux2~12_combout ;
wire \RAM_1|Mux2~13_combout ;
wire \RAM_1|Mux2~16_combout ;
wire \RAM_1|Mux2~19_combout ;
wire \RAM_1|Mux2~30_combout ;
wire \RAM_1|tempRAM[46][1]~feeder_combout ;
wire \RAM_1|tempRAM[46][1]~q ;
wire \RAM_1|tempRAM[42][1]~q ;
wire \RAM_1|tempRAM[40][1]~q ;
wire \RAM_1|tempRAM[44][1]~feeder_combout ;
wire \RAM_1|tempRAM[44][1]~q ;
wire \RAM_1|Mux2~0_combout ;
wire \RAM_1|Mux2~1_combout ;
wire \RAM_1|tempRAM[43][1]~q ;
wire \RAM_1|tempRAM[47][1]~q ;
wire \RAM_1|tempRAM[41][1]~q ;
wire \RAM_1|tempRAM[45][1]~feeder_combout ;
wire \RAM_1|tempRAM[45][1]~q ;
wire \RAM_1|Mux2~7_combout ;
wire \RAM_1|Mux2~8_combout ;
wire \RAM_1|tempRAM[39][1]~feeder_combout ;
wire \RAM_1|tempRAM[39][1]~q ;
wire \RAM_1|tempRAM[35][1]~feeder_combout ;
wire \RAM_1|tempRAM[35][1]~q ;
wire \RAM_1|tempRAM[37][1]~feeder_combout ;
wire \RAM_1|tempRAM[37][1]~q ;
wire \RAM_1|tempRAM[33][1]~q ;
wire \RAM_1|Mux2~2_combout ;
wire \RAM_1|Mux2~3_combout ;
wire \RAM_1|tempRAM[34][1]~q ;
wire \RAM_1|tempRAM[38][1]~q ;
wire \RAM_1|tempRAM[36][1]~feeder_combout ;
wire \RAM_1|tempRAM[36][1]~q ;
wire \RAM_1|tempRAM[32][1]~q ;
wire \RAM_1|Mux2~4_combout ;
wire \RAM_1|Mux2~5_combout ;
wire \RAM_1|Mux2~6_combout ;
wire \RAM_1|Mux2~9_combout ;
wire \RAM_1|tempRAM[62][1]~feeder_combout ;
wire \RAM_1|tempRAM[62][1]~q ;
wire \RAM_1|tempRAM[63][1]~q ;
wire \RAM_1|tempRAM[55][1]~feeder_combout ;
wire \RAM_1|tempRAM[55][1]~q ;
wire \RAM_1|tempRAM[54][1]~q ;
wire \RAM_1|Mux2~38_combout ;
wire \RAM_1|Mux2~39_combout ;
wire \RAM_1|tempRAM[56][1]~feeder_combout ;
wire \RAM_1|tempRAM[56][1]~q ;
wire \RAM_1|tempRAM[57][1]~q ;
wire \RAM_1|tempRAM[49][1]~feeder_combout ;
wire \RAM_1|tempRAM[49][1]~q ;
wire \RAM_1|tempRAM[48][1]~q ;
wire \RAM_1|Mux2~35_combout ;
wire \RAM_1|Mux2~36_combout ;
wire \RAM_1|tempRAM[60][1]~feeder_combout ;
wire \RAM_1|tempRAM[60][1]~q ;
wire \RAM_1|tempRAM[61][1]~q ;
wire \RAM_1|tempRAM[52][1]~feeder_combout ;
wire \RAM_1|tempRAM[52][1]~q ;
wire \RAM_1|tempRAM[53][1]~feeder_combout ;
wire \RAM_1|tempRAM[53][1]~q ;
wire \RAM_1|Mux2~33_combout ;
wire \RAM_1|Mux2~34_combout ;
wire \RAM_1|Mux2~37_combout ;
wire \RAM_1|tempRAM[59][1]~feeder_combout ;
wire \RAM_1|tempRAM[59][1]~q ;
wire \RAM_1|tempRAM[58][1]~feeder_combout ;
wire \RAM_1|tempRAM[58][1]~q ;
wire \RAM_1|tempRAM[51][1]~feeder_combout ;
wire \RAM_1|tempRAM[51][1]~q ;
wire \RAM_1|tempRAM[50][1]~q ;
wire \RAM_1|Mux2~31_combout ;
wire \RAM_1|Mux2~32_combout ;
wire \RAM_1|Mux2~40_combout ;
wire \RAM_1|Mux2~41_combout ;
wire \RAM_1|dataOut[1]~1_combout ;
wire \RAM_1|tempRAM[128][1]~feeder_combout ;
wire \RAM_1|tempRAM[128][1]~q ;
wire \leds[1]~reg0feeder_combout ;
wire \leds[1]~reg0_q ;
wire \valIn[2]~feeder_combout ;
wire \RAM_1|tempRAM[54][2]~feeder_combout ;
wire \RAM_1|tempRAM[54][2]~q ;
wire \RAM_1|tempRAM[55][2]~q ;
wire \RAM_1|tempRAM[51][2]~feeder_combout ;
wire \RAM_1|tempRAM[51][2]~q ;
wire \RAM_1|tempRAM[50][2]~q ;
wire \RAM_1|Mux1~7_combout ;
wire \RAM_1|Mux1~8_combout ;
wire \RAM_1|tempRAM[35][2]~feeder_combout ;
wire \RAM_1|tempRAM[35][2]~q ;
wire \RAM_1|tempRAM[39][2]~feeder_combout ;
wire \RAM_1|tempRAM[39][2]~q ;
wire \RAM_1|tempRAM[38][2]~feeder_combout ;
wire \RAM_1|tempRAM[38][2]~q ;
wire \RAM_1|tempRAM[34][2]~q ;
wire \RAM_1|Mux1~0_combout ;
wire \RAM_1|Mux1~1_combout ;
wire \RAM_1|tempRAM[22][2]~feeder_combout ;
wire \RAM_1|tempRAM[22][2]~q ;
wire \RAM_1|tempRAM[23][2]~q ;
wire \RAM_1|tempRAM[19][2]~feeder_combout ;
wire \RAM_1|tempRAM[19][2]~q ;
wire \RAM_1|tempRAM[18][2]~q ;
wire \RAM_1|Mux1~2_combout ;
wire \RAM_1|Mux1~3_combout ;
wire \RAM_1|tempRAM[3][2]~feeder_combout ;
wire \RAM_1|tempRAM[3][2]~q ;
wire \RAM_1|tempRAM[7][2]~q ;
wire \RAM_1|tempRAM[6][2]~feeder_combout ;
wire \RAM_1|tempRAM[6][2]~q ;
wire \RAM_1|tempRAM[2][2]~q ;
wire \RAM_1|Mux1~4_combout ;
wire \RAM_1|Mux1~5_combout ;
wire \RAM_1|Mux1~6_combout ;
wire \RAM_1|Mux1~9_combout ;
wire \RAM_1|tempRAM[47][2]~feeder_combout ;
wire \RAM_1|tempRAM[47][2]~q ;
wire \RAM_1|tempRAM[46][2]~feeder_combout ;
wire \RAM_1|tempRAM[46][2]~q ;
wire \RAM_1|tempRAM[15][2]~feeder_combout ;
wire \RAM_1|tempRAM[15][2]~q ;
wire \RAM_1|tempRAM[14][2]~q ;
wire \RAM_1|Mux1~31_combout ;
wire \RAM_1|Mux1~32_combout ;
wire \RAM_1|tempRAM[31][2]~feeder_combout ;
wire \RAM_1|tempRAM[31][2]~q ;
wire \RAM_1|tempRAM[63][2]~feeder_combout ;
wire \RAM_1|tempRAM[63][2]~q ;
wire \RAM_1|tempRAM[62][2]~feeder_combout ;
wire \RAM_1|tempRAM[62][2]~q ;
wire \RAM_1|tempRAM[30][2]~q ;
wire \RAM_1|Mux1~38_combout ;
wire \RAM_1|Mux1~39_combout ;
wire \RAM_1|tempRAM[59][2]~feeder_combout ;
wire \RAM_1|tempRAM[59][2]~q ;
wire \RAM_1|tempRAM[27][2]~feeder_combout ;
wire \RAM_1|tempRAM[27][2]~q ;
wire \RAM_1|tempRAM[58][2]~feeder_combout ;
wire \RAM_1|tempRAM[58][2]~q ;
wire \RAM_1|tempRAM[26][2]~q ;
wire \RAM_1|Mux1~33_combout ;
wire \RAM_1|Mux1~34_combout ;
wire \RAM_1|tempRAM[42][2]~feeder_combout ;
wire \RAM_1|tempRAM[42][2]~q ;
wire \RAM_1|tempRAM[43][2]~q ;
wire \RAM_1|tempRAM[11][2]~feeder_combout ;
wire \RAM_1|tempRAM[11][2]~q ;
wire \RAM_1|tempRAM[10][2]~q ;
wire \RAM_1|Mux1~35_combout ;
wire \RAM_1|Mux1~36_combout ;
wire \RAM_1|Mux1~37_combout ;
wire \RAM_1|Mux1~40_combout ;
wire \RAM_1|tempRAM[20][2]~feeder_combout ;
wire \RAM_1|tempRAM[20][2]~q ;
wire \RAM_1|tempRAM[21][2]~q ;
wire \RAM_1|tempRAM[17][2]~feeder_combout ;
wire \RAM_1|tempRAM[17][2]~q ;
wire \RAM_1|tempRAM[16][2]~q ;
wire \RAM_1|Mux1~20_combout ;
wire \RAM_1|Mux1~21_combout ;
wire \RAM_1|tempRAM[52][2]~feeder_combout ;
wire \RAM_1|tempRAM[52][2]~q ;
wire \RAM_1|tempRAM[53][2]~q ;
wire \RAM_1|tempRAM[49][2]~feeder_combout ;
wire \RAM_1|tempRAM[49][2]~q ;
wire \RAM_1|tempRAM[48][2]~q ;
wire \RAM_1|Mux1~27_combout ;
wire \RAM_1|Mux1~28_combout ;
wire \RAM_1|tempRAM[1][2]~feeder_combout ;
wire \RAM_1|tempRAM[1][2]~q ;
wire \RAM_1|tempRAM[5][2]~q ;
wire \RAM_1|tempRAM[4][2]~feeder_combout ;
wire \RAM_1|tempRAM[4][2]~q ;
wire \RAM_1|tempRAM[0][2]~q ;
wire \RAM_1|Mux1~24_combout ;
wire \RAM_1|Mux1~25_combout ;
wire \RAM_1|tempRAM[33][2]~feeder_combout ;
wire \RAM_1|tempRAM[33][2]~q ;
wire \RAM_1|tempRAM[37][2]~q ;
wire \RAM_1|tempRAM[36][2]~feeder_combout ;
wire \RAM_1|tempRAM[36][2]~q ;
wire \RAM_1|tempRAM[32][2]~q ;
wire \RAM_1|Mux1~22_combout ;
wire \RAM_1|Mux1~23_combout ;
wire \RAM_1|Mux1~26_combout ;
wire \RAM_1|Mux1~29_combout ;
wire \RAM_1|tempRAM[24][2]~feeder_combout ;
wire \RAM_1|tempRAM[24][2]~q ;
wire \RAM_1|tempRAM[28][2]~q ;
wire \RAM_1|tempRAM[12][2]~feeder_combout ;
wire \RAM_1|tempRAM[12][2]~q ;
wire \RAM_1|tempRAM[8][2]~q ;
wire \RAM_1|Mux1~14_combout ;
wire \RAM_1|Mux1~15_combout ;
wire \RAM_1|tempRAM[25][2]~feeder_combout ;
wire \RAM_1|tempRAM[25][2]~q ;
wire \RAM_1|tempRAM[13][2]~feeder_combout ;
wire \RAM_1|tempRAM[13][2]~q ;
wire \RAM_1|tempRAM[9][2]~q ;
wire \RAM_1|Mux1~12_combout ;
wire \RAM_1|tempRAM[29][2]~q ;
wire \RAM_1|Mux1~13_combout ;
wire \RAM_1|Mux1~16_combout ;
wire \RAM_1|tempRAM[56][2]~feeder_combout ;
wire \RAM_1|tempRAM[56][2]~q ;
wire \RAM_1|tempRAM[60][2]~q ;
wire \RAM_1|tempRAM[44][2]~feeder_combout ;
wire \RAM_1|tempRAM[44][2]~q ;
wire \RAM_1|tempRAM[40][2]~q ;
wire \RAM_1|Mux1~10_combout ;
wire \RAM_1|Mux1~11_combout ;
wire \RAM_1|tempRAM[57][2]~feeder_combout ;
wire \RAM_1|tempRAM[57][2]~q ;
wire \RAM_1|tempRAM[61][2]~q ;
wire \RAM_1|tempRAM[45][2]~feeder_combout ;
wire \RAM_1|tempRAM[45][2]~q ;
wire \RAM_1|tempRAM[41][2]~q ;
wire \RAM_1|Mux1~17_combout ;
wire \RAM_1|Mux1~18_combout ;
wire \RAM_1|Mux1~19_combout ;
wire \RAM_1|Mux1~30_combout ;
wire \RAM_1|Mux1~41_combout ;
wire \RAM_1|tempRAM[121][2]~feeder_combout ;
wire \RAM_1|tempRAM[121][2]~q ;
wire \RAM_1|tempRAM[113][2]~feeder_combout ;
wire \RAM_1|tempRAM[113][2]~q ;
wire \RAM_1|tempRAM[120][2]~feeder_combout ;
wire \RAM_1|tempRAM[120][2]~q ;
wire \RAM_1|tempRAM[112][2]~q ;
wire \RAM_1|Mux1~77_combout ;
wire \RAM_1|Mux1~78_combout ;
wire \RAM_1|tempRAM[122][2]~feeder_combout ;
wire \RAM_1|tempRAM[122][2]~q ;
wire \RAM_1|tempRAM[123][2]~q ;
wire \RAM_1|tempRAM[115][2]~feeder_combout ;
wire \RAM_1|tempRAM[115][2]~q ;
wire \RAM_1|tempRAM[114][2]~q ;
wire \RAM_1|Mux1~75_combout ;
wire \RAM_1|Mux1~76_combout ;
wire \RAM_1|Mux1~79_combout ;
wire \RAM_1|tempRAM[126][2]~feeder_combout ;
wire \RAM_1|tempRAM[126][2]~q ;
wire \RAM_1|tempRAM[127][2]~q ;
wire \RAM_1|tempRAM[119][2]~feeder_combout ;
wire \RAM_1|tempRAM[119][2]~q ;
wire \RAM_1|tempRAM[118][2]~q ;
wire \RAM_1|Mux1~80_combout ;
wire \RAM_1|Mux1~81_combout ;
wire \RAM_1|tempRAM[117][2]~feeder_combout ;
wire \RAM_1|tempRAM[117][2]~q ;
wire \RAM_1|tempRAM[125][2]~q ;
wire \RAM_1|tempRAM[124][2]~feeder_combout ;
wire \RAM_1|tempRAM[124][2]~q ;
wire \RAM_1|tempRAM[116][2]~q ;
wire \RAM_1|Mux1~73_combout ;
wire \RAM_1|Mux1~74_combout ;
wire \RAM_1|Mux1~82_combout ;
wire \RAM_1|tempRAM[91][2]~feeder_combout ;
wire \RAM_1|tempRAM[91][2]~q ;
wire \RAM_1|tempRAM[89][2]~q ;
wire \RAM_1|tempRAM[81][2]~q ;
wire \RAM_1|tempRAM[83][2]~feeder_combout ;
wire \RAM_1|tempRAM[83][2]~q ;
wire \RAM_1|Mux1~42_combout ;
wire \RAM_1|Mux1~43_combout ;
wire \RAM_1|tempRAM[87][2]~feeder_combout ;
wire \RAM_1|tempRAM[87][2]~q ;
wire \RAM_1|tempRAM[95][2]~q ;
wire \RAM_1|tempRAM[93][2]~feeder_combout ;
wire \RAM_1|tempRAM[93][2]~q ;
wire \RAM_1|tempRAM[85][2]~q ;
wire \RAM_1|Mux1~49_combout ;
wire \RAM_1|Mux1~50_combout ;
wire \RAM_1|tempRAM[88][2]~feeder_combout ;
wire \RAM_1|tempRAM[88][2]~q ;
wire \RAM_1|tempRAM[82][2]~feeder_combout ;
wire \RAM_1|tempRAM[82][2]~q ;
wire \RAM_1|tempRAM[80][2]~q ;
wire \RAM_1|Mux1~46_combout ;
wire \RAM_1|tempRAM[90][2]~feeder_combout ;
wire \RAM_1|tempRAM[90][2]~q ;
wire \RAM_1|Mux1~47_combout ;
wire \RAM_1|tempRAM[86][2]~feeder_combout ;
wire \RAM_1|tempRAM[86][2]~q ;
wire \RAM_1|tempRAM[94][2]~q ;
wire \RAM_1|tempRAM[84][2]~q ;
wire \RAM_1|tempRAM[92][2]~feeder_combout ;
wire \RAM_1|tempRAM[92][2]~q ;
wire \RAM_1|Mux1~44_combout ;
wire \RAM_1|Mux1~45_combout ;
wire \RAM_1|Mux1~48_combout ;
wire \RAM_1|Mux1~51_combout ;
wire \RAM_1|tempRAM[70][2]~feeder_combout ;
wire \RAM_1|tempRAM[70][2]~q ;
wire \RAM_1|tempRAM[78][2]~feeder_combout ;
wire \RAM_1|tempRAM[78][2]~q ;
wire \RAM_1|tempRAM[68][2]~q ;
wire \RAM_1|tempRAM[76][2]~feeder_combout ;
wire \RAM_1|tempRAM[76][2]~q ;
wire \RAM_1|Mux1~62_combout ;
wire \RAM_1|Mux1~63_combout ;
wire \RAM_1|tempRAM[71][2]~feeder_combout ;
wire \RAM_1|tempRAM[71][2]~q ;
wire \RAM_1|tempRAM[79][2]~q ;
wire \RAM_1|tempRAM[69][2]~q ;
wire \RAM_1|tempRAM[77][2]~feeder_combout ;
wire \RAM_1|tempRAM[77][2]~q ;
wire \RAM_1|Mux1~69_combout ;
wire \RAM_1|Mux1~70_combout ;
wire \RAM_1|tempRAM[72][2]~feeder_combout ;
wire \RAM_1|tempRAM[72][2]~q ;
wire \RAM_1|tempRAM[74][2]~q ;
wire \RAM_1|tempRAM[64][2]~q ;
wire \RAM_1|tempRAM[66][2]~feeder_combout ;
wire \RAM_1|tempRAM[66][2]~q ;
wire \RAM_1|Mux1~66_combout ;
wire \RAM_1|Mux1~67_combout ;
wire \RAM_1|tempRAM[73][2]~feeder_combout ;
wire \RAM_1|tempRAM[73][2]~q ;
wire \RAM_1|tempRAM[75][2]~feeder_combout ;
wire \RAM_1|tempRAM[75][2]~q ;
wire \RAM_1|tempRAM[67][2]~feeder_combout ;
wire \RAM_1|tempRAM[67][2]~q ;
wire \RAM_1|tempRAM[65][2]~q ;
wire \RAM_1|Mux1~64_combout ;
wire \RAM_1|Mux1~65_combout ;
wire \RAM_1|Mux1~68_combout ;
wire \RAM_1|Mux1~71_combout ;
wire \RAM_1|tempRAM[106][2]~feeder_combout ;
wire \RAM_1|tempRAM[106][2]~q ;
wire \RAM_1|tempRAM[110][2]~q ;
wire \RAM_1|tempRAM[108][2]~feeder_combout ;
wire \RAM_1|tempRAM[108][2]~q ;
wire \RAM_1|tempRAM[104][2]~q ;
wire \RAM_1|Mux1~52_combout ;
wire \RAM_1|Mux1~53_combout ;
wire \RAM_1|tempRAM[107][2]~feeder_combout ;
wire \RAM_1|tempRAM[107][2]~q ;
wire \RAM_1|tempRAM[111][2]~q ;
wire \RAM_1|tempRAM[105][2]~q ;
wire \RAM_1|tempRAM[109][2]~feeder_combout ;
wire \RAM_1|tempRAM[109][2]~q ;
wire \RAM_1|Mux1~59_combout ;
wire \RAM_1|Mux1~60_combout ;
wire \RAM_1|tempRAM[100][2]~feeder_combout ;
wire \RAM_1|tempRAM[100][2]~q ;
wire \RAM_1|tempRAM[102][2]~q ;
wire \RAM_1|tempRAM[98][2]~feeder_combout ;
wire \RAM_1|tempRAM[98][2]~q ;
wire \RAM_1|tempRAM[96][2]~q ;
wire \RAM_1|Mux1~56_combout ;
wire \RAM_1|Mux1~57_combout ;
wire \RAM_1|tempRAM[101][2]~feeder_combout ;
wire \RAM_1|tempRAM[101][2]~q ;
wire \RAM_1|tempRAM[103][2]~q ;
wire \RAM_1|tempRAM[99][2]~feeder_combout ;
wire \RAM_1|tempRAM[99][2]~q ;
wire \RAM_1|tempRAM[97][2]~q ;
wire \RAM_1|Mux1~54_combout ;
wire \RAM_1|Mux1~55_combout ;
wire \RAM_1|Mux1~58_combout ;
wire \RAM_1|Mux1~61_combout ;
wire \RAM_1|Mux1~72_combout ;
wire \RAM_1|Mux1~83_combout ;
wire \RAM_1|dataOut[2]~2_combout ;
wire \RAM_1|tempRAM[128][2]~feeder_combout ;
wire \RAM_1|tempRAM[128][2]~q ;
wire \leds[2]~reg0feeder_combout ;
wire \leds[2]~reg0_q ;
wire \valIn[3]~feeder_combout ;
wire \RAM_1|tempRAM[61][3]~feeder_combout ;
wire \RAM_1|tempRAM[61][3]~q ;
wire \RAM_1|tempRAM[63][3]~feeder_combout ;
wire \RAM_1|tempRAM[63][3]~q ;
wire \RAM_1|tempRAM[55][3]~feeder_combout ;
wire \RAM_1|tempRAM[55][3]~q ;
wire \RAM_1|tempRAM[53][3]~q ;
wire \RAM_1|Mux0~38_combout ;
wire \RAM_1|Mux0~39_combout ;
wire \RAM_1|tempRAM[29][3]~feeder_combout ;
wire \RAM_1|tempRAM[29][3]~q ;
wire \RAM_1|tempRAM[31][3]~q ;
wire \RAM_1|tempRAM[23][3]~feeder_combout ;
wire \RAM_1|tempRAM[23][3]~q ;
wire \RAM_1|tempRAM[21][3]~q ;
wire \RAM_1|Mux0~33_combout ;
wire \RAM_1|Mux0~34_combout ;
wire \RAM_1|tempRAM[7][3]~feeder_combout ;
wire \RAM_1|tempRAM[7][3]~q ;
wire \RAM_1|tempRAM[15][3]~q ;
wire \RAM_1|tempRAM[5][3]~feeder_combout ;
wire \RAM_1|tempRAM[5][3]~q ;
wire \RAM_1|tempRAM[13][3]~q ;
wire \RAM_1|Mux0~35_combout ;
wire \RAM_1|Mux0~36_combout ;
wire \RAM_1|Mux0~37_combout ;
wire \RAM_1|tempRAM[47][3]~feeder_combout ;
wire \RAM_1|tempRAM[47][3]~q ;
wire \RAM_1|tempRAM[39][3]~q ;
wire \RAM_1|tempRAM[37][3]~q ;
wire \RAM_1|tempRAM[45][3]~feeder_combout ;
wire \RAM_1|tempRAM[45][3]~q ;
wire \RAM_1|Mux0~31_combout ;
wire \RAM_1|Mux0~32_combout ;
wire \RAM_1|Mux0~40_combout ;
wire \RAM_1|tempRAM[30][3]~feeder_combout ;
wire \RAM_1|tempRAM[30][3]~q ;
wire \RAM_1|tempRAM[62][3]~q ;
wire \RAM_1|tempRAM[46][3]~feeder_combout ;
wire \RAM_1|tempRAM[46][3]~q ;
wire \RAM_1|tempRAM[14][3]~q ;
wire \RAM_1|Mux0~7_combout ;
wire \RAM_1|Mux0~8_combout ;
wire \RAM_1|tempRAM[54][3]~feeder_combout ;
wire \RAM_1|tempRAM[54][3]~q ;
wire \RAM_1|tempRAM[38][3]~q ;
wire \RAM_1|tempRAM[22][3]~feeder_combout ;
wire \RAM_1|tempRAM[22][3]~q ;
wire \RAM_1|tempRAM[6][3]~q ;
wire \RAM_1|Mux0~0_combout ;
wire \RAM_1|Mux0~1_combout ;
wire \RAM_1|tempRAM[28][3]~feeder_combout ;
wire \RAM_1|tempRAM[28][3]~q ;
wire \RAM_1|tempRAM[60][3]~q ;
wire \RAM_1|tempRAM[12][3]~q ;
wire \RAM_1|tempRAM[44][3]~feeder_combout ;
wire \RAM_1|tempRAM[44][3]~q ;
wire \RAM_1|Mux0~2_combout ;
wire \RAM_1|Mux0~3_combout ;
wire \RAM_1|tempRAM[36][3]~feeder_combout ;
wire \RAM_1|tempRAM[36][3]~q ;
wire \RAM_1|tempRAM[52][3]~q ;
wire \RAM_1|tempRAM[20][3]~feeder_combout ;
wire \RAM_1|tempRAM[20][3]~q ;
wire \RAM_1|tempRAM[4][3]~q ;
wire \RAM_1|Mux0~4_combout ;
wire \RAM_1|Mux0~5_combout ;
wire \RAM_1|Mux0~6_combout ;
wire \RAM_1|Mux0~9_combout ;
wire \RAM_1|tempRAM[50][3]~feeder_combout ;
wire \RAM_1|tempRAM[50][3]~q ;
wire \RAM_1|tempRAM[18][3]~feeder_combout ;
wire \RAM_1|tempRAM[18][3]~q ;
wire \RAM_1|tempRAM[2][3]~q ;
wire \RAM_1|Mux0~20_combout ;
wire \RAM_1|tempRAM[34][3]~feeder_combout ;
wire \RAM_1|tempRAM[34][3]~q ;
wire \RAM_1|Mux0~21_combout ;
wire \RAM_1|tempRAM[26][3]~feeder_combout ;
wire \RAM_1|tempRAM[26][3]~q ;
wire \RAM_1|tempRAM[58][3]~q ;
wire \RAM_1|tempRAM[42][3]~feeder_combout ;
wire \RAM_1|tempRAM[42][3]~q ;
wire \RAM_1|tempRAM[10][3]~q ;
wire \RAM_1|Mux0~27_combout ;
wire \RAM_1|Mux0~28_combout ;
wire \RAM_1|tempRAM[8][3]~q ;
wire \RAM_1|tempRAM[40][3]~feeder_combout ;
wire \RAM_1|tempRAM[40][3]~q ;
wire \RAM_1|Mux0~22_combout ;
wire \RAM_1|tempRAM[56][3]~q ;
wire \RAM_1|tempRAM[24][3]~feeder_combout ;
wire \RAM_1|tempRAM[24][3]~q ;
wire \RAM_1|Mux0~23_combout ;
wire \RAM_1|tempRAM[32][3]~feeder_combout ;
wire \RAM_1|tempRAM[32][3]~q ;
wire \RAM_1|tempRAM[48][3]~q ;
wire \RAM_1|tempRAM[16][3]~feeder_combout ;
wire \RAM_1|tempRAM[16][3]~q ;
wire \RAM_1|tempRAM[0][3]~q ;
wire \RAM_1|Mux0~24_combout ;
wire \RAM_1|Mux0~25_combout ;
wire \RAM_1|Mux0~26_combout ;
wire \RAM_1|Mux0~29_combout ;
wire \RAM_1|tempRAM[25][3]~feeder_combout ;
wire \RAM_1|tempRAM[25][3]~q ;
wire \RAM_1|tempRAM[41][3]~feeder_combout ;
wire \RAM_1|tempRAM[41][3]~q ;
wire \RAM_1|tempRAM[9][3]~q ;
wire \RAM_1|Mux0~10_combout ;
wire \RAM_1|tempRAM[57][3]~feeder_combout ;
wire \RAM_1|tempRAM[57][3]~q ;
wire \RAM_1|Mux0~11_combout ;
wire \RAM_1|tempRAM[33][3]~feeder_combout ;
wire \RAM_1|tempRAM[33][3]~q ;
wire \RAM_1|tempRAM[49][3]~q ;
wire \RAM_1|tempRAM[17][3]~feeder_combout ;
wire \RAM_1|tempRAM[17][3]~q ;
wire \RAM_1|tempRAM[1][3]~q ;
wire \RAM_1|Mux0~14_combout ;
wire \RAM_1|Mux0~15_combout ;
wire \RAM_1|tempRAM[35][3]~feeder_combout ;
wire \RAM_1|tempRAM[35][3]~q ;
wire \RAM_1|tempRAM[51][3]~feeder_combout ;
wire \RAM_1|tempRAM[51][3]~q ;
wire \RAM_1|tempRAM[3][3]~q ;
wire \RAM_1|tempRAM[19][3]~feeder_combout ;
wire \RAM_1|tempRAM[19][3]~q ;
wire \RAM_1|Mux0~12_combout ;
wire \RAM_1|Mux0~13_combout ;
wire \RAM_1|Mux0~16_combout ;
wire \RAM_1|tempRAM[27][3]~feeder_combout ;
wire \RAM_1|tempRAM[27][3]~q ;
wire \RAM_1|tempRAM[59][3]~q ;
wire \RAM_1|tempRAM[43][3]~feeder_combout ;
wire \RAM_1|tempRAM[43][3]~q ;
wire \RAM_1|tempRAM[11][3]~q ;
wire \RAM_1|Mux0~17_combout ;
wire \RAM_1|Mux0~18_combout ;
wire \RAM_1|Mux0~19_combout ;
wire \RAM_1|Mux0~30_combout ;
wire \RAM_1|Mux0~41_combout ;
wire \RAM_1|tempRAM[95][3]~feeder_combout ;
wire \RAM_1|tempRAM[95][3]~q ;
wire \RAM_1|tempRAM[127][3]~q ;
wire \RAM_1|tempRAM[94][3]~q ;
wire \RAM_1|tempRAM[126][3]~feeder_combout ;
wire \RAM_1|tempRAM[126][3]~q ;
wire \RAM_1|Mux0~80_combout ;
wire \RAM_1|Mux0~81_combout ;
wire \RAM_1|tempRAM[110][3]~feeder_combout ;
wire \RAM_1|tempRAM[110][3]~q ;
wire \RAM_1|tempRAM[111][3]~q ;
wire \RAM_1|tempRAM[78][3]~q ;
wire \RAM_1|tempRAM[79][3]~feeder_combout ;
wire \RAM_1|tempRAM[79][3]~q ;
wire \RAM_1|Mux0~73_combout ;
wire \RAM_1|Mux0~74_combout ;
wire \RAM_1|tempRAM[106][3]~feeder_combout ;
wire \RAM_1|tempRAM[106][3]~q ;
wire \RAM_1|tempRAM[107][3]~feeder_combout ;
wire \RAM_1|tempRAM[107][3]~q ;
wire \RAM_1|tempRAM[74][3]~q ;
wire \RAM_1|tempRAM[75][3]~feeder_combout ;
wire \RAM_1|tempRAM[75][3]~q ;
wire \RAM_1|Mux0~77_combout ;
wire \RAM_1|Mux0~78_combout ;
wire \RAM_1|tempRAM[91][3]~feeder_combout ;
wire \RAM_1|tempRAM[91][3]~q ;
wire \RAM_1|tempRAM[123][3]~q ;
wire \RAM_1|tempRAM[122][3]~feeder_combout ;
wire \RAM_1|tempRAM[122][3]~q ;
wire \RAM_1|tempRAM[90][3]~q ;
wire \RAM_1|Mux0~75_combout ;
wire \RAM_1|Mux0~76_combout ;
wire \RAM_1|Mux0~79_combout ;
wire \RAM_1|Mux0~82_combout ;
wire \RAM_1|tempRAM[93][3]~feeder_combout ;
wire \RAM_1|tempRAM[93][3]~q ;
wire \RAM_1|tempRAM[77][3]~q ;
wire \RAM_1|tempRAM[73][3]~feeder_combout ;
wire \RAM_1|tempRAM[73][3]~q ;
wire \RAM_1|tempRAM[89][3]~feeder_combout ;
wire \RAM_1|tempRAM[89][3]~q ;
wire \RAM_1|Mux0~42_combout ;
wire \RAM_1|Mux0~43_combout ;
wire \RAM_1|tempRAM[121][3]~feeder_combout ;
wire \RAM_1|tempRAM[121][3]~q ;
wire \RAM_1|tempRAM[125][3]~q ;
wire \RAM_1|tempRAM[105][3]~q ;
wire \RAM_1|tempRAM[109][3]~feeder_combout ;
wire \RAM_1|tempRAM[109][3]~q ;
wire \RAM_1|Mux0~49_combout ;
wire \RAM_1|Mux0~50_combout ;
wire \RAM_1|tempRAM[120][3]~feeder_combout ;
wire \RAM_1|tempRAM[120][3]~q ;
wire \RAM_1|tempRAM[124][3]~q ;
wire \RAM_1|tempRAM[108][3]~feeder_combout ;
wire \RAM_1|tempRAM[108][3]~q ;
wire \RAM_1|tempRAM[104][3]~q ;
wire \RAM_1|Mux0~44_combout ;
wire \RAM_1|Mux0~45_combout ;
wire \RAM_1|tempRAM[88][3]~feeder_combout ;
wire \RAM_1|tempRAM[88][3]~q ;
wire \RAM_1|tempRAM[92][3]~q ;
wire \RAM_1|tempRAM[76][3]~feeder_combout ;
wire \RAM_1|tempRAM[76][3]~q ;
wire \RAM_1|tempRAM[72][3]~q ;
wire \RAM_1|Mux0~46_combout ;
wire \RAM_1|Mux0~47_combout ;
wire \RAM_1|Mux0~48_combout ;
wire \RAM_1|Mux0~51_combout ;
wire \RAM_1|tempRAM[118][3]~feeder_combout ;
wire \RAM_1|tempRAM[118][3]~q ;
wire \RAM_1|tempRAM[119][3]~q ;
wire \RAM_1|tempRAM[115][3]~feeder_combout ;
wire \RAM_1|tempRAM[115][3]~q ;
wire \RAM_1|tempRAM[114][3]~q ;
wire \RAM_1|Mux0~59_combout ;
wire \RAM_1|Mux0~60_combout ;
wire \RAM_1|tempRAM[99][3]~feeder_combout ;
wire \RAM_1|tempRAM[99][3]~q ;
wire \RAM_1|tempRAM[103][3]~q ;
wire \RAM_1|tempRAM[102][3]~feeder_combout ;
wire \RAM_1|tempRAM[102][3]~q ;
wire \RAM_1|tempRAM[98][3]~q ;
wire \RAM_1|Mux0~52_combout ;
wire \RAM_1|Mux0~53_combout ;
wire \RAM_1|tempRAM[67][3]~feeder_combout ;
wire \RAM_1|tempRAM[67][3]~q ;
wire \RAM_1|tempRAM[71][3]~q ;
wire \RAM_1|tempRAM[70][3]~feeder_combout ;
wire \RAM_1|tempRAM[70][3]~q ;
wire \RAM_1|tempRAM[66][3]~q ;
wire \RAM_1|Mux0~56_combout ;
wire \RAM_1|Mux0~57_combout ;
wire \RAM_1|tempRAM[86][3]~feeder_combout ;
wire \RAM_1|tempRAM[86][3]~q ;
wire \RAM_1|tempRAM[87][3]~q ;
wire \RAM_1|tempRAM[83][3]~feeder_combout ;
wire \RAM_1|tempRAM[83][3]~q ;
wire \RAM_1|tempRAM[82][3]~q ;
wire \RAM_1|Mux0~54_combout ;
wire \RAM_1|Mux0~55_combout ;
wire \RAM_1|Mux0~58_combout ;
wire \RAM_1|Mux0~61_combout ;
wire \RAM_1|tempRAM[84][3]~feeder_combout ;
wire \RAM_1|tempRAM[84][3]~q ;
wire \RAM_1|tempRAM[85][3]~q ;
wire \RAM_1|tempRAM[80][3]~q ;
wire \RAM_1|tempRAM[81][3]~feeder_combout ;
wire \RAM_1|tempRAM[81][3]~q ;
wire \RAM_1|Mux0~62_combout ;
wire \RAM_1|Mux0~63_combout ;
wire \RAM_1|tempRAM[116][3]~feeder_combout ;
wire \RAM_1|tempRAM[116][3]~q ;
wire \RAM_1|tempRAM[117][3]~q ;
wire \RAM_1|tempRAM[113][3]~feeder_combout ;
wire \RAM_1|tempRAM[113][3]~q ;
wire \RAM_1|tempRAM[112][3]~q ;
wire \RAM_1|Mux0~69_combout ;
wire \RAM_1|Mux0~70_combout ;
wire \RAM_1|tempRAM[65][3]~feeder_combout ;
wire \RAM_1|tempRAM[65][3]~q ;
wire \RAM_1|tempRAM[69][3]~q ;
wire \RAM_1|tempRAM[64][3]~q ;
wire \RAM_1|tempRAM[68][3]~feeder_combout ;
wire \RAM_1|tempRAM[68][3]~q ;
wire \RAM_1|Mux0~66_combout ;
wire \RAM_1|Mux0~67_combout ;
wire \RAM_1|tempRAM[97][3]~feeder_combout ;
wire \RAM_1|tempRAM[97][3]~q ;
wire \RAM_1|tempRAM[101][3]~q ;
wire \RAM_1|tempRAM[100][3]~feeder_combout ;
wire \RAM_1|tempRAM[100][3]~q ;
wire \RAM_1|tempRAM[96][3]~q ;
wire \RAM_1|Mux0~64_combout ;
wire \RAM_1|Mux0~65_combout ;
wire \RAM_1|Mux0~68_combout ;
wire \RAM_1|Mux0~71_combout ;
wire \RAM_1|Mux0~72_combout ;
wire \RAM_1|Mux0~83_combout ;
wire \RAM_1|dataOut[3]~3_combout ;
wire \RAM_1|tempRAM[128][3]~feeder_combout ;
wire \RAM_1|tempRAM[128][3]~q ;
wire \leds[3]~1_combout ;
wire \leds[3]~reg0_q ;
wire [31:0] count;
wire [3:0] valIn;
wire [3:0] \RAM_1|dataOut ;
wire [31:0] memDirection;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \leds[0]~output (
	.i(\leds[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \leds[1]~output (
	.i(!\leds[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \leds[2]~output (
	.i(!\leds[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \leds[3]~output (
	.i(\leds[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = count[0] $ (VCC)
// \Add0~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \count~12 (
// Equation(s):
// \count~12_combout  = (\Add0~0_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~12_combout ),
	.cout());
// synopsys translate_off
defparam \count~12 .lut_mask = 16'h30F0;
defparam \count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~12_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[1] & (!\Add0~1 )) # (!count[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[1]))

	.dataa(gnd),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[2] & (\Add0~3  $ (GND))) # (!count[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[3] & (!\Add0~5 )) # (!count[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[3]))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (count[4] & (\Add0~7  $ (GND))) # (!count[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((count[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \count~11 (
// Equation(s):
// \count~11_combout  = (\Add0~8_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~11_combout ),
	.cout());
// synopsys translate_off
defparam \count~11 .lut_mask = 16'h30F0;
defparam \count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (count[5] & (!\Add0~9 )) # (!count[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!count[5]))

	.dataa(count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (count[6] & (\Add0~11  $ (GND))) # (!count[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((count[6] & !\Add0~11 ))

	.dataa(count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \count~10 (
// Equation(s):
// \count~10_combout  = (\Add0~12_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(\Add0~12_combout ),
	.datab(\Equal0~9_combout ),
	.datac(gnd),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~10_combout ),
	.cout());
// synopsys translate_off
defparam \count~10 .lut_mask = 16'h22AA;
defparam \count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (count[7] & (!\Add0~13 )) # (!count[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!count[7]))

	.dataa(gnd),
	.datab(count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \count~9 (
// Equation(s):
// \count~9_combout  = (\Add0~14_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~9_combout ),
	.cout());
// synopsys translate_off
defparam \count~9 .lut_mask = 16'h30F0;
defparam \count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!count[5] & (count[6] & (count[7] & count[4])))

	.dataa(count[5]),
	.datab(count[6]),
	.datac(count[7]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h4000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!count[0] & (!count[2] & (!count[3] & !count[1])))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (count[8] & (\Add0~15  $ (GND))) # (!count[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((count[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (count[9] & (!\Add0~17 )) # (!count[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!count[9]))

	.dataa(gnd),
	.datab(count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (count[10] & (\Add0~19  $ (GND))) # (!count[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((count[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \count~8 (
// Equation(s):
// \count~8_combout  = (\Add0~20_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Add0~20_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~8_combout ),
	.cout());
// synopsys translate_off
defparam \count~8 .lut_mask = 16'h30F0;
defparam \count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (count[11] & (!\Add0~21 )) # (!count[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!count[11]))

	.dataa(gnd),
	.datab(count[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \count~7 (
// Equation(s):
// \count~7_combout  = (\Add0~22_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\count~7_combout ),
	.cout());
// synopsys translate_off
defparam \count~7 .lut_mask = 16'h3F00;
defparam \count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (count[12] & (\Add0~23  $ (GND))) # (!count[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((count[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \count~6 (
// Equation(s):
// \count~6_combout  = (\Add0~24_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Add0~24_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\count~6_combout ),
	.cout());
// synopsys translate_off
defparam \count~6 .lut_mask = 16'h30F0;
defparam \count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (count[13] & (!\Add0~25 )) # (!count[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!count[13]))

	.dataa(count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \count~5 (
// Equation(s):
// \count~5_combout  = (\Add0~26_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~26_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\count~5_combout ),
	.cout());
// synopsys translate_off
defparam \count~5 .lut_mask = 16'h30F0;
defparam \count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (count[14] & (\Add0~27  $ (GND))) # (!count[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((count[14] & !\Add0~27 ))

	.dataa(count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \count~4 (
// Equation(s):
// \count~4_combout  = (\Add0~28_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\count~4_combout ),
	.cout());
// synopsys translate_off
defparam \count~4 .lut_mask = 16'h3F00;
defparam \count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (count[15] & (!\Add0~29 )) # (!count[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!count[15]))

	.dataa(count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (count[12] & (count[13] & (count[14] & !count[15])))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[15]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0080;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!count[8] & (count[11] & (!count[9] & count[10])))

	.dataa(count[8]),
	.datab(count[11]),
	.datac(count[9]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0400;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~7_combout  & (\Equal0~8_combout  & (\Equal0~5_combout  & \Equal0~6_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (count[16] & (\Add0~31  $ (GND))) # (!count[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((count[16] & !\Add0~31 ))

	.dataa(count[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hA50A;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \count~3 (
// Equation(s):
// \count~3_combout  = (\Add0~32_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~32_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\count~3_combout ),
	.cout());
// synopsys translate_off
defparam \count~3 .lut_mask = 16'h30F0;
defparam \count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (count[17] & (!\Add0~33 )) # (!count[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!count[17]))

	.dataa(gnd),
	.datab(count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\Add0~34_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Add0~34_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'h3F00;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (count[18] & (\Add0~35  $ (GND))) # (!count[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((count[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (count[19] & (!\Add0~37 )) # (!count[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!count[19]))

	.dataa(gnd),
	.datab(count[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (\Add0~38_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Add0~38_combout ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h3F00;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (count[20] & (\Add0~39  $ (GND))) # (!count[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((count[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (count[21] & (!\Add0~41 )) # (!count[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!count[21]))

	.dataa(count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (\Add0~42_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(\Equal0~9_combout ),
	.datab(\Equal0~4_combout ),
	.datac(gnd),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h7700;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (count[22] & (\Add0~43  $ (GND))) # (!count[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((count[22] & !\Add0~43 ))

	.dataa(count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (count[23] & (!\Add0~45 )) # (!count[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!count[23]))

	.dataa(gnd),
	.datab(count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count[23] .is_wysiwyg = "true";
defparam \count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (count[24] & (\Add0~47  $ (GND))) # (!count[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((count[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count[24] .is_wysiwyg = "true";
defparam \count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (count[25] & (!\Add0~49 )) # (!count[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!count[25]))

	.dataa(gnd),
	.datab(count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count[25] .is_wysiwyg = "true";
defparam \count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (count[26] & (\Add0~51  $ (GND))) # (!count[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((count[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count[26] .is_wysiwyg = "true";
defparam \count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (count[27] & (!\Add0~53 )) # (!count[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!count[27]))

	.dataa(count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count[27] .is_wysiwyg = "true";
defparam \count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!count[24] & (!count[26] & (!count[27] & !count[25])))

	.dataa(count[24]),
	.datab(count[26]),
	.datac(count[27]),
	.datad(count[25]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!count[22] & (count[21] & (!count[23] & !count[20])))

	.dataa(count[22]),
	.datab(count[21]),
	.datac(count[23]),
	.datad(count[20]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0004;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (count[16] & (!count[18] & (count[17] & count[19])))

	.dataa(count[16]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[19]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h2000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (count[28] & (\Add0~55  $ (GND))) # (!count[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((count[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count[28] .is_wysiwyg = "true";
defparam \count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (count[29] & (!\Add0~57 )) # (!count[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!count[29]))

	.dataa(count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count[29] .is_wysiwyg = "true";
defparam \count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (count[30] & (\Add0~59  $ (GND))) # (!count[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((count[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count[30] .is_wysiwyg = "true";
defparam \count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = count[31] $ (\Add0~61 )

	.dataa(count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \count[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count[31] .is_wysiwyg = "true";
defparam \count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!count[29] & (!count[30] & (!count[31] & !count[28])))

	.dataa(count[29]),
	.datab(count[30]),
	.datac(count[31]),
	.datad(count[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~3_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \second~0 (
// Equation(s):
// \second~0_combout  = \second~q  $ (((\Equal0~4_combout  & (\reset~input_o  & \Equal0~9_combout ))))

	.dataa(\second~q ),
	.datab(\Equal0~4_combout ),
	.datac(\reset~input_o ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\second~0_combout ),
	.cout());
// synopsys translate_off
defparam \second~0 .lut_mask = 16'h6AAA;
defparam \second~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \second~feeder (
// Equation(s):
// \second~feeder_combout  = \second~0_combout 

	.dataa(gnd),
	.datab(\second~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\second~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \second~feeder .lut_mask = 16'hCCCC;
defparam \second~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas second(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\second~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\second~q ),
	.prn(vcc));
// synopsys translate_off
defparam second.is_wysiwyg = "true";
defparam second.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \second~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\second~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\second~clkctrl_outclk ));
// synopsys translate_off
defparam \second~clkctrl .clock_type = "global clock";
defparam \second~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \push~input (
	.i(push),
	.ibar(gnd),
	.o(\push~input_o ));
// synopsys translate_off
defparam \push~input .bus_hold = "false";
defparam \push~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \memDirection[0]~17 (
// Equation(s):
// \memDirection[0]~17_combout  = memDirection[0] $ (!\push~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[0]),
	.datad(\push~input_o ),
	.cin(gnd),
	.combout(\memDirection[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memDirection[0]~17 .lut_mask = 16'hF00F;
defparam \memDirection[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \memDirection[0] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[0]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[0] .is_wysiwyg = "true";
defparam \memDirection[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \memDirection[1]~7 (
// Equation(s):
// \memDirection[1]~7_combout  = (memDirection[0] & (memDirection[1] $ (VCC))) # (!memDirection[0] & (memDirection[1] & VCC))
// \memDirection[1]~8  = CARRY((memDirection[0] & memDirection[1]))

	.dataa(memDirection[0]),
	.datab(memDirection[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memDirection[1]~7_combout ),
	.cout(\memDirection[1]~8 ));
// synopsys translate_off
defparam \memDirection[1]~7 .lut_mask = 16'h6688;
defparam \memDirection[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \memDirection[1] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[1] .is_wysiwyg = "true";
defparam \memDirection[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \memDirection[2]~9 (
// Equation(s):
// \memDirection[2]~9_combout  = (memDirection[2] & (!\memDirection[1]~8 )) # (!memDirection[2] & ((\memDirection[1]~8 ) # (GND)))
// \memDirection[2]~10  = CARRY((!\memDirection[1]~8 ) # (!memDirection[2]))

	.dataa(memDirection[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memDirection[1]~8 ),
	.combout(\memDirection[2]~9_combout ),
	.cout(\memDirection[2]~10 ));
// synopsys translate_off
defparam \memDirection[2]~9 .lut_mask = 16'h5A5F;
defparam \memDirection[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \memDirection[2] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[2] .is_wysiwyg = "true";
defparam \memDirection[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \memDirection[3]~11 (
// Equation(s):
// \memDirection[3]~11_combout  = (memDirection[3] & (\memDirection[2]~10  $ (GND))) # (!memDirection[3] & (!\memDirection[2]~10  & VCC))
// \memDirection[3]~12  = CARRY((memDirection[3] & !\memDirection[2]~10 ))

	.dataa(gnd),
	.datab(memDirection[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memDirection[2]~10 ),
	.combout(\memDirection[3]~11_combout ),
	.cout(\memDirection[3]~12 ));
// synopsys translate_off
defparam \memDirection[3]~11 .lut_mask = 16'hC30C;
defparam \memDirection[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \memDirection[3] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[3] .is_wysiwyg = "true";
defparam \memDirection[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \valIn[0]~feeder (
// Equation(s):
// \valIn[0]~feeder_combout  = memDirection[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\valIn[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valIn[0]~feeder .lut_mask = 16'hF0F0;
defparam \valIn[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \valIn[0] (
	.clk(\second~clkctrl_outclk ),
	.d(\valIn[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valIn[0]),
	.prn(vcc));
// synopsys translate_off
defparam \valIn[0] .is_wysiwyg = "true";
defparam \valIn[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \memDirection[4]~13 (
// Equation(s):
// \memDirection[4]~13_combout  = (memDirection[4] & (!\memDirection[3]~12 )) # (!memDirection[4] & ((\memDirection[3]~12 ) # (GND)))
// \memDirection[4]~14  = CARRY((!\memDirection[3]~12 ) # (!memDirection[4]))

	.dataa(memDirection[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memDirection[3]~12 ),
	.combout(\memDirection[4]~13_combout ),
	.cout(\memDirection[4]~14 ));
// synopsys translate_off
defparam \memDirection[4]~13 .lut_mask = 16'h5A5F;
defparam \memDirection[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \memDirection[4] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[4]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[4] .is_wysiwyg = "true";
defparam \memDirection[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \memDirection[5]~15 (
// Equation(s):
// \memDirection[5]~15_combout  = (memDirection[5] & (\memDirection[4]~14  $ (GND))) # (!memDirection[5] & (!\memDirection[4]~14  & VCC))
// \memDirection[5]~16  = CARRY((memDirection[5] & !\memDirection[4]~14 ))

	.dataa(memDirection[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memDirection[4]~14 ),
	.combout(\memDirection[5]~15_combout ),
	.cout(\memDirection[5]~16 ));
// synopsys translate_off
defparam \memDirection[5]~15 .lut_mask = 16'hA50A;
defparam \memDirection[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \memDirection[5] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[5]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[5] .is_wysiwyg = "true";
defparam \memDirection[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \memDirection[6]~18 (
// Equation(s):
// \memDirection[6]~18_combout  = (memDirection[6] & (!\memDirection[5]~16 )) # (!memDirection[6] & ((\memDirection[5]~16 ) # (GND)))
// \memDirection[6]~19  = CARRY((!\memDirection[5]~16 ) # (!memDirection[6]))

	.dataa(gnd),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memDirection[5]~16 ),
	.combout(\memDirection[6]~18_combout ),
	.cout(\memDirection[6]~19 ));
// synopsys translate_off
defparam \memDirection[6]~18 .lut_mask = 16'h3C3F;
defparam \memDirection[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \memDirection[6] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[6]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[6] .is_wysiwyg = "true";
defparam \memDirection[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \RAM_1|Decoder0~42 (
// Equation(s):
// \RAM_1|Decoder0~42_combout  = (memDirection[2] & !memDirection[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[2]),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~42 .lut_mask = 16'h00F0;
defparam \RAM_1|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \RAM_1|Decoder0~43 (
// Equation(s):
// \RAM_1|Decoder0~43_combout  = (memDirection[4] & (memDirection[3] & (!memDirection[6] & \RAM_1|Decoder0~42_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[3]),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~42_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~43 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \memDirection[7]~20 (
// Equation(s):
// \memDirection[7]~20_combout  = \memDirection[6]~19  $ (!memDirection[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(memDirection[7]),
	.cin(\memDirection[6]~19 ),
	.combout(\memDirection[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \memDirection[7]~20 .lut_mask = 16'hF00F;
defparam \memDirection[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \memDirection[7] (
	.clk(\second~clkctrl_outclk ),
	.d(\memDirection[7]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\push~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memDirection[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memDirection[7] .is_wysiwyg = "true";
defparam \memDirection[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \we~0 (
// Equation(s):
// \we~0_combout  = !\push~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\push~input_o ),
	.cin(gnd),
	.combout(\we~0_combout ),
	.cout());
// synopsys translate_off
defparam \we~0 .lut_mask = 16'h00FF;
defparam \we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas we(
	.clk(\second~clkctrl_outclk ),
	.d(\we~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \RAM_1|Decoder0~38 (
// Equation(s):
// \RAM_1|Decoder0~38_combout  = (!memDirection[0] & (memDirection[5] & (!memDirection[7] & \we~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[5]),
	.datac(memDirection[7]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~38 .lut_mask = 16'h0400;
defparam \RAM_1|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \RAM_1|Decoder0~46 (
// Equation(s):
// \RAM_1|Decoder0~46_combout  = (\RAM_1|Decoder0~43_combout  & \RAM_1|Decoder0~38_combout )

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~43_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~46 .lut_mask = 16'hCC00;
defparam \RAM_1|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \RAM_1|tempRAM[60][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[60][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[60][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[60][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \RAM_1|Decoder0~39 (
// Equation(s):
// \RAM_1|Decoder0~39_combout  = (memDirection[2] & (!memDirection[1] & !memDirection[6]))

	.dataa(gnd),
	.datab(memDirection[2]),
	.datac(memDirection[1]),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~39 .lut_mask = 16'h000C;
defparam \RAM_1|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \RAM_1|Decoder0~40 (
// Equation(s):
// \RAM_1|Decoder0~40_combout  = (memDirection[3] & (!memDirection[4] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~39_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~40 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \RAM_1|tempRAM[44][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[44][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[44][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[44][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \RAM_1|tempRAM[12][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[12][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[12][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \RAM_1|Decoder0~41 (
// Equation(s):
// \RAM_1|Decoder0~41_combout  = (!memDirection[5] & (!memDirection[0] & (!memDirection[7] & \we~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[0]),
	.datac(memDirection[7]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~41 .lut_mask = 16'h0100;
defparam \RAM_1|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \RAM_1|Decoder0~45 (
// Equation(s):
// \RAM_1|Decoder0~45_combout  = (!memDirection[4] & (memDirection[3] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~39_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[3]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~45 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \RAM_1|tempRAM[12][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[12][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \RAM_1|tempRAM[28][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[28][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[28][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \RAM_1|Decoder0~44 (
// Equation(s):
// \RAM_1|Decoder0~44_combout  = (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~44 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \RAM_1|tempRAM[28][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[28][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \RAM_1|Mux3~0 (
// Equation(s):
// \RAM_1|Mux3~0_combout  = (memDirection[4] & (((memDirection[5]) # (\RAM_1|tempRAM[28][0]~q )))) # (!memDirection[4] & (\RAM_1|tempRAM[12][0]~q  & (!memDirection[5])))

	.dataa(\RAM_1|tempRAM[12][0]~q ),
	.datab(memDirection[4]),
	.datac(memDirection[5]),
	.datad(\RAM_1|tempRAM[28][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~0 .lut_mask = 16'hCEC2;
defparam \RAM_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \RAM_1|Mux3~1 (
// Equation(s):
// \RAM_1|Mux3~1_combout  = (memDirection[5] & ((\RAM_1|Mux3~0_combout  & (\RAM_1|tempRAM[60][0]~q )) # (!\RAM_1|Mux3~0_combout  & ((\RAM_1|tempRAM[44][0]~q ))))) # (!memDirection[5] & (((\RAM_1|Mux3~0_combout ))))

	.dataa(\RAM_1|tempRAM[60][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[44][0]~q ),
	.datad(\RAM_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~1 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \RAM_1|Decoder0~58 (
// Equation(s):
// \RAM_1|Decoder0~58_combout  = (memDirection[1] & (memDirection[2] & (!memDirection[6] & memDirection[3])))

	.dataa(memDirection[1]),
	.datab(memDirection[2]),
	.datac(memDirection[6]),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~58 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \RAM_1|Decoder0~59 (
// Equation(s):
// \RAM_1|Decoder0~59_combout  = (!memDirection[4] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~58_combout ))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~38_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~59 .lut_mask = 16'h4400;
defparam \RAM_1|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \RAM_1|tempRAM[46][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[46][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[46][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[46][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \RAM_1|Decoder0~63 (
// Equation(s):
// \RAM_1|Decoder0~63_combout  = (memDirection[4] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~58_combout ))

	.dataa(memDirection[4]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~63 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \RAM_1|tempRAM[62][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[62][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[62][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[62][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \RAM_1|tempRAM[30][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[30][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[30][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \RAM_1|Decoder0~60 (
// Equation(s):
// \RAM_1|Decoder0~60_combout  = (memDirection[1] & (memDirection[2] & memDirection[3]))

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(memDirection[2]),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~60 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \RAM_1|Decoder0~61 (
// Equation(s):
// \RAM_1|Decoder0~61_combout  = (memDirection[4] & (!memDirection[6] & (\RAM_1|Decoder0~60_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~60_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~61 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \RAM_1|tempRAM[30][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[30][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \RAM_1|Decoder0~62 (
// Equation(s):
// \RAM_1|Decoder0~62_combout  = (!memDirection[4] & (\RAM_1|Decoder0~41_combout  & (!memDirection[6] & \RAM_1|Decoder0~60_combout )))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~41_combout ),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~60_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~62 .lut_mask = 16'h0400;
defparam \RAM_1|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \RAM_1|tempRAM[14][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[14][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \RAM_1|Mux3~7 (
// Equation(s):
// \RAM_1|Mux3~7_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[30][0]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[14][0]~q )))))

	.dataa(\RAM_1|tempRAM[30][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[14][0]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~7 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \RAM_1|Mux3~8 (
// Equation(s):
// \RAM_1|Mux3~8_combout  = (memDirection[5] & ((\RAM_1|Mux3~7_combout  & ((\RAM_1|tempRAM[62][0]~q ))) # (!\RAM_1|Mux3~7_combout  & (\RAM_1|tempRAM[46][0]~q )))) # (!memDirection[5] & (((\RAM_1|Mux3~7_combout ))))

	.dataa(\RAM_1|tempRAM[46][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[62][0]~q ),
	.datad(\RAM_1|Mux3~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~8 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \RAM_1|tempRAM[22][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[22][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[22][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \RAM_1|Decoder0~47 (
// Equation(s):
// \RAM_1|Decoder0~47_combout  = (!memDirection[3] & memDirection[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[3]),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~47 .lut_mask = 16'h0F00;
defparam \RAM_1|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \RAM_1|Decoder0~48 (
// Equation(s):
// \RAM_1|Decoder0~48_combout  = (memDirection[1] & memDirection[2])

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~48 .lut_mask = 16'hAA00;
defparam \RAM_1|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \RAM_1|Decoder0~49 (
// Equation(s):
// \RAM_1|Decoder0~49_combout  = (\RAM_1|Decoder0~47_combout  & (!memDirection[6] & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~49 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \RAM_1|tempRAM[22][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[22][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \RAM_1|Decoder0~54 (
// Equation(s):
// \RAM_1|Decoder0~54_combout  = (!memDirection[6] & (\RAM_1|Decoder0~47_combout  & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~47_combout ),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~54 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \RAM_1|tempRAM[54][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[54][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[54][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[54][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \RAM_1|tempRAM[38][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[38][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[38][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[38][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[38][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \RAM_1|Decoder0~50 (
// Equation(s):
// \RAM_1|Decoder0~50_combout  = (!memDirection[3] & !memDirection[4])

	.dataa(gnd),
	.datab(memDirection[3]),
	.datac(gnd),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~50 .lut_mask = 16'h0033;
defparam \RAM_1|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \RAM_1|Decoder0~51 (
// Equation(s):
// \RAM_1|Decoder0~51_combout  = (\RAM_1|Decoder0~38_combout  & (\RAM_1|Decoder0~48_combout  & (\RAM_1|Decoder0~50_combout  & !memDirection[6])))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(\RAM_1|Decoder0~48_combout ),
	.datac(\RAM_1|Decoder0~50_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~51 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \RAM_1|tempRAM[38][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[38][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[38][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[38][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[38][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \RAM_1|Decoder0~52 (
// Equation(s):
// \RAM_1|Decoder0~52_combout  = (!memDirection[3] & (memDirection[1] & memDirection[2]))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(gnd),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~52 .lut_mask = 16'h4400;
defparam \RAM_1|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \RAM_1|Decoder0~53 (
// Equation(s):
// \RAM_1|Decoder0~53_combout  = (!memDirection[6] & (!memDirection[4] & (\RAM_1|Decoder0~52_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~52_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~53 .lut_mask = 16'h1000;
defparam \RAM_1|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \RAM_1|tempRAM[6][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[6][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \RAM_1|Mux3~2 (
// Equation(s):
// \RAM_1|Mux3~2_combout  = (memDirection[5] & ((\RAM_1|tempRAM[38][0]~q ) # ((memDirection[4])))) # (!memDirection[5] & (((\RAM_1|tempRAM[6][0]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[38][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[6][0]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~2 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux3~3 (
// Equation(s):
// \RAM_1|Mux3~3_combout  = (memDirection[4] & ((\RAM_1|Mux3~2_combout  & ((\RAM_1|tempRAM[54][0]~q ))) # (!\RAM_1|Mux3~2_combout  & (\RAM_1|tempRAM[22][0]~q )))) # (!memDirection[4] & (((\RAM_1|Mux3~2_combout ))))

	.dataa(\RAM_1|tempRAM[22][0]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[54][0]~q ),
	.datad(\RAM_1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~3 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \RAM_1|tempRAM[20][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[20][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \RAM_1|Decoder0~181 (
// Equation(s):
// \RAM_1|Decoder0~181_combout  = (!memDirection[3] & (\RAM_1|Decoder0~39_combout  & (memDirection[4] & \RAM_1|Decoder0~41_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~39_combout ),
	.datac(memDirection[4]),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~181_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~181 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \RAM_1|tempRAM[20][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[20][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \RAM_1|Decoder0~182 (
// Equation(s):
// \RAM_1|Decoder0~182_combout  = (\RAM_1|Decoder0~39_combout  & (!memDirection[3] & (memDirection[4] & \RAM_1|Decoder0~38_combout )))

	.dataa(\RAM_1|Decoder0~39_combout ),
	.datab(memDirection[3]),
	.datac(memDirection[4]),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~182_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~182 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \RAM_1|tempRAM[52][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[52][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[52][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[52][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \RAM_1|tempRAM[36][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[36][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[36][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[36][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[36][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \RAM_1|Decoder0~55 (
// Equation(s):
// \RAM_1|Decoder0~55_combout  = (!memDirection[4] & (!memDirection[1] & (!memDirection[3] & memDirection[2])))

	.dataa(memDirection[4]),
	.datab(memDirection[1]),
	.datac(memDirection[3]),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~55 .lut_mask = 16'h0100;
defparam \RAM_1|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \RAM_1|Decoder0~56 (
// Equation(s):
// \RAM_1|Decoder0~56_combout  = (\RAM_1|Decoder0~38_combout  & (!memDirection[6] & \RAM_1|Decoder0~55_combout ))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~56 .lut_mask = 16'h2020;
defparam \RAM_1|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \RAM_1|tempRAM[36][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[36][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[36][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[36][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[36][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \RAM_1|Decoder0~57 (
// Equation(s):
// \RAM_1|Decoder0~57_combout  = (!memDirection[6] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~55_combout ))

	.dataa(memDirection[6]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~55_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~57 .lut_mask = 16'h5000;
defparam \RAM_1|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \RAM_1|tempRAM[4][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[4][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \RAM_1|Mux3~4 (
// Equation(s):
// \RAM_1|Mux3~4_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[36][0]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[4][0]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[36][0]~q ),
	.datac(\RAM_1|tempRAM[4][0]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~4 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \RAM_1|Mux3~5 (
// Equation(s):
// \RAM_1|Mux3~5_combout  = (memDirection[4] & ((\RAM_1|Mux3~4_combout  & ((\RAM_1|tempRAM[52][0]~q ))) # (!\RAM_1|Mux3~4_combout  & (\RAM_1|tempRAM[20][0]~q )))) # (!memDirection[4] & (((\RAM_1|Mux3~4_combout ))))

	.dataa(\RAM_1|tempRAM[20][0]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[52][0]~q ),
	.datad(\RAM_1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~5 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux3~6 (
// Equation(s):
// \RAM_1|Mux3~6_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|Mux3~3_combout )) # (!memDirection[1] & ((\RAM_1|Mux3~5_combout )))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux3~3_combout ),
	.datad(\RAM_1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~6 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \RAM_1|Mux3~9 (
// Equation(s):
// \RAM_1|Mux3~9_combout  = (memDirection[3] & ((\RAM_1|Mux3~6_combout  & ((\RAM_1|Mux3~8_combout ))) # (!\RAM_1|Mux3~6_combout  & (\RAM_1|Mux3~1_combout )))) # (!memDirection[3] & (((\RAM_1|Mux3~6_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux3~1_combout ),
	.datac(\RAM_1|Mux3~8_combout ),
	.datad(\RAM_1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~9 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \RAM_1|tempRAM[40][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[40][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[40][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[40][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[40][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \RAM_1|Decoder0~66 (
// Equation(s):
// \RAM_1|Decoder0~66_combout  = (memDirection[3] & !memDirection[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[3]),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~66 .lut_mask = 16'h00F0;
defparam \RAM_1|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \RAM_1|Decoder0~64 (
// Equation(s):
// \RAM_1|Decoder0~64_combout  = (!memDirection[6] & !memDirection[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[6]),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~64 .lut_mask = 16'h000F;
defparam \RAM_1|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \RAM_1|Decoder0~90 (
// Equation(s):
// \RAM_1|Decoder0~90_combout  = (\RAM_1|Decoder0~66_combout  & (\RAM_1|Decoder0~38_combout  & (\RAM_1|Decoder0~64_combout  & !memDirection[4])))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(\RAM_1|Decoder0~38_combout ),
	.datac(\RAM_1|Decoder0~64_combout ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~90_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~90 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \RAM_1|tempRAM[40][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[40][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[40][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[40][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[40][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \RAM_1|Decoder0~79 (
// Equation(s):
// \RAM_1|Decoder0~79_combout  = (memDirection[1] & (!memDirection[2] & memDirection[3]))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(memDirection[2]),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~79 .lut_mask = 16'h0C00;
defparam \RAM_1|Decoder0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \RAM_1|Decoder0~94 (
// Equation(s):
// \RAM_1|Decoder0~94_combout  = (!memDirection[6] & (\RAM_1|Decoder0~38_combout  & (\RAM_1|Decoder0~79_combout  & !memDirection[4])))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~38_combout ),
	.datac(\RAM_1|Decoder0~79_combout ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~94_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~94 .lut_mask = 16'h0040;
defparam \RAM_1|Decoder0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \RAM_1|tempRAM[42][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[42][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[42][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[42][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \RAM_1|tempRAM[34][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[34][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[34][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[34][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[34][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \RAM_1|Decoder0~91 (
// Equation(s):
// \RAM_1|Decoder0~91_combout  = (memDirection[1] & (!memDirection[4] & (!memDirection[2] & !memDirection[3])))

	.dataa(memDirection[1]),
	.datab(memDirection[4]),
	.datac(memDirection[2]),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~91_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~91 .lut_mask = 16'h0002;
defparam \RAM_1|Decoder0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \RAM_1|Decoder0~92 (
// Equation(s):
// \RAM_1|Decoder0~92_combout  = (\RAM_1|Decoder0~38_combout  & (!memDirection[6] & \RAM_1|Decoder0~91_combout ))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~91_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~92_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~92 .lut_mask = 16'h2200;
defparam \RAM_1|Decoder0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \RAM_1|tempRAM[34][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[34][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[34][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[34][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \RAM_1|Decoder0~77 (
// Equation(s):
// \RAM_1|Decoder0~77_combout  = (!memDirection[6] & (!memDirection[2] & (\RAM_1|Decoder0~50_combout  & !memDirection[1])))

	.dataa(memDirection[6]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Decoder0~50_combout ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~77 .lut_mask = 16'h0010;
defparam \RAM_1|Decoder0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \RAM_1|Decoder0~93 (
// Equation(s):
// \RAM_1|Decoder0~93_combout  = (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~77_combout )

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~38_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~93_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~93 .lut_mask = 16'hCC00;
defparam \RAM_1|Decoder0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \RAM_1|tempRAM[32][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[32][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[32][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \RAM_1|Mux3~20 (
// Equation(s):
// \RAM_1|Mux3~20_combout  = (memDirection[1] & ((\RAM_1|tempRAM[34][0]~q ) # ((memDirection[3])))) # (!memDirection[1] & (((\RAM_1|tempRAM[32][0]~q  & !memDirection[3]))))

	.dataa(\RAM_1|tempRAM[34][0]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[32][0]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~20 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux3~21 (
// Equation(s):
// \RAM_1|Mux3~21_combout  = (memDirection[3] & ((\RAM_1|Mux3~20_combout  & ((\RAM_1|tempRAM[42][0]~q ))) # (!\RAM_1|Mux3~20_combout  & (\RAM_1|tempRAM[40][0]~q )))) # (!memDirection[3] & (((\RAM_1|Mux3~20_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[40][0]~q ),
	.datac(\RAM_1|tempRAM[42][0]~q ),
	.datad(\RAM_1|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~21 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \RAM_1|tempRAM[2][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[2][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[2][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \RAM_1|Decoder0~100 (
// Equation(s):
// \RAM_1|Decoder0~100_combout  = (!memDirection[6] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~91_combout ))

	.dataa(gnd),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~91_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~100 .lut_mask = 16'h3000;
defparam \RAM_1|Decoder0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \RAM_1|tempRAM[2][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[2][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \RAM_1|Decoder0~103 (
// Equation(s):
// \RAM_1|Decoder0~103_combout  = (!memDirection[6] & (!memDirection[4] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~103 .lut_mask = 16'h1000;
defparam \RAM_1|Decoder0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \RAM_1|tempRAM[10][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[10][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \RAM_1|tempRAM[8][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[8][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[8][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \RAM_1|Decoder0~101 (
// Equation(s):
// \RAM_1|Decoder0~101_combout  = (!memDirection[4] & (\RAM_1|Decoder0~66_combout  & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~64_combout )))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~66_combout ),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~101 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \RAM_1|tempRAM[8][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[8][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \RAM_1|Decoder0~102 (
// Equation(s):
// \RAM_1|Decoder0~102_combout  = (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~77_combout )

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~41_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~102 .lut_mask = 16'hCC00;
defparam \RAM_1|Decoder0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \RAM_1|tempRAM[0][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[0][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \RAM_1|Mux3~24 (
// Equation(s):
// \RAM_1|Mux3~24_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[8][0]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[0][0]~q )))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[8][0]~q ),
	.datac(\RAM_1|tempRAM[0][0]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~24 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \RAM_1|Mux3~25 (
// Equation(s):
// \RAM_1|Mux3~25_combout  = (memDirection[1] & ((\RAM_1|Mux3~24_combout  & ((\RAM_1|tempRAM[10][0]~q ))) # (!\RAM_1|Mux3~24_combout  & (\RAM_1|tempRAM[2][0]~q )))) # (!memDirection[1] & (((\RAM_1|Mux3~24_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[2][0]~q ),
	.datac(\RAM_1|tempRAM[10][0]~q ),
	.datad(\RAM_1|Mux3~24_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~25 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \RAM_1|tempRAM[18][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[18][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[18][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \RAM_1|Decoder0~95 (
// Equation(s):
// \RAM_1|Decoder0~95_combout  = (!memDirection[3] & (memDirection[1] & (memDirection[4] & !memDirection[2])))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(memDirection[4]),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~95_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~95 .lut_mask = 16'h0040;
defparam \RAM_1|Decoder0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \RAM_1|Decoder0~96 (
// Equation(s):
// \RAM_1|Decoder0~96_combout  = (!memDirection[6] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~95_combout ))

	.dataa(gnd),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~95_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~96_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~96 .lut_mask = 16'h3000;
defparam \RAM_1|Decoder0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \RAM_1|tempRAM[18][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[18][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \RAM_1|Decoder0~99 (
// Equation(s):
// \RAM_1|Decoder0~99_combout  = (memDirection[4] & (!memDirection[6] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~99_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~99 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \RAM_1|tempRAM[26][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[26][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \RAM_1|tempRAM[24][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[24][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[24][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \RAM_1|Decoder0~97 (
// Equation(s):
// \RAM_1|Decoder0~97_combout  = (\RAM_1|Decoder0~66_combout  & (memDirection[4] & (\RAM_1|Decoder0~64_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~64_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~97_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~97 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \RAM_1|tempRAM[24][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[24][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \RAM_1|Decoder0~98 (
// Equation(s):
// \RAM_1|Decoder0~98_combout  = (!memDirection[2] & (\RAM_1|Decoder0~41_combout  & (\RAM_1|Decoder0~64_combout  & \RAM_1|Decoder0~47_combout )))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Decoder0~41_combout ),
	.datac(\RAM_1|Decoder0~64_combout ),
	.datad(\RAM_1|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~98_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~98 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \RAM_1|tempRAM[16][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[16][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \RAM_1|Mux3~22 (
// Equation(s):
// \RAM_1|Mux3~22_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[24][0]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[16][0]~q )))))

	.dataa(\RAM_1|tempRAM[24][0]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[16][0]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~22 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \RAM_1|Mux3~23 (
// Equation(s):
// \RAM_1|Mux3~23_combout  = (memDirection[1] & ((\RAM_1|Mux3~22_combout  & ((\RAM_1|tempRAM[26][0]~q ))) # (!\RAM_1|Mux3~22_combout  & (\RAM_1|tempRAM[18][0]~q )))) # (!memDirection[1] & (((\RAM_1|Mux3~22_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[18][0]~q ),
	.datac(\RAM_1|tempRAM[26][0]~q ),
	.datad(\RAM_1|Mux3~22_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~23 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux3~26 (
// Equation(s):
// \RAM_1|Mux3~26_combout  = (memDirection[5] & (memDirection[4])) # (!memDirection[5] & ((memDirection[4] & ((\RAM_1|Mux3~23_combout ))) # (!memDirection[4] & (\RAM_1|Mux3~25_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~25_combout ),
	.datad(\RAM_1|Mux3~23_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~26 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \RAM_1|Decoder0~68 (
// Equation(s):
// \RAM_1|Decoder0~68_combout  = (memDirection[4] & (!memDirection[2] & (!memDirection[3] & !memDirection[6])))

	.dataa(memDirection[4]),
	.datab(memDirection[2]),
	.datac(memDirection[3]),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~68 .lut_mask = 16'h0002;
defparam \RAM_1|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \RAM_1|Decoder0~104 (
// Equation(s):
// \RAM_1|Decoder0~104_combout  = (\RAM_1|Decoder0~38_combout  & (memDirection[1] & \RAM_1|Decoder0~68_combout ))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(memDirection[1]),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~68_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~104 .lut_mask = 16'h8800;
defparam \RAM_1|Decoder0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \RAM_1|tempRAM[50][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[50][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[50][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[50][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \RAM_1|Decoder0~71 (
// Equation(s):
// \RAM_1|Decoder0~71_combout  = (memDirection[4] & (memDirection[3] & (!memDirection[6] & !memDirection[2])))

	.dataa(memDirection[4]),
	.datab(memDirection[3]),
	.datac(memDirection[6]),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~71 .lut_mask = 16'h0008;
defparam \RAM_1|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \RAM_1|Decoder0~107 (
// Equation(s):
// \RAM_1|Decoder0~107_combout  = (memDirection[1] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~71_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~71_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~107 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \RAM_1|tempRAM[58][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[58][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[58][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[58][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \RAM_1|tempRAM[56][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[56][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[56][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[56][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[56][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \RAM_1|Decoder0~105 (
// Equation(s):
// \RAM_1|Decoder0~105_combout  = (\RAM_1|Decoder0~66_combout  & (memDirection[4] & (\RAM_1|Decoder0~64_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~64_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~105 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \RAM_1|tempRAM[56][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[56][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[56][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[56][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[56][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \RAM_1|Decoder0~106 (
// Equation(s):
// \RAM_1|Decoder0~106_combout  = (\RAM_1|Decoder0~64_combout  & (!memDirection[2] & (\RAM_1|Decoder0~47_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(\RAM_1|Decoder0~64_combout ),
	.datab(memDirection[2]),
	.datac(\RAM_1|Decoder0~47_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~106 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \RAM_1|tempRAM[48][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[48][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[48][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[48][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \RAM_1|Mux3~27 (
// Equation(s):
// \RAM_1|Mux3~27_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[56][0]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[48][0]~q )))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[56][0]~q ),
	.datac(\RAM_1|tempRAM[48][0]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~27 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux3~28 (
// Equation(s):
// \RAM_1|Mux3~28_combout  = (memDirection[1] & ((\RAM_1|Mux3~27_combout  & ((\RAM_1|tempRAM[58][0]~q ))) # (!\RAM_1|Mux3~27_combout  & (\RAM_1|tempRAM[50][0]~q )))) # (!memDirection[1] & (((\RAM_1|Mux3~27_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[50][0]~q ),
	.datac(\RAM_1|tempRAM[58][0]~q ),
	.datad(\RAM_1|Mux3~27_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~28 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \RAM_1|Mux3~29 (
// Equation(s):
// \RAM_1|Mux3~29_combout  = (memDirection[5] & ((\RAM_1|Mux3~26_combout  & ((\RAM_1|Mux3~28_combout ))) # (!\RAM_1|Mux3~26_combout  & (\RAM_1|Mux3~21_combout )))) # (!memDirection[5] & (((\RAM_1|Mux3~26_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux3~21_combout ),
	.datac(\RAM_1|Mux3~26_combout ),
	.datad(\RAM_1|Mux3~28_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~29 .lut_mask = 16'hF858;
defparam \RAM_1|Mux3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \RAM_1|tempRAM[57][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[57][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[57][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[57][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[57][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \RAM_1|Decoder0~74 (
// Equation(s):
// \RAM_1|Decoder0~74_combout  = (memDirection[0] & (!memDirection[7] & (memDirection[5] & \we~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[7]),
	.datac(memDirection[5]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~74 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \RAM_1|Decoder0~86 (
// Equation(s):
// \RAM_1|Decoder0~86_combout  = (\RAM_1|Decoder0~74_combout  & (memDirection[4] & (\RAM_1|Decoder0~66_combout  & \RAM_1|Decoder0~64_combout )))

	.dataa(\RAM_1|Decoder0~74_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~66_combout ),
	.datad(\RAM_1|Decoder0~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~86_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~86 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \RAM_1|tempRAM[57][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[57][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[57][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[57][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[57][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \RAM_1|Decoder0~89 (
// Equation(s):
// \RAM_1|Decoder0~89_combout  = (!memDirection[6] & (memDirection[4] & (\RAM_1|Decoder0~79_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~79_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~89_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~89 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \RAM_1|tempRAM[59][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[59][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[59][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[59][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \RAM_1|tempRAM[51][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[51][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[51][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[51][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[51][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \RAM_1|Decoder0~87 (
// Equation(s):
// \RAM_1|Decoder0~87_combout  = (memDirection[1] & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~68_combout ))

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~68_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~87_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~87 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \RAM_1|tempRAM[51][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[51][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[51][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[51][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[51][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \RAM_1|Decoder0~88 (
// Equation(s):
// \RAM_1|Decoder0~88_combout  = (\RAM_1|Decoder0~74_combout  & (\RAM_1|Decoder0~47_combout  & (!memDirection[2] & \RAM_1|Decoder0~64_combout )))

	.dataa(\RAM_1|Decoder0~74_combout ),
	.datab(\RAM_1|Decoder0~47_combout ),
	.datac(memDirection[2]),
	.datad(\RAM_1|Decoder0~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~88_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~88 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \RAM_1|tempRAM[49][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[49][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[49][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \RAM_1|Mux3~17 (
// Equation(s):
// \RAM_1|Mux3~17_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[51][0]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[49][0]~q )))))

	.dataa(\RAM_1|tempRAM[51][0]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[49][0]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~17 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \RAM_1|Mux3~18 (
// Equation(s):
// \RAM_1|Mux3~18_combout  = (memDirection[3] & ((\RAM_1|Mux3~17_combout  & ((\RAM_1|tempRAM[59][0]~q ))) # (!\RAM_1|Mux3~17_combout  & (\RAM_1|tempRAM[57][0]~q )))) # (!memDirection[3] & (((\RAM_1|Mux3~17_combout ))))

	.dataa(\RAM_1|tempRAM[57][0]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[59][0]~q ),
	.datad(\RAM_1|Mux3~17_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~18 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \RAM_1|tempRAM[35][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[35][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[35][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[35][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[35][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \RAM_1|Decoder0~73 (
// Equation(s):
// \RAM_1|Decoder0~73_combout  = (!memDirection[4] & (!memDirection[2] & !memDirection[3]))

	.dataa(gnd),
	.datab(memDirection[4]),
	.datac(memDirection[2]),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~73 .lut_mask = 16'h0003;
defparam \RAM_1|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \RAM_1|Decoder0~75 (
// Equation(s):
// \RAM_1|Decoder0~75_combout  = (!memDirection[6] & (\RAM_1|Decoder0~73_combout  & (\RAM_1|Decoder0~74_combout  & memDirection[1])))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~73_combout ),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~75 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \RAM_1|tempRAM[35][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[35][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[35][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[35][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[35][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \RAM_1|Decoder0~80 (
// Equation(s):
// \RAM_1|Decoder0~80_combout  = (!memDirection[4] & (\RAM_1|Decoder0~74_combout  & (\RAM_1|Decoder0~79_combout  & !memDirection[6])))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~74_combout ),
	.datac(\RAM_1|Decoder0~79_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~80 .lut_mask = 16'h0040;
defparam \RAM_1|Decoder0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \RAM_1|tempRAM[43][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[43][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[43][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[43][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \RAM_1|Decoder0~78 (
// Equation(s):
// \RAM_1|Decoder0~78_combout  = (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~77_combout )

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~74_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~78 .lut_mask = 16'hCC00;
defparam \RAM_1|Decoder0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \RAM_1|tempRAM[33][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[33][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[33][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[33][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \RAM_1|tempRAM[41][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[41][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[41][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[41][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[41][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \RAM_1|Decoder0~76 (
// Equation(s):
// \RAM_1|Decoder0~76_combout  = (!memDirection[4] & (\RAM_1|Decoder0~74_combout  & !memDirection[6]))

	.dataa(gnd),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~76 .lut_mask = 16'h0030;
defparam \RAM_1|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \RAM_1|Decoder0~183 (
// Equation(s):
// \RAM_1|Decoder0~183_combout  = (!memDirection[1] & (memDirection[3] & (!memDirection[2] & \RAM_1|Decoder0~76_combout )))

	.dataa(memDirection[1]),
	.datab(memDirection[3]),
	.datac(memDirection[2]),
	.datad(\RAM_1|Decoder0~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~183_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~183 .lut_mask = 16'h0400;
defparam \RAM_1|Decoder0~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \RAM_1|tempRAM[41][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[41][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[41][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[41][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[41][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \RAM_1|Mux3~12 (
// Equation(s):
// \RAM_1|Mux3~12_combout  = (memDirection[1] & (memDirection[3])) # (!memDirection[1] & ((memDirection[3] & ((\RAM_1|tempRAM[41][0]~q ))) # (!memDirection[3] & (\RAM_1|tempRAM[33][0]~q ))))

	.dataa(memDirection[1]),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[33][0]~q ),
	.datad(\RAM_1|tempRAM[41][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~12 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \RAM_1|Mux3~13 (
// Equation(s):
// \RAM_1|Mux3~13_combout  = (memDirection[1] & ((\RAM_1|Mux3~12_combout  & ((\RAM_1|tempRAM[43][0]~q ))) # (!\RAM_1|Mux3~12_combout  & (\RAM_1|tempRAM[35][0]~q )))) # (!memDirection[1] & (((\RAM_1|Mux3~12_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[35][0]~q ),
	.datac(\RAM_1|tempRAM[43][0]~q ),
	.datad(\RAM_1|Mux3~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~13 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \RAM_1|tempRAM[3][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[3][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \RAM_1|Decoder0~65 (
// Equation(s):
// \RAM_1|Decoder0~65_combout  = (memDirection[0] & (!memDirection[5] & (!memDirection[7] & \we~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[5]),
	.datac(memDirection[7]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~65 .lut_mask = 16'h0200;
defparam \RAM_1|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \RAM_1|Decoder0~81 (
// Equation(s):
// \RAM_1|Decoder0~81_combout  = (memDirection[1] & (\RAM_1|Decoder0~73_combout  & (\RAM_1|Decoder0~65_combout  & !memDirection[6])))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~73_combout ),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~81 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \RAM_1|tempRAM[3][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[3][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \RAM_1|Decoder0~84 (
// Equation(s):
// \RAM_1|Decoder0~84_combout  = (memDirection[3] & (!memDirection[4] & (!memDirection[6] & !memDirection[2])))

	.dataa(memDirection[3]),
	.datab(memDirection[4]),
	.datac(memDirection[6]),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~84_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~84 .lut_mask = 16'h0002;
defparam \RAM_1|Decoder0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \RAM_1|Decoder0~85 (
// Equation(s):
// \RAM_1|Decoder0~85_combout  = (\RAM_1|Decoder0~65_combout  & (\RAM_1|Decoder0~84_combout  & memDirection[1]))

	.dataa(\RAM_1|Decoder0~65_combout ),
	.datab(\RAM_1|Decoder0~84_combout ),
	.datac(gnd),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~85_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~85 .lut_mask = 16'h8800;
defparam \RAM_1|Decoder0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \RAM_1|tempRAM[11][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[11][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \RAM_1|tempRAM[9][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[9][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \RAM_1|Decoder0~82 (
// Equation(s):
// \RAM_1|Decoder0~82_combout  = (!memDirection[4] & (\RAM_1|Decoder0~64_combout  & (\RAM_1|Decoder0~66_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~64_combout ),
	.datac(\RAM_1|Decoder0~66_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~82 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \RAM_1|tempRAM[9][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[9][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \RAM_1|Decoder0~83 (
// Equation(s):
// \RAM_1|Decoder0~83_combout  = (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~77_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~83 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \RAM_1|tempRAM[1][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[1][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux3~14 (
// Equation(s):
// \RAM_1|Mux3~14_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[9][0]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[1][0]~q )))))

	.dataa(\RAM_1|tempRAM[9][0]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[1][0]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~14 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \RAM_1|Mux3~15 (
// Equation(s):
// \RAM_1|Mux3~15_combout  = (memDirection[1] & ((\RAM_1|Mux3~14_combout  & ((\RAM_1|tempRAM[11][0]~q ))) # (!\RAM_1|Mux3~14_combout  & (\RAM_1|tempRAM[3][0]~q )))) # (!memDirection[1] & (((\RAM_1|Mux3~14_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[3][0]~q ),
	.datac(\RAM_1|tempRAM[11][0]~q ),
	.datad(\RAM_1|Mux3~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~15 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux3~16 (
// Equation(s):
// \RAM_1|Mux3~16_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|Mux3~13_combout )))) # (!memDirection[5] & (!memDirection[4] & ((\RAM_1|Mux3~15_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~13_combout ),
	.datad(\RAM_1|Mux3~15_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~16 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \RAM_1|tempRAM[25][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[25][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[25][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \RAM_1|Decoder0~67 (
// Equation(s):
// \RAM_1|Decoder0~67_combout  = (\RAM_1|Decoder0~66_combout  & (memDirection[4] & (\RAM_1|Decoder0~64_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~64_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~67 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \RAM_1|tempRAM[25][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[25][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \RAM_1|Decoder0~72 (
// Equation(s):
// \RAM_1|Decoder0~72_combout  = (memDirection[1] & (\RAM_1|Decoder0~71_combout  & \RAM_1|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~71_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~72 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \RAM_1|tempRAM[27][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[27][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \RAM_1|Decoder0~70 (
// Equation(s):
// \RAM_1|Decoder0~70_combout  = (!memDirection[2] & (\RAM_1|Decoder0~64_combout  & (\RAM_1|Decoder0~47_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Decoder0~64_combout ),
	.datac(\RAM_1|Decoder0~47_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~70 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \RAM_1|tempRAM[17][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[17][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \RAM_1|tempRAM[19][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[19][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[19][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[19][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[19][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \RAM_1|Decoder0~69 (
// Equation(s):
// \RAM_1|Decoder0~69_combout  = (memDirection[1] & (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~68_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~68_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~69 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \RAM_1|tempRAM[19][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[19][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \RAM_1|Mux3~10 (
// Equation(s):
// \RAM_1|Mux3~10_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & ((\RAM_1|tempRAM[19][0]~q ))) # (!memDirection[1] & (\RAM_1|tempRAM[17][0]~q ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[17][0]~q ),
	.datad(\RAM_1|tempRAM[19][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~10 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \RAM_1|Mux3~11 (
// Equation(s):
// \RAM_1|Mux3~11_combout  = (memDirection[3] & ((\RAM_1|Mux3~10_combout  & ((\RAM_1|tempRAM[27][0]~q ))) # (!\RAM_1|Mux3~10_combout  & (\RAM_1|tempRAM[25][0]~q )))) # (!memDirection[3] & (((\RAM_1|Mux3~10_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[25][0]~q ),
	.datac(\RAM_1|tempRAM[27][0]~q ),
	.datad(\RAM_1|Mux3~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~11 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux3~19 (
// Equation(s):
// \RAM_1|Mux3~19_combout  = (memDirection[4] & ((\RAM_1|Mux3~16_combout  & (\RAM_1|Mux3~18_combout )) # (!\RAM_1|Mux3~16_combout  & ((\RAM_1|Mux3~11_combout ))))) # (!memDirection[4] & (((\RAM_1|Mux3~16_combout ))))

	.dataa(\RAM_1|Mux3~18_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~16_combout ),
	.datad(\RAM_1|Mux3~11_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~19 .lut_mask = 16'hBCB0;
defparam \RAM_1|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \RAM_1|Mux3~30 (
// Equation(s):
// \RAM_1|Mux3~30_combout  = (memDirection[0] & ((memDirection[2]) # ((\RAM_1|Mux3~19_combout )))) # (!memDirection[0] & (!memDirection[2] & (\RAM_1|Mux3~29_combout )))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux3~29_combout ),
	.datad(\RAM_1|Mux3~19_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~30 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \RAM_1|tempRAM[63][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[63][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[63][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[63][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[63][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \RAM_1|Decoder0~119 (
// Equation(s):
// \RAM_1|Decoder0~119_combout  = (memDirection[4] & (\RAM_1|Decoder0~58_combout  & \RAM_1|Decoder0~74_combout ))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~58_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~119_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~119 .lut_mask = 16'h8800;
defparam \RAM_1|Decoder0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \RAM_1|tempRAM[63][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[63][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[63][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[63][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[63][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \RAM_1|tempRAM[31][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[31][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[31][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[31][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[31][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \RAM_1|Decoder0~117 (
// Equation(s):
// \RAM_1|Decoder0~117_combout  = (memDirection[4] & (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~58_combout ))

	.dataa(memDirection[4]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~117_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~117 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \RAM_1|tempRAM[31][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[31][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \RAM_1|Decoder0~118 (
// Equation(s):
// \RAM_1|Decoder0~118_combout  = (!memDirection[4] & (\RAM_1|Decoder0~58_combout  & \RAM_1|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~58_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~118_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~118 .lut_mask = 16'h3000;
defparam \RAM_1|Decoder0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \RAM_1|tempRAM[15][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[15][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \RAM_1|tempRAM[47][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[47][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[47][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[47][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[47][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \RAM_1|Decoder0~187 (
// Equation(s):
// \RAM_1|Decoder0~187_combout  = (memDirection[3] & (memDirection[2] & (memDirection[1] & \RAM_1|Decoder0~76_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[2]),
	.datac(memDirection[1]),
	.datad(\RAM_1|Decoder0~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~187_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~187 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \RAM_1|tempRAM[47][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[47][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[47][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[47][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[47][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \RAM_1|Mux3~38 (
// Equation(s):
// \RAM_1|Mux3~38_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|tempRAM[47][0]~q )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|tempRAM[15][0]~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[15][0]~q ),
	.datad(\RAM_1|tempRAM[47][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~38 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \RAM_1|Mux3~39 (
// Equation(s):
// \RAM_1|Mux3~39_combout  = (memDirection[4] & ((\RAM_1|Mux3~38_combout  & (\RAM_1|tempRAM[63][0]~q )) # (!\RAM_1|Mux3~38_combout  & ((\RAM_1|tempRAM[31][0]~q ))))) # (!memDirection[4] & (((\RAM_1|Mux3~38_combout ))))

	.dataa(\RAM_1|tempRAM[63][0]~q ),
	.datab(\RAM_1|tempRAM[31][0]~q ),
	.datac(memDirection[4]),
	.datad(\RAM_1|Mux3~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~39 .lut_mask = 16'hAFC0;
defparam \RAM_1|Mux3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \RAM_1|tempRAM[39][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[39][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[39][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[39][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[39][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \RAM_1|Decoder0~108 (
// Equation(s):
// \RAM_1|Decoder0~108_combout  = (!memDirection[4] & (!memDirection[6] & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~52_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~108 .lut_mask = 16'h1000;
defparam \RAM_1|Decoder0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \RAM_1|tempRAM[39][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[39][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[39][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[39][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[39][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \RAM_1|Decoder0~111 (
// Equation(s):
// \RAM_1|Decoder0~111_combout  = (!memDirection[6] & (\RAM_1|Decoder0~74_combout  & (\RAM_1|Decoder0~47_combout  & \RAM_1|Decoder0~48_combout )))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~74_combout ),
	.datac(\RAM_1|Decoder0~47_combout ),
	.datad(\RAM_1|Decoder0~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~111_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~111 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \RAM_1|tempRAM[55][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[55][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[55][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[55][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \RAM_1|tempRAM[23][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[23][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[23][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \RAM_1|Decoder0~109 (
// Equation(s):
// \RAM_1|Decoder0~109_combout  = (\RAM_1|Decoder0~47_combout  & (\RAM_1|Decoder0~48_combout  & (!memDirection[6] & \RAM_1|Decoder0~65_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(\RAM_1|Decoder0~48_combout ),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~109 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \RAM_1|tempRAM[23][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[23][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \RAM_1|Decoder0~110 (
// Equation(s):
// \RAM_1|Decoder0~110_combout  = (!memDirection[6] & (\RAM_1|Decoder0~48_combout  & (\RAM_1|Decoder0~50_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~48_combout ),
	.datac(\RAM_1|Decoder0~50_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~110_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~110 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \RAM_1|tempRAM[7][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[7][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \RAM_1|Mux3~31 (
// Equation(s):
// \RAM_1|Mux3~31_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[23][0]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[7][0]~q )))))

	.dataa(\RAM_1|tempRAM[23][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[7][0]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~31 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \RAM_1|Mux3~32 (
// Equation(s):
// \RAM_1|Mux3~32_combout  = (memDirection[5] & ((\RAM_1|Mux3~31_combout  & ((\RAM_1|tempRAM[55][0]~q ))) # (!\RAM_1|Mux3~31_combout  & (\RAM_1|tempRAM[39][0]~q )))) # (!memDirection[5] & (((\RAM_1|Mux3~31_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[39][0]~q ),
	.datac(\RAM_1|tempRAM[55][0]~q ),
	.datad(\RAM_1|Mux3~31_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~32 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \RAM_1|tempRAM[37][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[37][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[37][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[37][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[37][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \RAM_1|Decoder0~115 (
// Equation(s):
// \RAM_1|Decoder0~115_combout  = (\RAM_1|Decoder0~55_combout  & (\RAM_1|Decoder0~74_combout  & !memDirection[6]))

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~55_combout ),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~115_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~115 .lut_mask = 16'h00C0;
defparam \RAM_1|Decoder0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \RAM_1|tempRAM[37][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[37][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[37][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[37][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[37][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \RAM_1|Decoder0~186 (
// Equation(s):
// \RAM_1|Decoder0~186_combout  = (\RAM_1|Decoder0~39_combout  & (memDirection[4] & (\RAM_1|Decoder0~74_combout  & !memDirection[3])))

	.dataa(\RAM_1|Decoder0~39_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~186_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~186 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \RAM_1|tempRAM[53][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[53][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[53][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[53][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \RAM_1|tempRAM[21][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[21][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \RAM_1|Decoder0~185 (
// Equation(s):
// \RAM_1|Decoder0~185_combout  = (!memDirection[3] & (\RAM_1|Decoder0~65_combout  & (memDirection[4] & \RAM_1|Decoder0~39_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~65_combout ),
	.datac(memDirection[4]),
	.datad(\RAM_1|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~185_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~185 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \RAM_1|tempRAM[21][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[21][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \RAM_1|Decoder0~116 (
// Equation(s):
// \RAM_1|Decoder0~116_combout  = (\RAM_1|Decoder0~55_combout  & (!memDirection[6] & \RAM_1|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~55_combout ),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~116_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~116 .lut_mask = 16'h0C00;
defparam \RAM_1|Decoder0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \RAM_1|tempRAM[5][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[5][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux3~35 (
// Equation(s):
// \RAM_1|Mux3~35_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[21][0]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[5][0]~q )))))

	.dataa(\RAM_1|tempRAM[21][0]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[5][0]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~35 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \RAM_1|Mux3~36 (
// Equation(s):
// \RAM_1|Mux3~36_combout  = (memDirection[5] & ((\RAM_1|Mux3~35_combout  & ((\RAM_1|tempRAM[53][0]~q ))) # (!\RAM_1|Mux3~35_combout  & (\RAM_1|tempRAM[37][0]~q )))) # (!memDirection[5] & (((\RAM_1|Mux3~35_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[37][0]~q ),
	.datac(\RAM_1|tempRAM[53][0]~q ),
	.datad(\RAM_1|Mux3~35_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~36 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \RAM_1|tempRAM[61][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[61][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[61][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[61][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[61][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \RAM_1|Decoder0~114 (
// Equation(s):
// \RAM_1|Decoder0~114_combout  = (memDirection[3] & (memDirection[4] & (\RAM_1|Decoder0~39_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~39_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~114_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~114 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \RAM_1|tempRAM[61][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[61][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[61][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[61][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[61][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \RAM_1|tempRAM[29][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[29][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[29][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[29][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[29][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \RAM_1|Decoder0~112 (
// Equation(s):
// \RAM_1|Decoder0~112_combout  = (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~112_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~112 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \RAM_1|tempRAM[29][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[29][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \RAM_1|tempRAM[45][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[45][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[45][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[45][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[45][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \RAM_1|Decoder0~184 (
// Equation(s):
// \RAM_1|Decoder0~184_combout  = (!memDirection[1] & (memDirection[3] & (memDirection[2] & \RAM_1|Decoder0~76_combout )))

	.dataa(memDirection[1]),
	.datab(memDirection[3]),
	.datac(memDirection[2]),
	.datad(\RAM_1|Decoder0~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~184_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~184 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \RAM_1|tempRAM[45][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[45][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[45][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[45][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[45][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \RAM_1|Decoder0~113 (
// Equation(s):
// \RAM_1|Decoder0~113_combout  = (memDirection[3] & (\RAM_1|Decoder0~65_combout  & (!memDirection[4] & \RAM_1|Decoder0~39_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~65_combout ),
	.datac(memDirection[4]),
	.datad(\RAM_1|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~113_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~113 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \RAM_1|tempRAM[13][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[13][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \RAM_1|Mux3~33 (
// Equation(s):
// \RAM_1|Mux3~33_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[45][0]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[13][0]~q )))))

	.dataa(\RAM_1|tempRAM[45][0]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[13][0]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~33 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \RAM_1|Mux3~34 (
// Equation(s):
// \RAM_1|Mux3~34_combout  = (memDirection[4] & ((\RAM_1|Mux3~33_combout  & (\RAM_1|tempRAM[61][0]~q )) # (!\RAM_1|Mux3~33_combout  & ((\RAM_1|tempRAM[29][0]~q ))))) # (!memDirection[4] & (((\RAM_1|Mux3~33_combout ))))

	.dataa(\RAM_1|tempRAM[61][0]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[29][0]~q ),
	.datad(\RAM_1|Mux3~33_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~34 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \RAM_1|Mux3~37 (
// Equation(s):
// \RAM_1|Mux3~37_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|Mux3~34_combout )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|Mux3~36_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux3~36_combout ),
	.datad(\RAM_1|Mux3~34_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~37 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \RAM_1|Mux3~40 (
// Equation(s):
// \RAM_1|Mux3~40_combout  = (memDirection[1] & ((\RAM_1|Mux3~37_combout  & (\RAM_1|Mux3~39_combout )) # (!\RAM_1|Mux3~37_combout  & ((\RAM_1|Mux3~32_combout ))))) # (!memDirection[1] & (((\RAM_1|Mux3~37_combout ))))

	.dataa(\RAM_1|Mux3~39_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux3~32_combout ),
	.datad(\RAM_1|Mux3~37_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~40 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \RAM_1|Mux3~41 (
// Equation(s):
// \RAM_1|Mux3~41_combout  = (memDirection[2] & ((\RAM_1|Mux3~30_combout  & ((\RAM_1|Mux3~40_combout ))) # (!\RAM_1|Mux3~30_combout  & (\RAM_1|Mux3~9_combout )))) # (!memDirection[2] & (((\RAM_1|Mux3~30_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Mux3~9_combout ),
	.datac(\RAM_1|Mux3~30_combout ),
	.datad(\RAM_1|Mux3~40_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~41 .lut_mask = 16'hF858;
defparam \RAM_1|Mux3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \RAM_1|tempRAM[94][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[94][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[94][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[94][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[94][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \RAM_1|Decoder0~192 (
// Equation(s):
// \RAM_1|Decoder0~192_combout  = (memDirection[4] & (\RAM_1|Decoder0~41_combout  & (memDirection[6] & \RAM_1|Decoder0~60_combout )))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Decoder0~41_combout ),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~60_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~192_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~192 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \RAM_1|tempRAM[94][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[94][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[94][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[94][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[94][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \RAM_1|Decoder0~194 (
// Equation(s):
// \RAM_1|Decoder0~194_combout  = (\RAM_1|Decoder0~65_combout  & (memDirection[4] & (\RAM_1|Decoder0~60_combout  & memDirection[6])))

	.dataa(\RAM_1|Decoder0~65_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~60_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~194_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~194 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \RAM_1|tempRAM[95][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[95][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[95][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[95][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \RAM_1|tempRAM[91][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[91][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[91][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[91][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[91][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \RAM_1|Decoder0~127 (
// Equation(s):
// \RAM_1|Decoder0~127_combout  = (memDirection[6] & memDirection[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[6]),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~127_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~127 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \RAM_1|Decoder0~171 (
// Equation(s):
// \RAM_1|Decoder0~171_combout  = (\RAM_1|Decoder0~65_combout  & (memDirection[1] & (\RAM_1|Decoder0~127_combout  & \RAM_1|Decoder0~66_combout )))

	.dataa(\RAM_1|Decoder0~65_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~127_combout ),
	.datad(\RAM_1|Decoder0~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~171_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~171 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \RAM_1|tempRAM[91][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[91][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[91][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[91][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[91][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \RAM_1|Decoder0~193 (
// Equation(s):
// \RAM_1|Decoder0~193_combout  = (memDirection[6] & (memDirection[4] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~193_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~193 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \RAM_1|tempRAM[90][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[90][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[90][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[90][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \RAM_1|Mux3~73 (
// Equation(s):
// \RAM_1|Mux3~73_combout  = (memDirection[0] & ((\RAM_1|tempRAM[91][0]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[90][0]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[91][0]~q ),
	.datac(\RAM_1|tempRAM[90][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~73 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux3~74 (
// Equation(s):
// \RAM_1|Mux3~74_combout  = (memDirection[2] & ((\RAM_1|Mux3~73_combout  & ((\RAM_1|tempRAM[95][0]~q ))) # (!\RAM_1|Mux3~73_combout  & (\RAM_1|tempRAM[94][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~73_combout ))))

	.dataa(\RAM_1|tempRAM[94][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[95][0]~q ),
	.datad(\RAM_1|Mux3~73_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~74 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \RAM_1|tempRAM[126][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[126][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[126][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[126][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[126][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \RAM_1|Decoder0~197 (
// Equation(s):
// \RAM_1|Decoder0~197_combout  = (memDirection[4] & (memDirection[6] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~60_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~60_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~197_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~197 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \RAM_1|tempRAM[126][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[126][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[126][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[126][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[126][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \RAM_1|tempRAM[127][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[127][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[127][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[127][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[127][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \RAM_1|Decoder0~199 (
// Equation(s):
// \RAM_1|Decoder0~199_combout  = (\RAM_1|Decoder0~74_combout  & (memDirection[6] & (memDirection[4] & \RAM_1|Decoder0~60_combout )))

	.dataa(\RAM_1|Decoder0~74_combout ),
	.datab(memDirection[6]),
	.datac(memDirection[4]),
	.datad(\RAM_1|Decoder0~60_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~199_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~199 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \RAM_1|tempRAM[127][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[127][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[127][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[127][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[127][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \RAM_1|tempRAM[123][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[123][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[123][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[123][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[123][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \RAM_1|Decoder0~178 (
// Equation(s):
// \RAM_1|Decoder0~178_combout  = (\RAM_1|Decoder0~66_combout  & (memDirection[1] & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~127_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~127_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~178_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~178 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \RAM_1|tempRAM[123][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[123][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[123][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[123][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[123][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \RAM_1|Decoder0~198 (
// Equation(s):
// \RAM_1|Decoder0~198_combout  = (memDirection[6] & (memDirection[4] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~198_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~198 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \RAM_1|tempRAM[122][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[122][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[122][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[122][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \RAM_1|Mux3~80 (
// Equation(s):
// \RAM_1|Mux3~80_combout  = (memDirection[0] & ((\RAM_1|tempRAM[123][0]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[122][0]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[123][0]~q ),
	.datac(\RAM_1|tempRAM[122][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~80 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux3~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \RAM_1|Mux3~81 (
// Equation(s):
// \RAM_1|Mux3~81_combout  = (memDirection[2] & ((\RAM_1|Mux3~80_combout  & ((\RAM_1|tempRAM[127][0]~q ))) # (!\RAM_1|Mux3~80_combout  & (\RAM_1|tempRAM[126][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~80_combout ))))

	.dataa(\RAM_1|tempRAM[126][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[127][0]~q ),
	.datad(\RAM_1|Mux3~80_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~81 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \RAM_1|tempRAM[75][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[75][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[75][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[75][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[75][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \RAM_1|Decoder0~120 (
// Equation(s):
// \RAM_1|Decoder0~120_combout  = (!memDirection[4] & memDirection[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[4]),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~120_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~120 .lut_mask = 16'h0F00;
defparam \RAM_1|Decoder0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \RAM_1|Decoder0~175 (
// Equation(s):
// \RAM_1|Decoder0~175_combout  = (memDirection[1] & (\RAM_1|Decoder0~120_combout  & (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~66_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~120_combout ),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~175_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~175 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \RAM_1|tempRAM[75][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[75][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[75][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[75][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[75][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \RAM_1|Decoder0~177 (
// Equation(s):
// \RAM_1|Decoder0~177_combout  = (memDirection[3] & (\RAM_1|Decoder0~65_combout  & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~120_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~65_combout ),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~120_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~177_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~177 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \RAM_1|tempRAM[79][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[79][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[79][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[79][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \RAM_1|tempRAM[78][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[78][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[78][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[78][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[78][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \RAM_1|Decoder0~176 (
// Equation(s):
// \RAM_1|Decoder0~176_combout  = (memDirection[3] & (\RAM_1|Decoder0~120_combout  & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~120_combout ),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~176_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~176 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \RAM_1|tempRAM[78][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[78][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[78][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[78][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[78][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \RAM_1|Decoder0~196 (
// Equation(s):
// \RAM_1|Decoder0~196_combout  = (!memDirection[4] & (memDirection[6] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~196_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~196 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \RAM_1|tempRAM[74][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[74][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[74][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[74][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \RAM_1|Mux3~77 (
// Equation(s):
// \RAM_1|Mux3~77_combout  = (memDirection[2] & ((\RAM_1|tempRAM[78][0]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[74][0]~q  & !memDirection[0]))))

	.dataa(\RAM_1|tempRAM[78][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[74][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~77 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux3~78 (
// Equation(s):
// \RAM_1|Mux3~78_combout  = (memDirection[0] & ((\RAM_1|Mux3~77_combout  & ((\RAM_1|tempRAM[79][0]~q ))) # (!\RAM_1|Mux3~77_combout  & (\RAM_1|tempRAM[75][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~77_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[75][0]~q ),
	.datac(\RAM_1|tempRAM[79][0]~q ),
	.datad(\RAM_1|Mux3~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~78 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \RAM_1|tempRAM[107][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[107][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[107][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[107][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[107][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \RAM_1|Decoder0~172 (
// Equation(s):
// \RAM_1|Decoder0~172_combout  = (memDirection[1] & (\RAM_1|Decoder0~66_combout  & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~120_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~66_combout ),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~120_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~172_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~172 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \RAM_1|tempRAM[107][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[107][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[107][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[107][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[107][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \RAM_1|Decoder0~174 (
// Equation(s):
// \RAM_1|Decoder0~174_combout  = (memDirection[3] & (\RAM_1|Decoder0~48_combout  & (\RAM_1|Decoder0~120_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~48_combout ),
	.datac(\RAM_1|Decoder0~120_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~174_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~174 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \RAM_1|tempRAM[111][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[111][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[111][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[111][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \RAM_1|tempRAM[110][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[110][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[110][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[110][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[110][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \RAM_1|Decoder0~173 (
// Equation(s):
// \RAM_1|Decoder0~173_combout  = (memDirection[3] & (\RAM_1|Decoder0~120_combout  & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~48_combout )))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Decoder0~120_combout ),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~173_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~173 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \RAM_1|tempRAM[110][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[110][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[110][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[110][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[110][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \RAM_1|Decoder0~195 (
// Equation(s):
// \RAM_1|Decoder0~195_combout  = (memDirection[6] & (!memDirection[4] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~79_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~195_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~195 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \RAM_1|tempRAM[106][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[106][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[106][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[106][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \RAM_1|Mux3~75 (
// Equation(s):
// \RAM_1|Mux3~75_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[110][0]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[106][0]~q )))))

	.dataa(\RAM_1|tempRAM[110][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[106][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~75 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \RAM_1|Mux3~76 (
// Equation(s):
// \RAM_1|Mux3~76_combout  = (memDirection[0] & ((\RAM_1|Mux3~75_combout  & ((\RAM_1|tempRAM[111][0]~q ))) # (!\RAM_1|Mux3~75_combout  & (\RAM_1|tempRAM[107][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~75_combout ))))

	.dataa(\RAM_1|tempRAM[107][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[111][0]~q ),
	.datad(\RAM_1|Mux3~75_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~76 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \RAM_1|Mux3~79 (
// Equation(s):
// \RAM_1|Mux3~79_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|Mux3~76_combout )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|Mux3~78_combout )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~78_combout ),
	.datad(\RAM_1|Mux3~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~79 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \RAM_1|Mux3~82 (
// Equation(s):
// \RAM_1|Mux3~82_combout  = (memDirection[4] & ((\RAM_1|Mux3~79_combout  & ((\RAM_1|Mux3~81_combout ))) # (!\RAM_1|Mux3~79_combout  & (\RAM_1|Mux3~74_combout )))) # (!memDirection[4] & (((\RAM_1|Mux3~79_combout ))))

	.dataa(\RAM_1|Mux3~74_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~81_combout ),
	.datad(\RAM_1|Mux3~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~82 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \RAM_1|tempRAM[125][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[125][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[125][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[125][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[125][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \RAM_1|Decoder0~125 (
// Equation(s):
// \RAM_1|Decoder0~125_combout  = (!memDirection[1] & \RAM_1|Decoder0~74_combout )

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~125_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~125 .lut_mask = 16'h5500;
defparam \RAM_1|Decoder0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \RAM_1|Decoder0~140 (
// Equation(s):
// \RAM_1|Decoder0~140_combout  = (memDirection[3] & (memDirection[2] & (\RAM_1|Decoder0~127_combout  & \RAM_1|Decoder0~125_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Decoder0~127_combout ),
	.datad(\RAM_1|Decoder0~125_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~140_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~140 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \RAM_1|tempRAM[125][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[125][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[125][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[125][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[125][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \RAM_1|tempRAM[124][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[124][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[124][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[124][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[124][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \RAM_1|Decoder0~128 (
// Equation(s):
// \RAM_1|Decoder0~128_combout  = (memDirection[2] & (!memDirection[1] & (memDirection[3] & \RAM_1|Decoder0~127_combout )))

	.dataa(memDirection[2]),
	.datab(memDirection[1]),
	.datac(memDirection[3]),
	.datad(\RAM_1|Decoder0~127_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~128_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~128 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \RAM_1|Decoder0~137 (
// Equation(s):
// \RAM_1|Decoder0~137_combout  = (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~128_combout )

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~38_combout ),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~128_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~137_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~137 .lut_mask = 16'hCC00;
defparam \RAM_1|Decoder0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \RAM_1|tempRAM[124][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[124][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[124][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[124][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[124][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \RAM_1|tempRAM[121][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[121][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[121][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[121][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[121][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \RAM_1|Decoder0~138 (
// Equation(s):
// \RAM_1|Decoder0~138_combout  = (\RAM_1|Decoder0~127_combout  & (!memDirection[1] & (\RAM_1|Decoder0~66_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(\RAM_1|Decoder0~127_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~66_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~138_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~138 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \RAM_1|tempRAM[121][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[121][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[121][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[121][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[121][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \RAM_1|Decoder0~139 (
// Equation(s):
// \RAM_1|Decoder0~139_combout  = (\RAM_1|Decoder0~127_combout  & (!memDirection[1] & (\RAM_1|Decoder0~66_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(\RAM_1|Decoder0~127_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~66_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~139_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~139 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \RAM_1|tempRAM[120][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[120][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[120][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[120][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \RAM_1|Mux3~49 (
// Equation(s):
// \RAM_1|Mux3~49_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[121][0]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[120][0]~q )))))

	.dataa(\RAM_1|tempRAM[121][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[120][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~49 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \RAM_1|Mux3~50 (
// Equation(s):
// \RAM_1|Mux3~50_combout  = (\RAM_1|Mux3~49_combout  & ((\RAM_1|tempRAM[125][0]~q ) # ((!memDirection[2])))) # (!\RAM_1|Mux3~49_combout  & (((\RAM_1|tempRAM[124][0]~q  & memDirection[2]))))

	.dataa(\RAM_1|tempRAM[125][0]~q ),
	.datab(\RAM_1|tempRAM[124][0]~q ),
	.datac(\RAM_1|Mux3~49_combout ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~50 .lut_mask = 16'hACF0;
defparam \RAM_1|Mux3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \RAM_1|tempRAM[109][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[109][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[109][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[109][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[109][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \RAM_1|Decoder0~126 (
// Equation(s):
// \RAM_1|Decoder0~126_combout  = (\RAM_1|Decoder0~120_combout  & (memDirection[3] & (\RAM_1|Decoder0~125_combout  & memDirection[2])))

	.dataa(\RAM_1|Decoder0~120_combout ),
	.datab(memDirection[3]),
	.datac(\RAM_1|Decoder0~125_combout ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~126_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~126 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \RAM_1|tempRAM[109][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[109][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[109][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[109][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[109][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \RAM_1|Decoder0~121 (
// Equation(s):
// \RAM_1|Decoder0~121_combout  = (!memDirection[1] & (\RAM_1|Decoder0~66_combout  & (\RAM_1|Decoder0~120_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~66_combout ),
	.datac(\RAM_1|Decoder0~120_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~121_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~121 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \RAM_1|tempRAM[105][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[105][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[105][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[105][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \RAM_1|tempRAM[108][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[108][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[108][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[108][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[108][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \RAM_1|Decoder0~122 (
// Equation(s):
// \RAM_1|Decoder0~122_combout  = (memDirection[3] & (memDirection[2] & (!memDirection[1] & \RAM_1|Decoder0~120_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[2]),
	.datac(memDirection[1]),
	.datad(\RAM_1|Decoder0~120_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~122_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~122 .lut_mask = 16'h0800;
defparam \RAM_1|Decoder0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \RAM_1|Decoder0~123 (
// Equation(s):
// \RAM_1|Decoder0~123_combout  = (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~122_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~122_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~123_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~123 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \RAM_1|tempRAM[108][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[108][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[108][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[108][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[108][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \RAM_1|Decoder0~124 (
// Equation(s):
// \RAM_1|Decoder0~124_combout  = (!memDirection[1] & (\RAM_1|Decoder0~120_combout  & (\RAM_1|Decoder0~66_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~120_combout ),
	.datac(\RAM_1|Decoder0~66_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~124_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~124 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \RAM_1|tempRAM[104][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[104][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[104][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[104][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \RAM_1|Mux3~42 (
// Equation(s):
// \RAM_1|Mux3~42_combout  = (memDirection[2] & ((\RAM_1|tempRAM[108][0]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[104][0]~q  & !memDirection[0]))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[108][0]~q ),
	.datac(\RAM_1|tempRAM[104][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~42 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \RAM_1|Mux3~43 (
// Equation(s):
// \RAM_1|Mux3~43_combout  = (memDirection[0] & ((\RAM_1|Mux3~42_combout  & (\RAM_1|tempRAM[109][0]~q )) # (!\RAM_1|Mux3~42_combout  & ((\RAM_1|tempRAM[105][0]~q ))))) # (!memDirection[0] & (((\RAM_1|Mux3~42_combout ))))

	.dataa(\RAM_1|tempRAM[109][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[105][0]~q ),
	.datad(\RAM_1|Mux3~42_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~43 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \RAM_1|tempRAM[92][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[92][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[92][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[92][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[92][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \RAM_1|Decoder0~129 (
// Equation(s):
// \RAM_1|Decoder0~129_combout  = (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~128_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~128_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~129 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \RAM_1|tempRAM[92][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[92][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[92][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[92][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[92][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \RAM_1|Decoder0~132 (
// Equation(s):
// \RAM_1|Decoder0~132_combout  = (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~128_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~128_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~132 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \RAM_1|tempRAM[93][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[93][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[93][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[93][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \RAM_1|tempRAM[88][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[88][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[88][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[88][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[88][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \RAM_1|Decoder0~131 (
// Equation(s):
// \RAM_1|Decoder0~131_combout  = (!memDirection[1] & (\RAM_1|Decoder0~66_combout  & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~127_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~66_combout ),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~127_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~131 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \RAM_1|tempRAM[88][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[88][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[88][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[88][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[88][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \RAM_1|tempRAM[89][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[89][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[89][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[89][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[89][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \RAM_1|Decoder0~130 (
// Equation(s):
// \RAM_1|Decoder0~130_combout  = (\RAM_1|Decoder0~66_combout  & (!memDirection[1] & (\RAM_1|Decoder0~127_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~127_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~130 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \RAM_1|tempRAM[89][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[89][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[89][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[89][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[89][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux3~44 (
// Equation(s):
// \RAM_1|Mux3~44_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & ((\RAM_1|tempRAM[89][0]~q ))) # (!memDirection[0] & (\RAM_1|tempRAM[88][0]~q ))))

	.dataa(\RAM_1|tempRAM[88][0]~q ),
	.datab(\RAM_1|tempRAM[89][0]~q ),
	.datac(memDirection[2]),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~44 .lut_mask = 16'hFC0A;
defparam \RAM_1|Mux3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux3~45 (
// Equation(s):
// \RAM_1|Mux3~45_combout  = (memDirection[2] & ((\RAM_1|Mux3~44_combout  & ((\RAM_1|tempRAM[93][0]~q ))) # (!\RAM_1|Mux3~44_combout  & (\RAM_1|tempRAM[92][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~44_combout ))))

	.dataa(\RAM_1|tempRAM[92][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[93][0]~q ),
	.datad(\RAM_1|Mux3~44_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~45 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \RAM_1|tempRAM[73][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[73][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[73][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[73][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[73][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \RAM_1|Decoder0~133 (
// Equation(s):
// \RAM_1|Decoder0~133_combout  = (!memDirection[1] & (\RAM_1|Decoder0~65_combout  & (\RAM_1|Decoder0~120_combout  & \RAM_1|Decoder0~66_combout )))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Decoder0~65_combout ),
	.datac(\RAM_1|Decoder0~120_combout ),
	.datad(\RAM_1|Decoder0~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~133 .lut_mask = 16'h4000;
defparam \RAM_1|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \RAM_1|tempRAM[73][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[73][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[73][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[73][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[73][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \RAM_1|Decoder0~136 (
// Equation(s):
// \RAM_1|Decoder0~136_combout  = (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~122_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~122_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~136_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~136 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \RAM_1|tempRAM[77][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[77][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[77][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[77][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \RAM_1|tempRAM[76][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[76][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[76][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[76][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[76][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \RAM_1|Decoder0~134 (
// Equation(s):
// \RAM_1|Decoder0~134_combout  = (\RAM_1|Decoder0~122_combout  & \RAM_1|Decoder0~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~122_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~134 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \RAM_1|tempRAM[76][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[76][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[76][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[76][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[76][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \RAM_1|Decoder0~135 (
// Equation(s):
// \RAM_1|Decoder0~135_combout  = (\RAM_1|Decoder0~66_combout  & (!memDirection[1] & (\RAM_1|Decoder0~120_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(\RAM_1|Decoder0~66_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~120_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~135 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \RAM_1|tempRAM[72][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[72][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[72][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[72][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \RAM_1|Mux3~46 (
// Equation(s):
// \RAM_1|Mux3~46_combout  = (memDirection[2] & ((\RAM_1|tempRAM[76][0]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[72][0]~q  & !memDirection[0]))))

	.dataa(\RAM_1|tempRAM[76][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[72][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~46 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux3~47 (
// Equation(s):
// \RAM_1|Mux3~47_combout  = (memDirection[0] & ((\RAM_1|Mux3~46_combout  & ((\RAM_1|tempRAM[77][0]~q ))) # (!\RAM_1|Mux3~46_combout  & (\RAM_1|tempRAM[73][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~46_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[73][0]~q ),
	.datac(\RAM_1|tempRAM[77][0]~q ),
	.datad(\RAM_1|Mux3~46_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~47 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux3~48 (
// Equation(s):
// \RAM_1|Mux3~48_combout  = (memDirection[4] & ((\RAM_1|Mux3~45_combout ) # ((memDirection[5])))) # (!memDirection[4] & (((!memDirection[5] & \RAM_1|Mux3~47_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Mux3~45_combout ),
	.datac(memDirection[5]),
	.datad(\RAM_1|Mux3~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~48 .lut_mask = 16'hADA8;
defparam \RAM_1|Mux3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \RAM_1|Mux3~51 (
// Equation(s):
// \RAM_1|Mux3~51_combout  = (memDirection[5] & ((\RAM_1|Mux3~48_combout  & (\RAM_1|Mux3~50_combout )) # (!\RAM_1|Mux3~48_combout  & ((\RAM_1|Mux3~43_combout ))))) # (!memDirection[5] & (((\RAM_1|Mux3~48_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux3~50_combout ),
	.datac(\RAM_1|Mux3~43_combout ),
	.datad(\RAM_1|Mux3~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~51 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \RAM_1|tempRAM[86][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[86][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[86][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[86][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[86][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \RAM_1|Decoder0~141 (
// Equation(s):
// \RAM_1|Decoder0~141_combout  = (\RAM_1|Decoder0~47_combout  & (\RAM_1|Decoder0~48_combout  & (\RAM_1|Decoder0~41_combout  & memDirection[6])))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(\RAM_1|Decoder0~48_combout ),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~141_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~141 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \RAM_1|tempRAM[86][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[86][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[86][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[86][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[86][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \RAM_1|Decoder0~145 (
// Equation(s):
// \RAM_1|Decoder0~145_combout  = (\RAM_1|Decoder0~47_combout  & (memDirection[6] & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~145_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~145 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \RAM_1|tempRAM[87][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[87][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[87][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[87][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \RAM_1|tempRAM[83][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[83][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[83][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[83][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[83][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \RAM_1|Decoder0~142 (
// Equation(s):
// \RAM_1|Decoder0~142_combout  = (!memDirection[3] & (memDirection[6] & (!memDirection[2] & memDirection[4])))

	.dataa(memDirection[3]),
	.datab(memDirection[6]),
	.datac(memDirection[2]),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~142_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~142 .lut_mask = 16'h0400;
defparam \RAM_1|Decoder0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \RAM_1|Decoder0~143 (
// Equation(s):
// \RAM_1|Decoder0~143_combout  = (memDirection[1] & (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~142_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~143_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~143 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \RAM_1|tempRAM[83][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[83][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[83][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[83][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[83][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \RAM_1|Decoder0~144 (
// Equation(s):
// \RAM_1|Decoder0~144_combout  = (memDirection[1] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~142_combout ))

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~144_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~144 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \RAM_1|tempRAM[82][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[82][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[82][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[82][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \RAM_1|Mux3~52 (
// Equation(s):
// \RAM_1|Mux3~52_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[83][0]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[82][0]~q )))))

	.dataa(\RAM_1|tempRAM[83][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[82][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~52 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \RAM_1|Mux3~53 (
// Equation(s):
// \RAM_1|Mux3~53_combout  = (memDirection[2] & ((\RAM_1|Mux3~52_combout  & ((\RAM_1|tempRAM[87][0]~q ))) # (!\RAM_1|Mux3~52_combout  & (\RAM_1|tempRAM[86][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~52_combout ))))

	.dataa(\RAM_1|tempRAM[86][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[87][0]~q ),
	.datad(\RAM_1|Mux3~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~53 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \RAM_1|tempRAM[118][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[118][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[118][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[118][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[118][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \RAM_1|Decoder0~150 (
// Equation(s):
// \RAM_1|Decoder0~150_combout  = (\RAM_1|Decoder0~48_combout  & (memDirection[6] & (\RAM_1|Decoder0~47_combout  & \RAM_1|Decoder0~38_combout )))

	.dataa(\RAM_1|Decoder0~48_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~47_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~150_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~150 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \RAM_1|tempRAM[118][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[118][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[118][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[118][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[118][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \RAM_1|Decoder0~153 (
// Equation(s):
// \RAM_1|Decoder0~153_combout  = (\RAM_1|Decoder0~47_combout  & (memDirection[6] & (\RAM_1|Decoder0~48_combout  & \RAM_1|Decoder0~74_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~48_combout ),
	.datad(\RAM_1|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~153_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~153 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \RAM_1|tempRAM[119][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[119][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[119][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[119][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \RAM_1|tempRAM[115][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[115][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[115][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[115][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[115][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \RAM_1|Decoder0~151 (
// Equation(s):
// \RAM_1|Decoder0~151_combout  = (memDirection[1] & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~142_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~151_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~151 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \RAM_1|tempRAM[115][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[115][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[115][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[115][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[115][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \RAM_1|Decoder0~152 (
// Equation(s):
// \RAM_1|Decoder0~152_combout  = (\RAM_1|Decoder0~38_combout  & (memDirection[1] & \RAM_1|Decoder0~142_combout ))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(gnd),
	.datac(memDirection[1]),
	.datad(\RAM_1|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~152_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~152 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \RAM_1|tempRAM[114][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[114][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[114][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[114][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \RAM_1|Mux3~59 (
// Equation(s):
// \RAM_1|Mux3~59_combout  = (memDirection[0] & ((\RAM_1|tempRAM[115][0]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[114][0]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[115][0]~q ),
	.datac(\RAM_1|tempRAM[114][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~59 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \RAM_1|Mux3~60 (
// Equation(s):
// \RAM_1|Mux3~60_combout  = (memDirection[2] & ((\RAM_1|Mux3~59_combout  & ((\RAM_1|tempRAM[119][0]~q ))) # (!\RAM_1|Mux3~59_combout  & (\RAM_1|tempRAM[118][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~59_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[118][0]~q ),
	.datac(\RAM_1|tempRAM[119][0]~q ),
	.datad(\RAM_1|Mux3~59_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~60 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \RAM_1|tempRAM[67][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[67][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[67][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[67][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[67][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \RAM_1|Decoder0~148 (
// Equation(s):
// \RAM_1|Decoder0~148_combout  = (memDirection[6] & (memDirection[1] & (\RAM_1|Decoder0~73_combout  & \RAM_1|Decoder0~65_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~73_combout ),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~148_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~148 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \RAM_1|tempRAM[67][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[67][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[67][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[67][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[67][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \RAM_1|Decoder0~191 (
// Equation(s):
// \RAM_1|Decoder0~191_combout  = (memDirection[6] & (\RAM_1|Decoder0~52_combout  & (\RAM_1|Decoder0~65_combout  & !memDirection[4])))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~52_combout ),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~191_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~191 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \RAM_1|tempRAM[71][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[71][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[71][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[71][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \RAM_1|tempRAM[70][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[70][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[70][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[70][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[70][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \RAM_1|Decoder0~190 (
// Equation(s):
// \RAM_1|Decoder0~190_combout  = (\RAM_1|Decoder0~41_combout  & (!memDirection[4] & (memDirection[6] & \RAM_1|Decoder0~52_combout )))

	.dataa(\RAM_1|Decoder0~41_combout ),
	.datab(memDirection[4]),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~190_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~190 .lut_mask = 16'h2000;
defparam \RAM_1|Decoder0~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \RAM_1|tempRAM[70][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[70][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[70][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[70][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[70][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \RAM_1|Decoder0~149 (
// Equation(s):
// \RAM_1|Decoder0~149_combout  = (memDirection[6] & (\RAM_1|Decoder0~91_combout  & \RAM_1|Decoder0~41_combout ))

	.dataa(gnd),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~91_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~149_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~149 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \RAM_1|tempRAM[66][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[66][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[66][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[66][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \RAM_1|Mux3~56 (
// Equation(s):
// \RAM_1|Mux3~56_combout  = (memDirection[2] & ((\RAM_1|tempRAM[70][0]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[66][0]~q  & !memDirection[0]))))

	.dataa(\RAM_1|tempRAM[70][0]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[66][0]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~56 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \RAM_1|Mux3~57 (
// Equation(s):
// \RAM_1|Mux3~57_combout  = (memDirection[0] & ((\RAM_1|Mux3~56_combout  & ((\RAM_1|tempRAM[71][0]~q ))) # (!\RAM_1|Mux3~56_combout  & (\RAM_1|tempRAM[67][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~56_combout ))))

	.dataa(\RAM_1|tempRAM[67][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[71][0]~q ),
	.datad(\RAM_1|Mux3~56_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~57 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \RAM_1|tempRAM[99][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[99][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[99][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[99][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[99][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \RAM_1|Decoder0~146 (
// Equation(s):
// \RAM_1|Decoder0~146_combout  = (memDirection[6] & (memDirection[1] & (\RAM_1|Decoder0~74_combout  & \RAM_1|Decoder0~73_combout )))

	.dataa(memDirection[6]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(\RAM_1|Decoder0~73_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~146_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~146 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \RAM_1|tempRAM[99][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[99][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[99][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[99][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[99][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \RAM_1|Decoder0~189 (
// Equation(s):
// \RAM_1|Decoder0~189_combout  = (\RAM_1|Decoder0~52_combout  & (memDirection[6] & (\RAM_1|Decoder0~74_combout  & !memDirection[4])))

	.dataa(\RAM_1|Decoder0~52_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~189_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~189 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \RAM_1|tempRAM[103][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[103][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[103][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[103][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \RAM_1|tempRAM[102][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[102][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[102][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[102][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[102][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \RAM_1|Decoder0~188 (
// Equation(s):
// \RAM_1|Decoder0~188_combout  = (\RAM_1|Decoder0~52_combout  & (memDirection[6] & (\RAM_1|Decoder0~38_combout  & !memDirection[4])))

	.dataa(\RAM_1|Decoder0~52_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~188_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~188 .lut_mask = 16'h0080;
defparam \RAM_1|Decoder0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \RAM_1|tempRAM[102][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[102][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[102][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[102][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[102][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \RAM_1|Decoder0~147 (
// Equation(s):
// \RAM_1|Decoder0~147_combout  = (memDirection[6] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~91_combout ))

	.dataa(memDirection[6]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~91_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~147_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~147 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \RAM_1|tempRAM[98][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[98][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[98][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[98][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \RAM_1|Mux3~54 (
// Equation(s):
// \RAM_1|Mux3~54_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[102][0]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[98][0]~q )))))

	.dataa(\RAM_1|tempRAM[102][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[98][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~54 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \RAM_1|Mux3~55 (
// Equation(s):
// \RAM_1|Mux3~55_combout  = (memDirection[0] & ((\RAM_1|Mux3~54_combout  & ((\RAM_1|tempRAM[103][0]~q ))) # (!\RAM_1|Mux3~54_combout  & (\RAM_1|tempRAM[99][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~54_combout ))))

	.dataa(\RAM_1|tempRAM[99][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[103][0]~q ),
	.datad(\RAM_1|Mux3~54_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~55 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \RAM_1|Mux3~58 (
// Equation(s):
// \RAM_1|Mux3~58_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|Mux3~55_combout )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|Mux3~57_combout )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~57_combout ),
	.datad(\RAM_1|Mux3~55_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~58 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \RAM_1|Mux3~61 (
// Equation(s):
// \RAM_1|Mux3~61_combout  = (memDirection[4] & ((\RAM_1|Mux3~58_combout  & ((\RAM_1|Mux3~60_combout ))) # (!\RAM_1|Mux3~58_combout  & (\RAM_1|Mux3~53_combout )))) # (!memDirection[4] & (((\RAM_1|Mux3~58_combout ))))

	.dataa(\RAM_1|Mux3~53_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~60_combout ),
	.datad(\RAM_1|Mux3~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~61 .lut_mask = 16'hF388;
defparam \RAM_1|Mux3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \RAM_1|Decoder0~166 (
// Equation(s):
// \RAM_1|Decoder0~166_combout  = (\RAM_1|Decoder0~55_combout  & (memDirection[6] & \RAM_1|Decoder0~65_combout ))

	.dataa(\RAM_1|Decoder0~55_combout ),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(\RAM_1|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~166_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~166 .lut_mask = 16'h8800;
defparam \RAM_1|Decoder0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \RAM_1|tempRAM[69][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[69][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[69][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[69][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \RAM_1|tempRAM[65][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[65][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[65][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[65][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[65][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \RAM_1|Decoder0~154 (
// Equation(s):
// \RAM_1|Decoder0~154_combout  = (memDirection[6] & (!memDirection[2] & (\RAM_1|Decoder0~50_combout  & !memDirection[1])))

	.dataa(memDirection[6]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Decoder0~50_combout ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~154_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~154 .lut_mask = 16'h0020;
defparam \RAM_1|Decoder0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \RAM_1|Decoder0~163 (
// Equation(s):
// \RAM_1|Decoder0~163_combout  = (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~154_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~154_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~163_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~163 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \RAM_1|tempRAM[65][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[65][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[65][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[65][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[65][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \RAM_1|Decoder0~165 (
// Equation(s):
// \RAM_1|Decoder0~165_combout  = (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~154_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~154_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~165_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~165 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \RAM_1|tempRAM[64][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[64][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[64][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[64][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \RAM_1|tempRAM[68][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[68][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[68][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[68][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[68][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \RAM_1|Decoder0~164 (
// Equation(s):
// \RAM_1|Decoder0~164_combout  = (\RAM_1|Decoder0~55_combout  & (memDirection[6] & \RAM_1|Decoder0~41_combout ))

	.dataa(gnd),
	.datab(\RAM_1|Decoder0~55_combout ),
	.datac(memDirection[6]),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~164_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~164 .lut_mask = 16'hC000;
defparam \RAM_1|Decoder0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \RAM_1|tempRAM[68][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[68][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[68][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[68][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[68][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \RAM_1|Mux3~66 (
// Equation(s):
// \RAM_1|Mux3~66_combout  = (memDirection[0] & (memDirection[2])) # (!memDirection[0] & ((memDirection[2] & ((\RAM_1|tempRAM[68][0]~q ))) # (!memDirection[2] & (\RAM_1|tempRAM[64][0]~q ))))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[64][0]~q ),
	.datad(\RAM_1|tempRAM[68][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~66 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \RAM_1|Mux3~67 (
// Equation(s):
// \RAM_1|Mux3~67_combout  = (memDirection[0] & ((\RAM_1|Mux3~66_combout  & (\RAM_1|tempRAM[69][0]~q )) # (!\RAM_1|Mux3~66_combout  & ((\RAM_1|tempRAM[65][0]~q ))))) # (!memDirection[0] & (((\RAM_1|Mux3~66_combout ))))

	.dataa(\RAM_1|tempRAM[69][0]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[65][0]~q ),
	.datad(\RAM_1|Mux3~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~67 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \RAM_1|tempRAM[84][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[84][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[84][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[84][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[84][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \RAM_1|Decoder0~159 (
// Equation(s):
// \RAM_1|Decoder0~159_combout  = (\RAM_1|Decoder0~47_combout  & (memDirection[6] & (\RAM_1|Decoder0~42_combout  & \RAM_1|Decoder0~41_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~42_combout ),
	.datad(\RAM_1|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~159_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~159 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \RAM_1|tempRAM[84][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[84][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[84][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[84][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[84][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \RAM_1|Decoder0~162 (
// Equation(s):
// \RAM_1|Decoder0~162_combout  = (memDirection[6] & (\RAM_1|Decoder0~42_combout  & (\RAM_1|Decoder0~65_combout  & \RAM_1|Decoder0~47_combout )))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Decoder0~42_combout ),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(\RAM_1|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~162_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~162 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \RAM_1|tempRAM[85][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[85][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[85][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[85][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \RAM_1|Decoder0~161 (
// Equation(s):
// \RAM_1|Decoder0~161_combout  = (!memDirection[1] & (\RAM_1|Decoder0~41_combout  & \RAM_1|Decoder0~142_combout ))

	.dataa(memDirection[1]),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~41_combout ),
	.datad(\RAM_1|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~161_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~161 .lut_mask = 16'h5000;
defparam \RAM_1|Decoder0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \RAM_1|tempRAM[80][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[80][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[80][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[80][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \RAM_1|tempRAM[81][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[81][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[81][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[81][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[81][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \RAM_1|Decoder0~160 (
// Equation(s):
// \RAM_1|Decoder0~160_combout  = (\RAM_1|Decoder0~142_combout  & (!memDirection[1] & \RAM_1|Decoder0~65_combout ))

	.dataa(\RAM_1|Decoder0~142_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~160_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~160 .lut_mask = 16'h2020;
defparam \RAM_1|Decoder0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \RAM_1|tempRAM[81][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[81][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[81][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[81][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[81][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \RAM_1|Mux3~64 (
// Equation(s):
// \RAM_1|Mux3~64_combout  = (memDirection[0] & ((memDirection[2]) # ((\RAM_1|tempRAM[81][0]~q )))) # (!memDirection[0] & (!memDirection[2] & (\RAM_1|tempRAM[80][0]~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[80][0]~q ),
	.datad(\RAM_1|tempRAM[81][0]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~64 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \RAM_1|Mux3~65 (
// Equation(s):
// \RAM_1|Mux3~65_combout  = (memDirection[2] & ((\RAM_1|Mux3~64_combout  & ((\RAM_1|tempRAM[85][0]~q ))) # (!\RAM_1|Mux3~64_combout  & (\RAM_1|tempRAM[84][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~64_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[84][0]~q ),
	.datac(\RAM_1|tempRAM[85][0]~q ),
	.datad(\RAM_1|Mux3~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~65 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \RAM_1|Mux3~68 (
// Equation(s):
// \RAM_1|Mux3~68_combout  = (memDirection[5] & (memDirection[4])) # (!memDirection[5] & ((memDirection[4] & ((\RAM_1|Mux3~65_combout ))) # (!memDirection[4] & (\RAM_1|Mux3~67_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux3~67_combout ),
	.datad(\RAM_1|Mux3~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~68 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \RAM_1|tempRAM[97][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[97][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[97][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[97][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[97][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \RAM_1|Decoder0~155 (
// Equation(s):
// \RAM_1|Decoder0~155_combout  = (\RAM_1|Decoder0~154_combout  & \RAM_1|Decoder0~74_combout )

	.dataa(\RAM_1|Decoder0~154_combout ),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~155_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~155 .lut_mask = 16'hA0A0;
defparam \RAM_1|Decoder0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \RAM_1|tempRAM[97][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[97][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[97][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[97][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[97][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \RAM_1|tempRAM[101][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[101][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[101][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[101][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[101][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \RAM_1|Decoder0~158 (
// Equation(s):
// \RAM_1|Decoder0~158_combout  = (\RAM_1|Decoder0~74_combout  & (\RAM_1|Decoder0~55_combout  & memDirection[6]))

	.dataa(\RAM_1|Decoder0~74_combout ),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~55_combout ),
	.datad(memDirection[6]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~158_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~158 .lut_mask = 16'hA000;
defparam \RAM_1|Decoder0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \RAM_1|tempRAM[101][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[101][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[101][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[101][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[101][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \RAM_1|tempRAM[100][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[100][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[100][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[100][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[100][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \RAM_1|Decoder0~156 (
// Equation(s):
// \RAM_1|Decoder0~156_combout  = (\RAM_1|Decoder0~38_combout  & (memDirection[6] & \RAM_1|Decoder0~55_combout ))

	.dataa(\RAM_1|Decoder0~38_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~156_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~156 .lut_mask = 16'h8080;
defparam \RAM_1|Decoder0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \RAM_1|tempRAM[100][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[100][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[100][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[100][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[100][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \RAM_1|Decoder0~157 (
// Equation(s):
// \RAM_1|Decoder0~157_combout  = (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~154_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~154_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~157_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~157 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \RAM_1|tempRAM[96][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[96][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[96][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[96][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \RAM_1|Mux3~62 (
// Equation(s):
// \RAM_1|Mux3~62_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[100][0]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[96][0]~q )))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[100][0]~q ),
	.datac(\RAM_1|tempRAM[96][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~62 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \RAM_1|Mux3~63 (
// Equation(s):
// \RAM_1|Mux3~63_combout  = (memDirection[0] & ((\RAM_1|Mux3~62_combout  & ((\RAM_1|tempRAM[101][0]~q ))) # (!\RAM_1|Mux3~62_combout  & (\RAM_1|tempRAM[97][0]~q )))) # (!memDirection[0] & (((\RAM_1|Mux3~62_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[97][0]~q ),
	.datac(\RAM_1|tempRAM[101][0]~q ),
	.datad(\RAM_1|Mux3~62_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~63 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \RAM_1|tempRAM[116][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[116][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[116][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[116][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[116][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \RAM_1|Decoder0~167 (
// Equation(s):
// \RAM_1|Decoder0~167_combout  = (\RAM_1|Decoder0~42_combout  & (memDirection[6] & (\RAM_1|Decoder0~38_combout  & \RAM_1|Decoder0~47_combout )))

	.dataa(\RAM_1|Decoder0~42_combout ),
	.datab(memDirection[6]),
	.datac(\RAM_1|Decoder0~38_combout ),
	.datad(\RAM_1|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~167_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~167 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \RAM_1|tempRAM[116][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[116][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[116][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[116][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[116][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \RAM_1|Decoder0~170 (
// Equation(s):
// \RAM_1|Decoder0~170_combout  = (\RAM_1|Decoder0~47_combout  & (memDirection[6] & (memDirection[2] & \RAM_1|Decoder0~125_combout )))

	.dataa(\RAM_1|Decoder0~47_combout ),
	.datab(memDirection[6]),
	.datac(memDirection[2]),
	.datad(\RAM_1|Decoder0~125_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~170_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~170 .lut_mask = 16'h8000;
defparam \RAM_1|Decoder0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \RAM_1|tempRAM[117][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[117][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[117][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[117][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \RAM_1|tempRAM[113][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[113][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[0]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[113][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[113][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[113][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \RAM_1|Decoder0~168 (
// Equation(s):
// \RAM_1|Decoder0~168_combout  = (\RAM_1|Decoder0~74_combout  & (\RAM_1|Decoder0~142_combout  & !memDirection[1]))

	.dataa(\RAM_1|Decoder0~74_combout ),
	.datab(\RAM_1|Decoder0~142_combout ),
	.datac(gnd),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~168_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~168 .lut_mask = 16'h0088;
defparam \RAM_1|Decoder0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \RAM_1|tempRAM[113][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[113][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[113][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[113][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[113][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \RAM_1|Decoder0~169 (
// Equation(s):
// \RAM_1|Decoder0~169_combout  = (!memDirection[1] & (\RAM_1|Decoder0~142_combout  & \RAM_1|Decoder0~38_combout ))

	.dataa(gnd),
	.datab(memDirection[1]),
	.datac(\RAM_1|Decoder0~142_combout ),
	.datad(\RAM_1|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~169_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~169 .lut_mask = 16'h3000;
defparam \RAM_1|Decoder0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \RAM_1|tempRAM[112][0] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[112][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[112][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[112][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \RAM_1|Mux3~69 (
// Equation(s):
// \RAM_1|Mux3~69_combout  = (memDirection[0] & ((\RAM_1|tempRAM[113][0]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[112][0]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[113][0]~q ),
	.datac(\RAM_1|tempRAM[112][0]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux3~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~69 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \RAM_1|Mux3~70 (
// Equation(s):
// \RAM_1|Mux3~70_combout  = (memDirection[2] & ((\RAM_1|Mux3~69_combout  & ((\RAM_1|tempRAM[117][0]~q ))) # (!\RAM_1|Mux3~69_combout  & (\RAM_1|tempRAM[116][0]~q )))) # (!memDirection[2] & (((\RAM_1|Mux3~69_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[116][0]~q ),
	.datac(\RAM_1|tempRAM[117][0]~q ),
	.datad(\RAM_1|Mux3~69_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~70 .lut_mask = 16'hF588;
defparam \RAM_1|Mux3~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux3~71 (
// Equation(s):
// \RAM_1|Mux3~71_combout  = (memDirection[5] & ((\RAM_1|Mux3~68_combout  & ((\RAM_1|Mux3~70_combout ))) # (!\RAM_1|Mux3~68_combout  & (\RAM_1|Mux3~63_combout )))) # (!memDirection[5] & (\RAM_1|Mux3~68_combout ))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux3~68_combout ),
	.datac(\RAM_1|Mux3~63_combout ),
	.datad(\RAM_1|Mux3~70_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~71 .lut_mask = 16'hEC64;
defparam \RAM_1|Mux3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux3~72 (
// Equation(s):
// \RAM_1|Mux3~72_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|Mux3~61_combout )) # (!memDirection[1] & ((\RAM_1|Mux3~71_combout )))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux3~61_combout ),
	.datad(\RAM_1|Mux3~71_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~72 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \RAM_1|Mux3~83 (
// Equation(s):
// \RAM_1|Mux3~83_combout  = (memDirection[3] & ((\RAM_1|Mux3~72_combout  & (\RAM_1|Mux3~82_combout )) # (!\RAM_1|Mux3~72_combout  & ((\RAM_1|Mux3~51_combout ))))) # (!memDirection[3] & (((\RAM_1|Mux3~72_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux3~82_combout ),
	.datac(\RAM_1|Mux3~51_combout ),
	.datad(\RAM_1|Mux3~72_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux3~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux3~83 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \RAM_1|dataOut[0]~0 (
// Equation(s):
// \RAM_1|dataOut[0]~0_combout  = (memDirection[6] & ((\RAM_1|Mux3~83_combout ))) # (!memDirection[6] & (\RAM_1|Mux3~41_combout ))

	.dataa(\RAM_1|Mux3~41_combout ),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(\RAM_1|Mux3~83_combout ),
	.cin(gnd),
	.combout(\RAM_1|dataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|dataOut[0]~0 .lut_mask = 16'hEE22;
defparam \RAM_1|dataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \RAM_1|tempRAM[128][0]~feeder (
// Equation(s):
// \RAM_1|tempRAM[128][0]~feeder_combout  = valIn[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[128][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[128][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[128][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \RAM_1|Decoder0~179 (
// Equation(s):
// \RAM_1|Decoder0~179_combout  = (!memDirection[5] & (!memDirection[0] & (memDirection[7] & \we~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[0]),
	.datac(memDirection[7]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~179_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~179 .lut_mask = 16'h1000;
defparam \RAM_1|Decoder0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \RAM_1|Decoder0~180 (
// Equation(s):
// \RAM_1|Decoder0~180_combout  = (\RAM_1|Decoder0~77_combout  & \RAM_1|Decoder0~179_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_1|Decoder0~77_combout ),
	.datad(\RAM_1|Decoder0~179_combout ),
	.cin(gnd),
	.combout(\RAM_1|Decoder0~180_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Decoder0~180 .lut_mask = 16'hF000;
defparam \RAM_1|Decoder0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \RAM_1|tempRAM[128][0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[128][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[128][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[128][0] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[128][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \RAM_1|dataOut[0] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|dataOut[0]~0_combout ),
	.asdata(\RAM_1|tempRAM[128][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(memDirection[7]),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|dataOut[0] .is_wysiwyg = "true";
defparam \RAM_1|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \leds[0]~0 (
// Equation(s):
// \leds[0]~0_combout  = !\RAM_1|dataOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_1|dataOut [0]),
	.cin(gnd),
	.combout(\leds[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds[0]~0 .lut_mask = 16'h00FF;
defparam \leds[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \leds[0]~reg0 (
	.clk(\second~clkctrl_outclk ),
	.d(\leds[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[0]~reg0 .is_wysiwyg = "true";
defparam \leds[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \valIn[1]~feeder (
// Equation(s):
// \valIn[1]~feeder_combout  = memDirection[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\valIn[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valIn[1]~feeder .lut_mask = 16'hFF00;
defparam \valIn[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \valIn[1] (
	.clk(\second~clkctrl_outclk ),
	.d(\valIn[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valIn[1]),
	.prn(vcc));
// synopsys translate_off
defparam \valIn[1] .is_wysiwyg = "true";
defparam \valIn[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \RAM_1|tempRAM[91][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[91][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[91][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[91][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[91][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \RAM_1|tempRAM[91][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[91][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[91][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[91][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[91][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \RAM_1|tempRAM[123][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[123][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[123][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[123][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \RAM_1|tempRAM[107][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[107][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[107][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[107][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[107][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \RAM_1|tempRAM[107][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[107][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[107][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[107][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[107][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \RAM_1|tempRAM[75][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[75][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[75][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[75][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \RAM_1|Mux2~49 (
// Equation(s):
// \RAM_1|Mux2~49_combout  = (memDirection[5] & ((\RAM_1|tempRAM[107][1]~q ) # ((memDirection[4])))) # (!memDirection[5] & (((\RAM_1|tempRAM[75][1]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[107][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[75][1]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~49 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \RAM_1|Mux2~50 (
// Equation(s):
// \RAM_1|Mux2~50_combout  = (memDirection[4] & ((\RAM_1|Mux2~49_combout  & ((\RAM_1|tempRAM[123][1]~q ))) # (!\RAM_1|Mux2~49_combout  & (\RAM_1|tempRAM[91][1]~q )))) # (!memDirection[4] & (((\RAM_1|Mux2~49_combout ))))

	.dataa(\RAM_1|tempRAM[91][1]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[123][1]~q ),
	.datad(\RAM_1|Mux2~49_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~50 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \RAM_1|tempRAM[121][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[121][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[121][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[121][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[121][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \RAM_1|tempRAM[121][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[121][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[121][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[121][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[121][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \RAM_1|tempRAM[89][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[89][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[89][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[89][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \RAM_1|tempRAM[73][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[73][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[73][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[73][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \RAM_1|tempRAM[105][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[105][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[105][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[105][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[105][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \RAM_1|tempRAM[105][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[105][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[105][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[105][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[105][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \RAM_1|Mux2~42 (
// Equation(s):
// \RAM_1|Mux2~42_combout  = (memDirection[4] & (memDirection[5])) # (!memDirection[4] & ((memDirection[5] & ((\RAM_1|tempRAM[105][1]~q ))) # (!memDirection[5] & (\RAM_1|tempRAM[73][1]~q ))))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[73][1]~q ),
	.datad(\RAM_1|tempRAM[105][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~42 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \RAM_1|Mux2~43 (
// Equation(s):
// \RAM_1|Mux2~43_combout  = (memDirection[4] & ((\RAM_1|Mux2~42_combout  & (\RAM_1|tempRAM[121][1]~q )) # (!\RAM_1|Mux2~42_combout  & ((\RAM_1|tempRAM[89][1]~q ))))) # (!memDirection[4] & (((\RAM_1|Mux2~42_combout ))))

	.dataa(\RAM_1|tempRAM[121][1]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[89][1]~q ),
	.datad(\RAM_1|Mux2~42_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~43 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \RAM_1|tempRAM[99][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[99][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[99][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[99][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[99][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \RAM_1|tempRAM[99][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[99][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[99][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[99][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[99][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \RAM_1|tempRAM[115][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[115][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[115][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[115][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \RAM_1|tempRAM[67][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[67][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[67][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[67][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \RAM_1|tempRAM[83][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[83][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[83][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[83][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[83][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \RAM_1|tempRAM[83][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[83][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[83][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[83][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[83][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \RAM_1|Mux2~44 (
// Equation(s):
// \RAM_1|Mux2~44_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|tempRAM[83][1]~q )))) # (!memDirection[4] & (!memDirection[5] & (\RAM_1|tempRAM[67][1]~q )))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[67][1]~q ),
	.datad(\RAM_1|tempRAM[83][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~44 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \RAM_1|Mux2~45 (
// Equation(s):
// \RAM_1|Mux2~45_combout  = (memDirection[5] & ((\RAM_1|Mux2~44_combout  & ((\RAM_1|tempRAM[115][1]~q ))) # (!\RAM_1|Mux2~44_combout  & (\RAM_1|tempRAM[99][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~44_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[99][1]~q ),
	.datac(\RAM_1|tempRAM[115][1]~q ),
	.datad(\RAM_1|Mux2~44_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~45 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \RAM_1|tempRAM[97][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[97][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[97][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[97][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[97][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \RAM_1|tempRAM[97][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[97][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[97][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[97][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[97][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \RAM_1|tempRAM[113][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[113][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[113][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[113][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[113][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \RAM_1|tempRAM[113][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[113][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[113][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[113][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[113][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \RAM_1|tempRAM[65][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[65][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[65][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[65][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \RAM_1|tempRAM[81][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[81][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[81][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[81][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[81][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \RAM_1|tempRAM[81][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[81][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[81][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[81][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[81][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux2~46 (
// Equation(s):
// \RAM_1|Mux2~46_combout  = (memDirection[5] & (memDirection[4])) # (!memDirection[5] & ((memDirection[4] & ((\RAM_1|tempRAM[81][1]~q ))) # (!memDirection[4] & (\RAM_1|tempRAM[65][1]~q ))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[65][1]~q ),
	.datad(\RAM_1|tempRAM[81][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~46 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \RAM_1|Mux2~47 (
// Equation(s):
// \RAM_1|Mux2~47_combout  = (memDirection[5] & ((\RAM_1|Mux2~46_combout  & ((\RAM_1|tempRAM[113][1]~q ))) # (!\RAM_1|Mux2~46_combout  & (\RAM_1|tempRAM[97][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~46_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[97][1]~q ),
	.datac(\RAM_1|tempRAM[113][1]~q ),
	.datad(\RAM_1|Mux2~46_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~47 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \RAM_1|Mux2~48 (
// Equation(s):
// \RAM_1|Mux2~48_combout  = (memDirection[1] & ((memDirection[3]) # ((\RAM_1|Mux2~45_combout )))) # (!memDirection[1] & (!memDirection[3] & ((\RAM_1|Mux2~47_combout ))))

	.dataa(memDirection[1]),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux2~45_combout ),
	.datad(\RAM_1|Mux2~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~48 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \RAM_1|Mux2~51 (
// Equation(s):
// \RAM_1|Mux2~51_combout  = (memDirection[3] & ((\RAM_1|Mux2~48_combout  & (\RAM_1|Mux2~50_combout )) # (!\RAM_1|Mux2~48_combout  & ((\RAM_1|Mux2~43_combout ))))) # (!memDirection[3] & (((\RAM_1|Mux2~48_combout ))))

	.dataa(\RAM_1|Mux2~50_combout ),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux2~43_combout ),
	.datad(\RAM_1|Mux2~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~51 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \RAM_1|tempRAM[71][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[71][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[71][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[71][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[71][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \RAM_1|tempRAM[71][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[71][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[71][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[71][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[71][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \RAM_1|tempRAM[79][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[79][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[79][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[79][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[79][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \RAM_1|tempRAM[79][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[79][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[79][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[79][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[79][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \RAM_1|tempRAM[69][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[69][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[69][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[69][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \RAM_1|tempRAM[77][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[77][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[77][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[77][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[77][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \RAM_1|tempRAM[77][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[77][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[77][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[77][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[77][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux2~77 (
// Equation(s):
// \RAM_1|Mux2~77_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|tempRAM[77][1]~q )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|tempRAM[69][1]~q )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[69][1]~q ),
	.datad(\RAM_1|tempRAM[77][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~77 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \RAM_1|Mux2~78 (
// Equation(s):
// \RAM_1|Mux2~78_combout  = (memDirection[1] & ((\RAM_1|Mux2~77_combout  & ((\RAM_1|tempRAM[79][1]~q ))) # (!\RAM_1|Mux2~77_combout  & (\RAM_1|tempRAM[71][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~77_combout ))))

	.dataa(\RAM_1|tempRAM[71][1]~q ),
	.datab(\RAM_1|tempRAM[79][1]~q ),
	.datac(memDirection[1]),
	.datad(\RAM_1|Mux2~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~78 .lut_mask = 16'hCFA0;
defparam \RAM_1|Mux2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \RAM_1|tempRAM[93][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[93][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[93][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[93][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[93][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \RAM_1|tempRAM[93][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[93][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[93][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[93][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[93][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \RAM_1|tempRAM[95][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[95][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[95][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[95][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[95][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \RAM_1|tempRAM[95][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[95][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[95][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[95][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[95][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \RAM_1|tempRAM[87][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[87][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[87][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[87][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[87][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \RAM_1|tempRAM[87][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[87][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[87][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[87][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[87][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \RAM_1|tempRAM[85][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[85][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[85][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[85][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux2~75 (
// Equation(s):
// \RAM_1|Mux2~75_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[87][1]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[85][1]~q )))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[87][1]~q ),
	.datac(\RAM_1|tempRAM[85][1]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~75 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux2~76 (
// Equation(s):
// \RAM_1|Mux2~76_combout  = (memDirection[3] & ((\RAM_1|Mux2~75_combout  & ((\RAM_1|tempRAM[95][1]~q ))) # (!\RAM_1|Mux2~75_combout  & (\RAM_1|tempRAM[93][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~75_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[93][1]~q ),
	.datac(\RAM_1|tempRAM[95][1]~q ),
	.datad(\RAM_1|Mux2~75_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~76 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \RAM_1|Mux2~79 (
// Equation(s):
// \RAM_1|Mux2~79_combout  = (memDirection[5] & (memDirection[4])) # (!memDirection[5] & ((memDirection[4] & ((\RAM_1|Mux2~76_combout ))) # (!memDirection[4] & (\RAM_1|Mux2~78_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux2~78_combout ),
	.datad(\RAM_1|Mux2~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~79 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \RAM_1|tempRAM[103][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[103][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[103][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[103][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[103][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \RAM_1|tempRAM[103][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[103][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[103][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[103][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[103][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \RAM_1|tempRAM[111][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[111][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[111][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[111][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \RAM_1|tempRAM[109][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[109][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[109][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[109][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[109][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \RAM_1|tempRAM[109][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[109][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[109][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[109][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[109][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \RAM_1|tempRAM[101][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[101][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[101][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[101][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \RAM_1|Mux2~73 (
// Equation(s):
// \RAM_1|Mux2~73_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[109][1]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[101][1]~q )))))

	.dataa(\RAM_1|tempRAM[109][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[101][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~73 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux2~74 (
// Equation(s):
// \RAM_1|Mux2~74_combout  = (memDirection[1] & ((\RAM_1|Mux2~73_combout  & ((\RAM_1|tempRAM[111][1]~q ))) # (!\RAM_1|Mux2~73_combout  & (\RAM_1|tempRAM[103][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~73_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[103][1]~q ),
	.datac(\RAM_1|tempRAM[111][1]~q ),
	.datad(\RAM_1|Mux2~73_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~74 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \RAM_1|tempRAM[125][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[125][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[125][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[125][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[125][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \RAM_1|tempRAM[125][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[125][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[125][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[125][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[125][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \RAM_1|tempRAM[127][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[127][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[127][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[127][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \RAM_1|tempRAM[119][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[119][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[119][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[119][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[119][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \RAM_1|tempRAM[119][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[119][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[119][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[119][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[119][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \RAM_1|tempRAM[117][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[117][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[117][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[117][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \RAM_1|Mux2~80 (
// Equation(s):
// \RAM_1|Mux2~80_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[119][1]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[117][1]~q )))))

	.dataa(\RAM_1|tempRAM[119][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[117][1]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~80 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \RAM_1|Mux2~81 (
// Equation(s):
// \RAM_1|Mux2~81_combout  = (memDirection[3] & ((\RAM_1|Mux2~80_combout  & ((\RAM_1|tempRAM[127][1]~q ))) # (!\RAM_1|Mux2~80_combout  & (\RAM_1|tempRAM[125][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~80_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[125][1]~q ),
	.datac(\RAM_1|tempRAM[127][1]~q ),
	.datad(\RAM_1|Mux2~80_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~81 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux2~82 (
// Equation(s):
// \RAM_1|Mux2~82_combout  = (memDirection[5] & ((\RAM_1|Mux2~79_combout  & ((\RAM_1|Mux2~81_combout ))) # (!\RAM_1|Mux2~79_combout  & (\RAM_1|Mux2~74_combout )))) # (!memDirection[5] & (\RAM_1|Mux2~79_combout ))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux2~79_combout ),
	.datac(\RAM_1|Mux2~74_combout ),
	.datad(\RAM_1|Mux2~81_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~82 .lut_mask = 16'hEC64;
defparam \RAM_1|Mux2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \RAM_1|tempRAM[102][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[102][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[102][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[102][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[102][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \RAM_1|tempRAM[102][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[102][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[102][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[102][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[102][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \RAM_1|tempRAM[118][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[118][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[118][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[118][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \RAM_1|tempRAM[86][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[86][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[86][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[86][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[86][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \RAM_1|tempRAM[86][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[86][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[86][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[86][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[86][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \RAM_1|tempRAM[70][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[70][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[70][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[70][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \RAM_1|Mux2~52 (
// Equation(s):
// \RAM_1|Mux2~52_combout  = (memDirection[4] & ((\RAM_1|tempRAM[86][1]~q ) # ((memDirection[5])))) # (!memDirection[4] & (((\RAM_1|tempRAM[70][1]~q  & !memDirection[5]))))

	.dataa(\RAM_1|tempRAM[86][1]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[70][1]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~52 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \RAM_1|Mux2~53 (
// Equation(s):
// \RAM_1|Mux2~53_combout  = (memDirection[5] & ((\RAM_1|Mux2~52_combout  & ((\RAM_1|tempRAM[118][1]~q ))) # (!\RAM_1|Mux2~52_combout  & (\RAM_1|tempRAM[102][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~52_combout ))))

	.dataa(\RAM_1|tempRAM[102][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[118][1]~q ),
	.datad(\RAM_1|Mux2~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~53 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \RAM_1|tempRAM[92][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[92][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[92][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[92][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[92][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \RAM_1|tempRAM[92][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[92][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[92][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[92][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[92][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \RAM_1|tempRAM[124][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[124][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[124][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[124][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \RAM_1|tempRAM[76][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[76][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[76][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[76][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \RAM_1|tempRAM[108][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[108][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[108][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[108][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[108][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \RAM_1|tempRAM[108][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[108][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[108][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[108][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[108][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \RAM_1|Mux2~54 (
// Equation(s):
// \RAM_1|Mux2~54_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|tempRAM[108][1]~q )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|tempRAM[76][1]~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[76][1]~q ),
	.datad(\RAM_1|tempRAM[108][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~54 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \RAM_1|Mux2~55 (
// Equation(s):
// \RAM_1|Mux2~55_combout  = (memDirection[4] & ((\RAM_1|Mux2~54_combout  & ((\RAM_1|tempRAM[124][1]~q ))) # (!\RAM_1|Mux2~54_combout  & (\RAM_1|tempRAM[92][1]~q )))) # (!memDirection[4] & (((\RAM_1|Mux2~54_combout ))))

	.dataa(\RAM_1|tempRAM[92][1]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[124][1]~q ),
	.datad(\RAM_1|Mux2~54_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~55 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \RAM_1|tempRAM[100][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[100][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[100][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[100][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[100][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \RAM_1|tempRAM[100][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[100][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[100][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[100][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[100][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \RAM_1|tempRAM[116][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[116][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[116][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[116][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \RAM_1|tempRAM[84][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[84][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[84][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[84][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[84][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \RAM_1|tempRAM[84][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[84][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[84][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[84][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[84][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \RAM_1|tempRAM[68][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[68][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[68][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[68][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \RAM_1|Mux2~56 (
// Equation(s):
// \RAM_1|Mux2~56_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[84][1]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[68][1]~q )))))

	.dataa(\RAM_1|tempRAM[84][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[68][1]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~56 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \RAM_1|Mux2~57 (
// Equation(s):
// \RAM_1|Mux2~57_combout  = (memDirection[5] & ((\RAM_1|Mux2~56_combout  & ((\RAM_1|tempRAM[116][1]~q ))) # (!\RAM_1|Mux2~56_combout  & (\RAM_1|tempRAM[100][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~56_combout ))))

	.dataa(\RAM_1|tempRAM[100][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[116][1]~q ),
	.datad(\RAM_1|Mux2~56_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~57 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \RAM_1|Mux2~58 (
// Equation(s):
// \RAM_1|Mux2~58_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|Mux2~55_combout )))) # (!memDirection[3] & (!memDirection[1] & ((\RAM_1|Mux2~57_combout ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux2~55_combout ),
	.datad(\RAM_1|Mux2~57_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~58 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \RAM_1|tempRAM[94][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[94][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[94][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[94][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[94][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \RAM_1|tempRAM[94][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[94][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[94][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[94][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[94][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \RAM_1|tempRAM[126][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[126][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[126][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[126][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[126][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \RAM_1|tempRAM[126][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[126][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[126][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[126][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[126][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \RAM_1|tempRAM[110][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[110][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[110][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[110][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[110][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \RAM_1|tempRAM[110][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[110][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[110][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[110][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[110][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \RAM_1|tempRAM[78][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[78][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[78][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[78][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux2~59 (
// Equation(s):
// \RAM_1|Mux2~59_combout  = (memDirection[5] & ((\RAM_1|tempRAM[110][1]~q ) # ((memDirection[4])))) # (!memDirection[5] & (((\RAM_1|tempRAM[78][1]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[110][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[78][1]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~59 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux2~60 (
// Equation(s):
// \RAM_1|Mux2~60_combout  = (memDirection[4] & ((\RAM_1|Mux2~59_combout  & ((\RAM_1|tempRAM[126][1]~q ))) # (!\RAM_1|Mux2~59_combout  & (\RAM_1|tempRAM[94][1]~q )))) # (!memDirection[4] & (((\RAM_1|Mux2~59_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[94][1]~q ),
	.datac(\RAM_1|tempRAM[126][1]~q ),
	.datad(\RAM_1|Mux2~59_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~60 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \RAM_1|Mux2~61 (
// Equation(s):
// \RAM_1|Mux2~61_combout  = (memDirection[1] & ((\RAM_1|Mux2~58_combout  & ((\RAM_1|Mux2~60_combout ))) # (!\RAM_1|Mux2~58_combout  & (\RAM_1|Mux2~53_combout )))) # (!memDirection[1] & (((\RAM_1|Mux2~58_combout ))))

	.dataa(\RAM_1|Mux2~53_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux2~58_combout ),
	.datad(\RAM_1|Mux2~60_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~61 .lut_mask = 16'hF838;
defparam \RAM_1|Mux2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \RAM_1|tempRAM[122][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[122][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[122][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[122][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[122][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \RAM_1|tempRAM[122][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[122][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[122][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[122][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[122][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \RAM_1|tempRAM[106][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[106][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[106][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[106][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[106][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \RAM_1|tempRAM[106][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[106][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[106][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[106][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[106][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \RAM_1|tempRAM[74][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[74][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[74][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[74][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \RAM_1|Mux2~69 (
// Equation(s):
// \RAM_1|Mux2~69_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[106][1]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[74][1]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[106][1]~q ),
	.datac(\RAM_1|tempRAM[74][1]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~69 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \RAM_1|tempRAM[90][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[90][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[90][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[90][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[90][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \RAM_1|tempRAM[90][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[90][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[90][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[90][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[90][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux2~70 (
// Equation(s):
// \RAM_1|Mux2~70_combout  = (\RAM_1|Mux2~69_combout  & ((\RAM_1|tempRAM[122][1]~q ) # ((!memDirection[4])))) # (!\RAM_1|Mux2~69_combout  & (((\RAM_1|tempRAM[90][1]~q  & memDirection[4]))))

	.dataa(\RAM_1|tempRAM[122][1]~q ),
	.datab(\RAM_1|Mux2~69_combout ),
	.datac(\RAM_1|tempRAM[90][1]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~70 .lut_mask = 16'hB8CC;
defparam \RAM_1|Mux2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \RAM_1|tempRAM[88][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[88][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[88][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[88][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[88][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \RAM_1|tempRAM[88][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[88][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[88][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[88][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[88][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \RAM_1|tempRAM[120][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[120][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[120][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[120][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \RAM_1|tempRAM[104][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[104][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[104][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[104][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[104][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \RAM_1|tempRAM[104][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[104][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[104][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[104][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[104][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \RAM_1|tempRAM[72][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[72][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[72][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[72][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \RAM_1|Mux2~64 (
// Equation(s):
// \RAM_1|Mux2~64_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[104][1]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[72][1]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[104][1]~q ),
	.datac(\RAM_1|tempRAM[72][1]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~64 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \RAM_1|Mux2~65 (
// Equation(s):
// \RAM_1|Mux2~65_combout  = (memDirection[4] & ((\RAM_1|Mux2~64_combout  & ((\RAM_1|tempRAM[120][1]~q ))) # (!\RAM_1|Mux2~64_combout  & (\RAM_1|tempRAM[88][1]~q )))) # (!memDirection[4] & (((\RAM_1|Mux2~64_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[88][1]~q ),
	.datac(\RAM_1|tempRAM[120][1]~q ),
	.datad(\RAM_1|Mux2~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~65 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \RAM_1|tempRAM[96][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[96][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[96][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[96][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[96][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \RAM_1|tempRAM[96][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[96][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[96][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[96][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[96][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \RAM_1|tempRAM[112][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[112][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[112][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[112][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \RAM_1|tempRAM[64][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[64][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[64][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[64][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \RAM_1|tempRAM[80][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[80][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[80][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[80][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[80][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \RAM_1|tempRAM[80][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[80][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[80][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[80][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[80][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux2~66 (
// Equation(s):
// \RAM_1|Mux2~66_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|tempRAM[80][1]~q )))) # (!memDirection[4] & (!memDirection[5] & (\RAM_1|tempRAM[64][1]~q )))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[64][1]~q ),
	.datad(\RAM_1|tempRAM[80][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~66 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \RAM_1|Mux2~67 (
// Equation(s):
// \RAM_1|Mux2~67_combout  = (memDirection[5] & ((\RAM_1|Mux2~66_combout  & ((\RAM_1|tempRAM[112][1]~q ))) # (!\RAM_1|Mux2~66_combout  & (\RAM_1|tempRAM[96][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~66_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[96][1]~q ),
	.datac(\RAM_1|tempRAM[112][1]~q ),
	.datad(\RAM_1|Mux2~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~67 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \RAM_1|Mux2~68 (
// Equation(s):
// \RAM_1|Mux2~68_combout  = (memDirection[1] & (memDirection[3])) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|Mux2~65_combout )) # (!memDirection[3] & ((\RAM_1|Mux2~67_combout )))))

	.dataa(memDirection[1]),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux2~65_combout ),
	.datad(\RAM_1|Mux2~67_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~68 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \RAM_1|tempRAM[98][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[98][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[98][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[98][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[98][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \RAM_1|tempRAM[98][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[98][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[98][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[98][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[98][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \RAM_1|tempRAM[114][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[114][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[114][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[114][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \RAM_1|tempRAM[82][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[82][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[82][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[82][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[82][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \RAM_1|tempRAM[82][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[82][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[82][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[82][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[82][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \RAM_1|tempRAM[66][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[66][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[66][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[66][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \RAM_1|Mux2~62 (
// Equation(s):
// \RAM_1|Mux2~62_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[82][1]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[66][1]~q )))))

	.dataa(\RAM_1|tempRAM[82][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[66][1]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~62 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \RAM_1|Mux2~63 (
// Equation(s):
// \RAM_1|Mux2~63_combout  = (memDirection[5] & ((\RAM_1|Mux2~62_combout  & ((\RAM_1|tempRAM[114][1]~q ))) # (!\RAM_1|Mux2~62_combout  & (\RAM_1|tempRAM[98][1]~q )))) # (!memDirection[5] & (((\RAM_1|Mux2~62_combout ))))

	.dataa(\RAM_1|tempRAM[98][1]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[114][1]~q ),
	.datad(\RAM_1|Mux2~62_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~63 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \RAM_1|Mux2~71 (
// Equation(s):
// \RAM_1|Mux2~71_combout  = (memDirection[1] & ((\RAM_1|Mux2~68_combout  & (\RAM_1|Mux2~70_combout )) # (!\RAM_1|Mux2~68_combout  & ((\RAM_1|Mux2~63_combout ))))) # (!memDirection[1] & (((\RAM_1|Mux2~68_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Mux2~70_combout ),
	.datac(\RAM_1|Mux2~68_combout ),
	.datad(\RAM_1|Mux2~63_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~71 .lut_mask = 16'hDAD0;
defparam \RAM_1|Mux2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \RAM_1|Mux2~72 (
// Equation(s):
// \RAM_1|Mux2~72_combout  = (memDirection[0] & (memDirection[2])) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|Mux2~61_combout )) # (!memDirection[2] & ((\RAM_1|Mux2~71_combout )))))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux2~61_combout ),
	.datad(\RAM_1|Mux2~71_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~72 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \RAM_1|Mux2~83 (
// Equation(s):
// \RAM_1|Mux2~83_combout  = (memDirection[0] & ((\RAM_1|Mux2~72_combout  & ((\RAM_1|Mux2~82_combout ))) # (!\RAM_1|Mux2~72_combout  & (\RAM_1|Mux2~51_combout )))) # (!memDirection[0] & (((\RAM_1|Mux2~72_combout ))))

	.dataa(\RAM_1|Mux2~51_combout ),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux2~82_combout ),
	.datad(\RAM_1|Mux2~72_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~83 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \RAM_1|tempRAM[13][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[13][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \RAM_1|tempRAM[13][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[13][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \RAM_1|tempRAM[15][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[15][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \RAM_1|tempRAM[7][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[7][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[7][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \RAM_1|tempRAM[7][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[7][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \RAM_1|tempRAM[5][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[5][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \RAM_1|Mux2~27 (
// Equation(s):
// \RAM_1|Mux2~27_combout  = (memDirection[1] & ((\RAM_1|tempRAM[7][1]~q ) # ((memDirection[3])))) # (!memDirection[1] & (((\RAM_1|tempRAM[5][1]~q  & !memDirection[3]))))

	.dataa(\RAM_1|tempRAM[7][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[5][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~27 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux2~28 (
// Equation(s):
// \RAM_1|Mux2~28_combout  = (memDirection[3] & ((\RAM_1|Mux2~27_combout  & ((\RAM_1|tempRAM[15][1]~q ))) # (!\RAM_1|Mux2~27_combout  & (\RAM_1|tempRAM[13][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~27_combout ))))

	.dataa(\RAM_1|tempRAM[13][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[15][1]~q ),
	.datad(\RAM_1|Mux2~27_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~28 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \RAM_1|tempRAM[12][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[12][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[12][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \RAM_1|tempRAM[12][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[12][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \RAM_1|tempRAM[14][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[14][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \RAM_1|tempRAM[6][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[6][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \RAM_1|tempRAM[6][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[6][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \RAM_1|tempRAM[4][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[4][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \RAM_1|Mux2~22 (
// Equation(s):
// \RAM_1|Mux2~22_combout  = (memDirection[1] & ((\RAM_1|tempRAM[6][1]~q ) # ((memDirection[3])))) # (!memDirection[1] & (((\RAM_1|tempRAM[4][1]~q  & !memDirection[3]))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[6][1]~q ),
	.datac(\RAM_1|tempRAM[4][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~22 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \RAM_1|Mux2~23 (
// Equation(s):
// \RAM_1|Mux2~23_combout  = (memDirection[3] & ((\RAM_1|Mux2~22_combout  & ((\RAM_1|tempRAM[14][1]~q ))) # (!\RAM_1|Mux2~22_combout  & (\RAM_1|tempRAM[12][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~22_combout ))))

	.dataa(\RAM_1|tempRAM[12][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[14][1]~q ),
	.datad(\RAM_1|Mux2~22_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~23 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \RAM_1|tempRAM[8][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[8][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[8][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \RAM_1|tempRAM[8][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[8][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \RAM_1|tempRAM[10][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[10][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \RAM_1|tempRAM[2][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[2][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[2][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \RAM_1|tempRAM[2][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[2][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \RAM_1|tempRAM[0][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[0][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \RAM_1|Mux2~24 (
// Equation(s):
// \RAM_1|Mux2~24_combout  = (memDirection[1] & ((\RAM_1|tempRAM[2][1]~q ) # ((memDirection[3])))) # (!memDirection[1] & (((\RAM_1|tempRAM[0][1]~q  & !memDirection[3]))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[2][1]~q ),
	.datac(\RAM_1|tempRAM[0][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~24 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \RAM_1|Mux2~25 (
// Equation(s):
// \RAM_1|Mux2~25_combout  = (memDirection[3] & ((\RAM_1|Mux2~24_combout  & ((\RAM_1|tempRAM[10][1]~q ))) # (!\RAM_1|Mux2~24_combout  & (\RAM_1|tempRAM[8][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~24_combout ))))

	.dataa(\RAM_1|tempRAM[8][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[10][1]~q ),
	.datad(\RAM_1|Mux2~24_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~25 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \RAM_1|Mux2~26 (
// Equation(s):
// \RAM_1|Mux2~26_combout  = (memDirection[0] & (memDirection[2])) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|Mux2~23_combout )) # (!memDirection[2] & ((\RAM_1|Mux2~25_combout )))))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux2~23_combout ),
	.datad(\RAM_1|Mux2~25_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~26 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \RAM_1|tempRAM[3][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[3][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \RAM_1|tempRAM[11][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[11][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \RAM_1|tempRAM[9][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[9][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \RAM_1|tempRAM[9][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[9][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \RAM_1|tempRAM[1][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[1][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \RAM_1|Mux2~20 (
// Equation(s):
// \RAM_1|Mux2~20_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[9][1]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[1][1]~q )))))

	.dataa(\RAM_1|tempRAM[9][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[1][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~20 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \RAM_1|Mux2~21 (
// Equation(s):
// \RAM_1|Mux2~21_combout  = (memDirection[1] & ((\RAM_1|Mux2~20_combout  & ((\RAM_1|tempRAM[11][1]~q ))) # (!\RAM_1|Mux2~20_combout  & (\RAM_1|tempRAM[3][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~20_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[3][1]~q ),
	.datac(\RAM_1|tempRAM[11][1]~q ),
	.datad(\RAM_1|Mux2~20_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~21 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \RAM_1|Mux2~29 (
// Equation(s):
// \RAM_1|Mux2~29_combout  = (memDirection[0] & ((\RAM_1|Mux2~26_combout  & (\RAM_1|Mux2~28_combout )) # (!\RAM_1|Mux2~26_combout  & ((\RAM_1|Mux2~21_combout ))))) # (!memDirection[0] & (((\RAM_1|Mux2~26_combout ))))

	.dataa(\RAM_1|Mux2~28_combout ),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux2~26_combout ),
	.datad(\RAM_1|Mux2~21_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~29 .lut_mask = 16'hBCB0;
defparam \RAM_1|Mux2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \RAM_1|tempRAM[30][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[30][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[30][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \RAM_1|tempRAM[30][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[30][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \RAM_1|tempRAM[28][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[28][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[28][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \RAM_1|tempRAM[28][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[28][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \RAM_1|tempRAM[22][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[22][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \RAM_1|tempRAM[22][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[22][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \RAM_1|tempRAM[20][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[20][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \RAM_1|Mux2~10 (
// Equation(s):
// \RAM_1|Mux2~10_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[22][1]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[20][1]~q )))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[22][1]~q ),
	.datac(\RAM_1|tempRAM[20][1]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~10 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \RAM_1|Mux2~11 (
// Equation(s):
// \RAM_1|Mux2~11_combout  = (memDirection[3] & ((\RAM_1|Mux2~10_combout  & (\RAM_1|tempRAM[30][1]~q )) # (!\RAM_1|Mux2~10_combout  & ((\RAM_1|tempRAM[28][1]~q ))))) # (!memDirection[3] & (((\RAM_1|Mux2~10_combout ))))

	.dataa(\RAM_1|tempRAM[30][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[28][1]~q ),
	.datad(\RAM_1|Mux2~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~11 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \RAM_1|tempRAM[29][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[29][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[29][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \RAM_1|tempRAM[29][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[29][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \RAM_1|tempRAM[31][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[31][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \RAM_1|tempRAM[23][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[23][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[23][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \RAM_1|tempRAM[23][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[23][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \RAM_1|tempRAM[21][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[21][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \RAM_1|Mux2~17 (
// Equation(s):
// \RAM_1|Mux2~17_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[23][1]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[21][1]~q )))))

	.dataa(\RAM_1|tempRAM[23][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[21][1]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~17 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \RAM_1|Mux2~18 (
// Equation(s):
// \RAM_1|Mux2~18_combout  = (memDirection[3] & ((\RAM_1|Mux2~17_combout  & ((\RAM_1|tempRAM[31][1]~q ))) # (!\RAM_1|Mux2~17_combout  & (\RAM_1|tempRAM[29][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~17_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[29][1]~q ),
	.datac(\RAM_1|tempRAM[31][1]~q ),
	.datad(\RAM_1|Mux2~17_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~18 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \RAM_1|tempRAM[18][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[18][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[18][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \RAM_1|tempRAM[18][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[18][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \RAM_1|tempRAM[26][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[26][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \RAM_1|tempRAM[24][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[24][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \RAM_1|tempRAM[24][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[24][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \RAM_1|tempRAM[16][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[16][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \RAM_1|Mux2~14 (
// Equation(s):
// \RAM_1|Mux2~14_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[24][1]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[16][1]~q )))))

	.dataa(\RAM_1|tempRAM[24][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[16][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~14 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux2~15 (
// Equation(s):
// \RAM_1|Mux2~15_combout  = (memDirection[1] & ((\RAM_1|Mux2~14_combout  & ((\RAM_1|tempRAM[26][1]~q ))) # (!\RAM_1|Mux2~14_combout  & (\RAM_1|tempRAM[18][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~14_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[18][1]~q ),
	.datac(\RAM_1|tempRAM[26][1]~q ),
	.datad(\RAM_1|Mux2~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~15 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \RAM_1|tempRAM[19][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[19][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[19][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[19][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[19][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \RAM_1|tempRAM[19][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[19][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \RAM_1|tempRAM[27][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[27][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \RAM_1|tempRAM[25][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[25][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[25][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \RAM_1|tempRAM[25][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[25][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \RAM_1|tempRAM[17][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[17][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \RAM_1|Mux2~12 (
// Equation(s):
// \RAM_1|Mux2~12_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[25][1]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[17][1]~q )))))

	.dataa(\RAM_1|tempRAM[25][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[17][1]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~12 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux2~13 (
// Equation(s):
// \RAM_1|Mux2~13_combout  = (memDirection[1] & ((\RAM_1|Mux2~12_combout  & ((\RAM_1|tempRAM[27][1]~q ))) # (!\RAM_1|Mux2~12_combout  & (\RAM_1|tempRAM[19][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~12_combout ))))

	.dataa(\RAM_1|tempRAM[19][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[27][1]~q ),
	.datad(\RAM_1|Mux2~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~13 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \RAM_1|Mux2~16 (
// Equation(s):
// \RAM_1|Mux2~16_combout  = (memDirection[0] & (((\RAM_1|Mux2~13_combout ) # (memDirection[2])))) # (!memDirection[0] & (\RAM_1|Mux2~15_combout  & ((!memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|Mux2~15_combout ),
	.datac(\RAM_1|Mux2~13_combout ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~16 .lut_mask = 16'hAAE4;
defparam \RAM_1|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \RAM_1|Mux2~19 (
// Equation(s):
// \RAM_1|Mux2~19_combout  = (memDirection[2] & ((\RAM_1|Mux2~16_combout  & ((\RAM_1|Mux2~18_combout ))) # (!\RAM_1|Mux2~16_combout  & (\RAM_1|Mux2~11_combout )))) # (!memDirection[2] & (((\RAM_1|Mux2~16_combout ))))

	.dataa(\RAM_1|Mux2~11_combout ),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux2~18_combout ),
	.datad(\RAM_1|Mux2~16_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~19 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \RAM_1|Mux2~30 (
// Equation(s):
// \RAM_1|Mux2~30_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|Mux2~19_combout )))) # (!memDirection[4] & (!memDirection[5] & (\RAM_1|Mux2~29_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux2~29_combout ),
	.datad(\RAM_1|Mux2~19_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~30 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \RAM_1|tempRAM[46][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[46][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[46][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[46][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[46][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \RAM_1|tempRAM[46][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[46][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[46][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[46][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[46][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \RAM_1|tempRAM[42][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[42][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[42][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[42][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \RAM_1|tempRAM[40][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[40][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[40][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[40][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \RAM_1|tempRAM[44][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[44][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[44][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[44][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[44][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \RAM_1|tempRAM[44][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[44][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[44][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[44][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[44][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux2~0 (
// Equation(s):
// \RAM_1|Mux2~0_combout  = (memDirection[2] & ((memDirection[1]) # ((\RAM_1|tempRAM[44][1]~q )))) # (!memDirection[2] & (!memDirection[1] & (\RAM_1|tempRAM[40][1]~q )))

	.dataa(memDirection[2]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[40][1]~q ),
	.datad(\RAM_1|tempRAM[44][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~0 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux2~1 (
// Equation(s):
// \RAM_1|Mux2~1_combout  = (memDirection[1] & ((\RAM_1|Mux2~0_combout  & (\RAM_1|tempRAM[46][1]~q )) # (!\RAM_1|Mux2~0_combout  & ((\RAM_1|tempRAM[42][1]~q ))))) # (!memDirection[1] & (((\RAM_1|Mux2~0_combout ))))

	.dataa(\RAM_1|tempRAM[46][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[42][1]~q ),
	.datad(\RAM_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~1 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \RAM_1|tempRAM[43][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[43][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[43][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[43][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \RAM_1|tempRAM[47][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[47][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[47][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[47][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \RAM_1|tempRAM[41][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[41][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[41][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[41][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \RAM_1|tempRAM[45][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[45][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[45][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[45][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[45][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \RAM_1|tempRAM[45][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[45][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[45][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[45][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[45][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux2~7 (
// Equation(s):
// \RAM_1|Mux2~7_combout  = (memDirection[1] & (memDirection[2])) # (!memDirection[1] & ((memDirection[2] & ((\RAM_1|tempRAM[45][1]~q ))) # (!memDirection[2] & (\RAM_1|tempRAM[41][1]~q ))))

	.dataa(memDirection[1]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[41][1]~q ),
	.datad(\RAM_1|tempRAM[45][1]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~7 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \RAM_1|Mux2~8 (
// Equation(s):
// \RAM_1|Mux2~8_combout  = (memDirection[1] & ((\RAM_1|Mux2~7_combout  & ((\RAM_1|tempRAM[47][1]~q ))) # (!\RAM_1|Mux2~7_combout  & (\RAM_1|tempRAM[43][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~7_combout ))))

	.dataa(\RAM_1|tempRAM[43][1]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[47][1]~q ),
	.datad(\RAM_1|Mux2~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~8 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \RAM_1|tempRAM[39][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[39][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[39][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[39][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[39][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \RAM_1|tempRAM[39][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[39][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[39][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[39][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[39][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \RAM_1|tempRAM[35][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[35][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[35][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[35][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[35][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \RAM_1|tempRAM[35][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[35][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[35][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[35][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[35][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \RAM_1|tempRAM[37][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[37][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[37][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[37][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[37][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \RAM_1|tempRAM[37][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[37][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[37][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[37][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[37][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \RAM_1|tempRAM[33][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[33][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[33][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[33][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \RAM_1|Mux2~2 (
// Equation(s):
// \RAM_1|Mux2~2_combout  = (memDirection[1] & (((memDirection[2])))) # (!memDirection[1] & ((memDirection[2] & (\RAM_1|tempRAM[37][1]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[33][1]~q )))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[37][1]~q ),
	.datac(\RAM_1|tempRAM[33][1]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~2 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \RAM_1|Mux2~3 (
// Equation(s):
// \RAM_1|Mux2~3_combout  = (memDirection[1] & ((\RAM_1|Mux2~2_combout  & (\RAM_1|tempRAM[39][1]~q )) # (!\RAM_1|Mux2~2_combout  & ((\RAM_1|tempRAM[35][1]~q ))))) # (!memDirection[1] & (((\RAM_1|Mux2~2_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[39][1]~q ),
	.datac(\RAM_1|tempRAM[35][1]~q ),
	.datad(\RAM_1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~3 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \RAM_1|tempRAM[34][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[34][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[34][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \RAM_1|tempRAM[38][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[38][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[38][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[38][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \RAM_1|tempRAM[36][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[36][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[36][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[36][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[36][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \RAM_1|tempRAM[36][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[36][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[36][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[36][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[36][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \RAM_1|tempRAM[32][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[32][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[32][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \RAM_1|Mux2~4 (
// Equation(s):
// \RAM_1|Mux2~4_combout  = (memDirection[2] & ((\RAM_1|tempRAM[36][1]~q ) # ((memDirection[1])))) # (!memDirection[2] & (((\RAM_1|tempRAM[32][1]~q  & !memDirection[1]))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[36][1]~q ),
	.datac(\RAM_1|tempRAM[32][1]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~4 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \RAM_1|Mux2~5 (
// Equation(s):
// \RAM_1|Mux2~5_combout  = (memDirection[1] & ((\RAM_1|Mux2~4_combout  & ((\RAM_1|tempRAM[38][1]~q ))) # (!\RAM_1|Mux2~4_combout  & (\RAM_1|tempRAM[34][1]~q )))) # (!memDirection[1] & (((\RAM_1|Mux2~4_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[34][1]~q ),
	.datac(\RAM_1|tempRAM[38][1]~q ),
	.datad(\RAM_1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~5 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \RAM_1|Mux2~6 (
// Equation(s):
// \RAM_1|Mux2~6_combout  = (memDirection[0] & ((memDirection[3]) # ((\RAM_1|Mux2~3_combout )))) # (!memDirection[0] & (!memDirection[3] & ((\RAM_1|Mux2~5_combout ))))

	.dataa(memDirection[0]),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux2~3_combout ),
	.datad(\RAM_1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~6 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \RAM_1|Mux2~9 (
// Equation(s):
// \RAM_1|Mux2~9_combout  = (memDirection[3] & ((\RAM_1|Mux2~6_combout  & ((\RAM_1|Mux2~8_combout ))) # (!\RAM_1|Mux2~6_combout  & (\RAM_1|Mux2~1_combout )))) # (!memDirection[3] & (((\RAM_1|Mux2~6_combout ))))

	.dataa(\RAM_1|Mux2~1_combout ),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux2~8_combout ),
	.datad(\RAM_1|Mux2~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~9 .lut_mask = 16'hF388;
defparam \RAM_1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \RAM_1|tempRAM[62][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[62][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[62][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[62][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[62][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \RAM_1|tempRAM[62][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[62][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[62][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[62][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[62][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \RAM_1|tempRAM[63][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[63][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[63][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[63][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \RAM_1|tempRAM[55][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[55][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[55][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[55][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[55][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \RAM_1|tempRAM[55][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[55][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[55][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[55][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[55][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \RAM_1|tempRAM[54][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[54][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[54][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[54][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \RAM_1|Mux2~38 (
// Equation(s):
// \RAM_1|Mux2~38_combout  = (memDirection[3] & (((memDirection[0])))) # (!memDirection[3] & ((memDirection[0] & (\RAM_1|tempRAM[55][1]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[54][1]~q )))))

	.dataa(\RAM_1|tempRAM[55][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[54][1]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~38 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \RAM_1|Mux2~39 (
// Equation(s):
// \RAM_1|Mux2~39_combout  = (memDirection[3] & ((\RAM_1|Mux2~38_combout  & ((\RAM_1|tempRAM[63][1]~q ))) # (!\RAM_1|Mux2~38_combout  & (\RAM_1|tempRAM[62][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~38_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[62][1]~q ),
	.datac(\RAM_1|tempRAM[63][1]~q ),
	.datad(\RAM_1|Mux2~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~39 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \RAM_1|tempRAM[56][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[56][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[56][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[56][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[56][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \RAM_1|tempRAM[56][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[56][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[56][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[56][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[56][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \RAM_1|tempRAM[57][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[57][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[57][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[57][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \RAM_1|tempRAM[49][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[49][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[49][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[49][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[49][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \RAM_1|tempRAM[49][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[49][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[49][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[49][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \RAM_1|tempRAM[48][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[48][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[48][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[48][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \RAM_1|Mux2~35 (
// Equation(s):
// \RAM_1|Mux2~35_combout  = (memDirection[3] & (((memDirection[0])))) # (!memDirection[3] & ((memDirection[0] & (\RAM_1|tempRAM[49][1]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[48][1]~q )))))

	.dataa(\RAM_1|tempRAM[49][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[48][1]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~35 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \RAM_1|Mux2~36 (
// Equation(s):
// \RAM_1|Mux2~36_combout  = (memDirection[3] & ((\RAM_1|Mux2~35_combout  & ((\RAM_1|tempRAM[57][1]~q ))) # (!\RAM_1|Mux2~35_combout  & (\RAM_1|tempRAM[56][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~35_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[56][1]~q ),
	.datac(\RAM_1|tempRAM[57][1]~q ),
	.datad(\RAM_1|Mux2~35_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~36 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \RAM_1|tempRAM[60][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[60][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[60][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[60][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[60][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \RAM_1|tempRAM[60][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[60][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[60][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[60][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[60][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \RAM_1|tempRAM[61][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[61][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[61][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[61][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \RAM_1|tempRAM[52][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[52][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[52][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[52][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[52][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \RAM_1|tempRAM[52][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[52][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[52][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[52][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[52][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \RAM_1|tempRAM[53][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[53][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[53][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[53][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[53][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \RAM_1|tempRAM[53][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[53][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[53][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[53][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[53][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \RAM_1|Mux2~33 (
// Equation(s):
// \RAM_1|Mux2~33_combout  = (memDirection[3] & (((memDirection[0])))) # (!memDirection[3] & ((memDirection[0] & ((\RAM_1|tempRAM[53][1]~q ))) # (!memDirection[0] & (\RAM_1|tempRAM[52][1]~q ))))

	.dataa(\RAM_1|tempRAM[52][1]~q ),
	.datab(\RAM_1|tempRAM[53][1]~q ),
	.datac(memDirection[3]),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~33 .lut_mask = 16'hFC0A;
defparam \RAM_1|Mux2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \RAM_1|Mux2~34 (
// Equation(s):
// \RAM_1|Mux2~34_combout  = (memDirection[3] & ((\RAM_1|Mux2~33_combout  & ((\RAM_1|tempRAM[61][1]~q ))) # (!\RAM_1|Mux2~33_combout  & (\RAM_1|tempRAM[60][1]~q )))) # (!memDirection[3] & (((\RAM_1|Mux2~33_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[60][1]~q ),
	.datac(\RAM_1|tempRAM[61][1]~q ),
	.datad(\RAM_1|Mux2~33_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~34 .lut_mask = 16'hF588;
defparam \RAM_1|Mux2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \RAM_1|Mux2~37 (
// Equation(s):
// \RAM_1|Mux2~37_combout  = (memDirection[1] & (memDirection[2])) # (!memDirection[1] & ((memDirection[2] & ((\RAM_1|Mux2~34_combout ))) # (!memDirection[2] & (\RAM_1|Mux2~36_combout ))))

	.dataa(memDirection[1]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux2~36_combout ),
	.datad(\RAM_1|Mux2~34_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~37 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \RAM_1|tempRAM[59][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[59][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[59][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[59][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[59][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \RAM_1|tempRAM[59][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[59][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[59][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[59][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[59][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \RAM_1|tempRAM[58][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[58][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[58][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[58][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[58][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \RAM_1|tempRAM[58][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[58][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[58][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[58][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[58][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \RAM_1|tempRAM[51][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[51][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[51][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[51][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[51][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \RAM_1|tempRAM[51][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[51][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[51][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[51][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[51][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \RAM_1|tempRAM[50][1] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[50][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[50][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[50][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \RAM_1|Mux2~31 (
// Equation(s):
// \RAM_1|Mux2~31_combout  = (memDirection[3] & (((memDirection[0])))) # (!memDirection[3] & ((memDirection[0] & (\RAM_1|tempRAM[51][1]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[50][1]~q )))))

	.dataa(\RAM_1|tempRAM[51][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[50][1]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux2~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~31 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux2~32 (
// Equation(s):
// \RAM_1|Mux2~32_combout  = (memDirection[3] & ((\RAM_1|Mux2~31_combout  & (\RAM_1|tempRAM[59][1]~q )) # (!\RAM_1|Mux2~31_combout  & ((\RAM_1|tempRAM[58][1]~q ))))) # (!memDirection[3] & (((\RAM_1|Mux2~31_combout ))))

	.dataa(\RAM_1|tempRAM[59][1]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[58][1]~q ),
	.datad(\RAM_1|Mux2~31_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~32 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \RAM_1|Mux2~40 (
// Equation(s):
// \RAM_1|Mux2~40_combout  = (memDirection[1] & ((\RAM_1|Mux2~37_combout  & (\RAM_1|Mux2~39_combout )) # (!\RAM_1|Mux2~37_combout  & ((\RAM_1|Mux2~32_combout ))))) # (!memDirection[1] & (((\RAM_1|Mux2~37_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|Mux2~39_combout ),
	.datac(\RAM_1|Mux2~37_combout ),
	.datad(\RAM_1|Mux2~32_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~40 .lut_mask = 16'hDAD0;
defparam \RAM_1|Mux2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \RAM_1|Mux2~41 (
// Equation(s):
// \RAM_1|Mux2~41_combout  = (memDirection[5] & ((\RAM_1|Mux2~30_combout  & ((\RAM_1|Mux2~40_combout ))) # (!\RAM_1|Mux2~30_combout  & (\RAM_1|Mux2~9_combout )))) # (!memDirection[5] & (\RAM_1|Mux2~30_combout ))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux2~30_combout ),
	.datac(\RAM_1|Mux2~9_combout ),
	.datad(\RAM_1|Mux2~40_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux2~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux2~41 .lut_mask = 16'hEC64;
defparam \RAM_1|Mux2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \RAM_1|dataOut[1]~1 (
// Equation(s):
// \RAM_1|dataOut[1]~1_combout  = (memDirection[6] & (\RAM_1|Mux2~83_combout )) # (!memDirection[6] & ((\RAM_1|Mux2~41_combout )))

	.dataa(\RAM_1|Mux2~83_combout ),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(\RAM_1|Mux2~41_combout ),
	.cin(gnd),
	.combout(\RAM_1|dataOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|dataOut[1]~1 .lut_mask = 16'hBB88;
defparam \RAM_1|dataOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \RAM_1|tempRAM[128][1]~feeder (
// Equation(s):
// \RAM_1|tempRAM[128][1]~feeder_combout  = valIn[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[1]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[128][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[128][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[128][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \RAM_1|tempRAM[128][1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[128][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[128][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[128][1] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[128][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \RAM_1|dataOut[1] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|dataOut[1]~1_combout ),
	.asdata(\RAM_1|tempRAM[128][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(memDirection[7]),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|dataOut[1] .is_wysiwyg = "true";
defparam \RAM_1|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \leds[1]~reg0feeder (
// Equation(s):
// \leds[1]~reg0feeder_combout  = \RAM_1|dataOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_1|dataOut [1]),
	.cin(gnd),
	.combout(\leds[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \leds[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \leds[1]~reg0 (
	.clk(\second~clkctrl_outclk ),
	.d(\leds[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[1]~reg0 .is_wysiwyg = "true";
defparam \leds[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \valIn[2]~feeder (
// Equation(s):
// \valIn[2]~feeder_combout  = memDirection[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\valIn[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valIn[2]~feeder .lut_mask = 16'hFF00;
defparam \valIn[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \valIn[2] (
	.clk(\second~clkctrl_outclk ),
	.d(\valIn[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valIn[2]),
	.prn(vcc));
// synopsys translate_off
defparam \valIn[2] .is_wysiwyg = "true";
defparam \valIn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \RAM_1|tempRAM[54][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[54][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[54][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[54][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[54][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \RAM_1|tempRAM[54][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[54][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[54][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[54][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[54][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \RAM_1|tempRAM[55][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[55][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[55][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[55][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \RAM_1|tempRAM[51][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[51][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[51][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[51][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[51][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \RAM_1|tempRAM[51][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[51][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[51][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[51][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[51][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \RAM_1|tempRAM[50][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[50][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[50][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[50][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux1~7 (
// Equation(s):
// \RAM_1|Mux1~7_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[51][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[50][2]~q )))))

	.dataa(\RAM_1|tempRAM[51][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[50][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~7 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \RAM_1|Mux1~8 (
// Equation(s):
// \RAM_1|Mux1~8_combout  = (memDirection[2] & ((\RAM_1|Mux1~7_combout  & ((\RAM_1|tempRAM[55][2]~q ))) # (!\RAM_1|Mux1~7_combout  & (\RAM_1|tempRAM[54][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~7_combout ))))

	.dataa(\RAM_1|tempRAM[54][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[55][2]~q ),
	.datad(\RAM_1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~8 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \RAM_1|tempRAM[35][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[35][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[35][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[35][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[35][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \RAM_1|tempRAM[35][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[35][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[35][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[35][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[35][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \RAM_1|tempRAM[39][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[39][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[39][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[39][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[39][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \RAM_1|tempRAM[39][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[39][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[39][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[39][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[39][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \RAM_1|tempRAM[38][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[38][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[38][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[38][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[38][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \RAM_1|tempRAM[38][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[38][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[38][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[38][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[38][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \RAM_1|tempRAM[34][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[34][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[34][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[34][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \RAM_1|Mux1~0 (
// Equation(s):
// \RAM_1|Mux1~0_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[38][2]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[34][2]~q )))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[38][2]~q ),
	.datac(\RAM_1|tempRAM[34][2]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~0 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \RAM_1|Mux1~1 (
// Equation(s):
// \RAM_1|Mux1~1_combout  = (memDirection[0] & ((\RAM_1|Mux1~0_combout  & ((\RAM_1|tempRAM[39][2]~q ))) # (!\RAM_1|Mux1~0_combout  & (\RAM_1|tempRAM[35][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~0_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[35][2]~q ),
	.datac(\RAM_1|tempRAM[39][2]~q ),
	.datad(\RAM_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~1 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \RAM_1|tempRAM[22][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[22][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[22][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \RAM_1|tempRAM[22][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[22][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \RAM_1|tempRAM[23][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[23][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \RAM_1|tempRAM[19][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[19][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[19][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[19][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[19][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \RAM_1|tempRAM[19][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[19][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \RAM_1|tempRAM[18][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[18][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \RAM_1|Mux1~2 (
// Equation(s):
// \RAM_1|Mux1~2_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[19][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[18][2]~q )))))

	.dataa(\RAM_1|tempRAM[19][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[18][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~2 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \RAM_1|Mux1~3 (
// Equation(s):
// \RAM_1|Mux1~3_combout  = (memDirection[2] & ((\RAM_1|Mux1~2_combout  & ((\RAM_1|tempRAM[23][2]~q ))) # (!\RAM_1|Mux1~2_combout  & (\RAM_1|tempRAM[22][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~2_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[22][2]~q ),
	.datac(\RAM_1|tempRAM[23][2]~q ),
	.datad(\RAM_1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~3 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \RAM_1|tempRAM[3][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[3][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[3][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \RAM_1|tempRAM[3][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[3][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \RAM_1|tempRAM[7][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[7][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \RAM_1|tempRAM[6][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[6][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[6][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \RAM_1|tempRAM[6][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[6][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \RAM_1|tempRAM[2][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[2][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \RAM_1|Mux1~4 (
// Equation(s):
// \RAM_1|Mux1~4_combout  = (memDirection[2] & ((\RAM_1|tempRAM[6][2]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[2][2]~q  & !memDirection[0]))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[6][2]~q ),
	.datac(\RAM_1|tempRAM[2][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~4 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux1~5 (
// Equation(s):
// \RAM_1|Mux1~5_combout  = (memDirection[0] & ((\RAM_1|Mux1~4_combout  & ((\RAM_1|tempRAM[7][2]~q ))) # (!\RAM_1|Mux1~4_combout  & (\RAM_1|tempRAM[3][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~4_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[3][2]~q ),
	.datac(\RAM_1|tempRAM[7][2]~q ),
	.datad(\RAM_1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~5 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \RAM_1|Mux1~6 (
// Equation(s):
// \RAM_1|Mux1~6_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|Mux1~3_combout )))) # (!memDirection[4] & (!memDirection[5] & ((\RAM_1|Mux1~5_combout ))))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux1~3_combout ),
	.datad(\RAM_1|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~6 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \RAM_1|Mux1~9 (
// Equation(s):
// \RAM_1|Mux1~9_combout  = (memDirection[5] & ((\RAM_1|Mux1~6_combout  & (\RAM_1|Mux1~8_combout )) # (!\RAM_1|Mux1~6_combout  & ((\RAM_1|Mux1~1_combout ))))) # (!memDirection[5] & (((\RAM_1|Mux1~6_combout ))))

	.dataa(\RAM_1|Mux1~8_combout ),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux1~1_combout ),
	.datad(\RAM_1|Mux1~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~9 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \RAM_1|tempRAM[47][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[47][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[47][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[47][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[47][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \RAM_1|tempRAM[47][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[47][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[47][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[47][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[47][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \RAM_1|tempRAM[46][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[46][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[46][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[46][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[46][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \RAM_1|tempRAM[46][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[46][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[46][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[46][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[46][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \RAM_1|tempRAM[15][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[15][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[15][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \RAM_1|tempRAM[15][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[15][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \RAM_1|tempRAM[14][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[14][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \RAM_1|Mux1~31 (
// Equation(s):
// \RAM_1|Mux1~31_combout  = (memDirection[5] & (((memDirection[0])))) # (!memDirection[5] & ((memDirection[0] & (\RAM_1|tempRAM[15][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[14][2]~q )))))

	.dataa(\RAM_1|tempRAM[15][2]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[14][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~31 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \RAM_1|Mux1~32 (
// Equation(s):
// \RAM_1|Mux1~32_combout  = (memDirection[5] & ((\RAM_1|Mux1~31_combout  & (\RAM_1|tempRAM[47][2]~q )) # (!\RAM_1|Mux1~31_combout  & ((\RAM_1|tempRAM[46][2]~q ))))) # (!memDirection[5] & (((\RAM_1|Mux1~31_combout ))))

	.dataa(\RAM_1|tempRAM[47][2]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[46][2]~q ),
	.datad(\RAM_1|Mux1~31_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~32 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \RAM_1|tempRAM[31][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[31][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[31][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[31][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[31][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \RAM_1|tempRAM[31][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[31][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \RAM_1|tempRAM[63][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[63][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[63][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[63][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[63][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \RAM_1|tempRAM[63][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[63][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[63][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[63][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[63][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \RAM_1|tempRAM[62][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[62][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[62][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[62][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[62][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \RAM_1|tempRAM[62][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[62][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[62][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[62][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[62][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \RAM_1|tempRAM[30][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[30][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \RAM_1|Mux1~38 (
// Equation(s):
// \RAM_1|Mux1~38_combout  = (memDirection[5] & ((\RAM_1|tempRAM[62][2]~q ) # ((memDirection[0])))) # (!memDirection[5] & (((\RAM_1|tempRAM[30][2]~q  & !memDirection[0]))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[62][2]~q ),
	.datac(\RAM_1|tempRAM[30][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~38 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \RAM_1|Mux1~39 (
// Equation(s):
// \RAM_1|Mux1~39_combout  = (memDirection[0] & ((\RAM_1|Mux1~38_combout  & ((\RAM_1|tempRAM[63][2]~q ))) # (!\RAM_1|Mux1~38_combout  & (\RAM_1|tempRAM[31][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~38_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[31][2]~q ),
	.datac(\RAM_1|tempRAM[63][2]~q ),
	.datad(\RAM_1|Mux1~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~39 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \RAM_1|tempRAM[59][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[59][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[59][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[59][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[59][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \RAM_1|tempRAM[59][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[59][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[59][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[59][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[59][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \RAM_1|tempRAM[27][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[27][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[27][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \RAM_1|tempRAM[27][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[27][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \RAM_1|tempRAM[58][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[58][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[58][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[58][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[58][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \RAM_1|tempRAM[58][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[58][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[58][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[58][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[58][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \RAM_1|tempRAM[26][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[26][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \RAM_1|Mux1~33 (
// Equation(s):
// \RAM_1|Mux1~33_combout  = (memDirection[5] & ((\RAM_1|tempRAM[58][2]~q ) # ((memDirection[0])))) # (!memDirection[5] & (((\RAM_1|tempRAM[26][2]~q  & !memDirection[0]))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[58][2]~q ),
	.datac(\RAM_1|tempRAM[26][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~33 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \RAM_1|Mux1~34 (
// Equation(s):
// \RAM_1|Mux1~34_combout  = (memDirection[0] & ((\RAM_1|Mux1~33_combout  & (\RAM_1|tempRAM[59][2]~q )) # (!\RAM_1|Mux1~33_combout  & ((\RAM_1|tempRAM[27][2]~q ))))) # (!memDirection[0] & (((\RAM_1|Mux1~33_combout ))))

	.dataa(\RAM_1|tempRAM[59][2]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[27][2]~q ),
	.datad(\RAM_1|Mux1~33_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~34 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \RAM_1|tempRAM[42][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[42][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[42][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[42][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[42][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \RAM_1|tempRAM[42][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[42][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[42][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[42][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[42][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \RAM_1|tempRAM[43][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[43][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[43][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[43][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \RAM_1|tempRAM[11][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[11][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \RAM_1|tempRAM[11][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[11][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \RAM_1|tempRAM[10][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[10][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \RAM_1|Mux1~35 (
// Equation(s):
// \RAM_1|Mux1~35_combout  = (memDirection[0] & ((\RAM_1|tempRAM[11][2]~q ) # ((memDirection[5])))) # (!memDirection[0] & (((\RAM_1|tempRAM[10][2]~q  & !memDirection[5]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[11][2]~q ),
	.datac(\RAM_1|tempRAM[10][2]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~35 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \RAM_1|Mux1~36 (
// Equation(s):
// \RAM_1|Mux1~36_combout  = (memDirection[5] & ((\RAM_1|Mux1~35_combout  & ((\RAM_1|tempRAM[43][2]~q ))) # (!\RAM_1|Mux1~35_combout  & (\RAM_1|tempRAM[42][2]~q )))) # (!memDirection[5] & (((\RAM_1|Mux1~35_combout ))))

	.dataa(\RAM_1|tempRAM[42][2]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[43][2]~q ),
	.datad(\RAM_1|Mux1~35_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~36 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \RAM_1|Mux1~37 (
// Equation(s):
// \RAM_1|Mux1~37_combout  = (memDirection[4] & ((memDirection[2]) # ((\RAM_1|Mux1~34_combout )))) # (!memDirection[4] & (!memDirection[2] & ((\RAM_1|Mux1~36_combout ))))

	.dataa(memDirection[4]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux1~34_combout ),
	.datad(\RAM_1|Mux1~36_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~37 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \RAM_1|Mux1~40 (
// Equation(s):
// \RAM_1|Mux1~40_combout  = (memDirection[2] & ((\RAM_1|Mux1~37_combout  & ((\RAM_1|Mux1~39_combout ))) # (!\RAM_1|Mux1~37_combout  & (\RAM_1|Mux1~32_combout )))) # (!memDirection[2] & (((\RAM_1|Mux1~37_combout ))))

	.dataa(\RAM_1|Mux1~32_combout ),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux1~39_combout ),
	.datad(\RAM_1|Mux1~37_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~40 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \RAM_1|tempRAM[20][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[20][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[20][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \RAM_1|tempRAM[20][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[20][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \RAM_1|tempRAM[21][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[21][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \RAM_1|tempRAM[17][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[17][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[17][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[17][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[17][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \RAM_1|tempRAM[17][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[17][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \RAM_1|tempRAM[16][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[16][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \RAM_1|Mux1~20 (
// Equation(s):
// \RAM_1|Mux1~20_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[17][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[16][2]~q )))))

	.dataa(\RAM_1|tempRAM[17][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[16][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~20 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \RAM_1|Mux1~21 (
// Equation(s):
// \RAM_1|Mux1~21_combout  = (memDirection[2] & ((\RAM_1|Mux1~20_combout  & ((\RAM_1|tempRAM[21][2]~q ))) # (!\RAM_1|Mux1~20_combout  & (\RAM_1|tempRAM[20][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~20_combout ))))

	.dataa(\RAM_1|tempRAM[20][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[21][2]~q ),
	.datad(\RAM_1|Mux1~20_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~21 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \RAM_1|tempRAM[52][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[52][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[52][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[52][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[52][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \RAM_1|tempRAM[52][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[52][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[52][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[52][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[52][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \RAM_1|tempRAM[53][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[53][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[53][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[53][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \RAM_1|tempRAM[49][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[49][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[49][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[49][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[49][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \RAM_1|tempRAM[49][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[49][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[49][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[49][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[49][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \RAM_1|tempRAM[48][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[48][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[48][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[48][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \RAM_1|Mux1~27 (
// Equation(s):
// \RAM_1|Mux1~27_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[49][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[48][2]~q )))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[49][2]~q ),
	.datac(\RAM_1|tempRAM[48][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~27 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \RAM_1|Mux1~28 (
// Equation(s):
// \RAM_1|Mux1~28_combout  = (memDirection[2] & ((\RAM_1|Mux1~27_combout  & ((\RAM_1|tempRAM[53][2]~q ))) # (!\RAM_1|Mux1~27_combout  & (\RAM_1|tempRAM[52][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~27_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[52][2]~q ),
	.datac(\RAM_1|tempRAM[53][2]~q ),
	.datad(\RAM_1|Mux1~27_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~28 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \RAM_1|tempRAM[1][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[1][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[1][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \RAM_1|tempRAM[1][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[1][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \RAM_1|tempRAM[5][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[5][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \RAM_1|tempRAM[4][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[4][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[4][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \RAM_1|tempRAM[4][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[4][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \RAM_1|tempRAM[0][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[0][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \RAM_1|Mux1~24 (
// Equation(s):
// \RAM_1|Mux1~24_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[4][2]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[0][2]~q )))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[4][2]~q ),
	.datac(\RAM_1|tempRAM[0][2]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~24 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \RAM_1|Mux1~25 (
// Equation(s):
// \RAM_1|Mux1~25_combout  = (memDirection[0] & ((\RAM_1|Mux1~24_combout  & ((\RAM_1|tempRAM[5][2]~q ))) # (!\RAM_1|Mux1~24_combout  & (\RAM_1|tempRAM[1][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~24_combout ))))

	.dataa(\RAM_1|tempRAM[1][2]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[5][2]~q ),
	.datad(\RAM_1|Mux1~24_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~25 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \RAM_1|tempRAM[33][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[33][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[33][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[33][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[33][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \RAM_1|tempRAM[33][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[33][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[33][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[33][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[33][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \RAM_1|tempRAM[37][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[37][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[37][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[37][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \RAM_1|tempRAM[36][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[36][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[36][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[36][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[36][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \RAM_1|tempRAM[36][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[36][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[36][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[36][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[36][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \RAM_1|tempRAM[32][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[32][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[32][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[32][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \RAM_1|Mux1~22 (
// Equation(s):
// \RAM_1|Mux1~22_combout  = (memDirection[2] & ((\RAM_1|tempRAM[36][2]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[32][2]~q  & !memDirection[0]))))

	.dataa(\RAM_1|tempRAM[36][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[32][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~22 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \RAM_1|Mux1~23 (
// Equation(s):
// \RAM_1|Mux1~23_combout  = (memDirection[0] & ((\RAM_1|Mux1~22_combout  & ((\RAM_1|tempRAM[37][2]~q ))) # (!\RAM_1|Mux1~22_combout  & (\RAM_1|tempRAM[33][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~22_combout ))))

	.dataa(\RAM_1|tempRAM[33][2]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[37][2]~q ),
	.datad(\RAM_1|Mux1~22_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~23 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \RAM_1|Mux1~26 (
// Equation(s):
// \RAM_1|Mux1~26_combout  = (memDirection[4] & (memDirection[5])) # (!memDirection[4] & ((memDirection[5] & ((\RAM_1|Mux1~23_combout ))) # (!memDirection[5] & (\RAM_1|Mux1~25_combout ))))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux1~25_combout ),
	.datad(\RAM_1|Mux1~23_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~26 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \RAM_1|Mux1~29 (
// Equation(s):
// \RAM_1|Mux1~29_combout  = (memDirection[4] & ((\RAM_1|Mux1~26_combout  & ((\RAM_1|Mux1~28_combout ))) # (!\RAM_1|Mux1~26_combout  & (\RAM_1|Mux1~21_combout )))) # (!memDirection[4] & (((\RAM_1|Mux1~26_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Mux1~21_combout ),
	.datac(\RAM_1|Mux1~28_combout ),
	.datad(\RAM_1|Mux1~26_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~29 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \RAM_1|tempRAM[24][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[24][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[24][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \RAM_1|tempRAM[24][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[24][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \RAM_1|tempRAM[28][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[28][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \RAM_1|tempRAM[12][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[12][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[12][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \RAM_1|tempRAM[12][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[12][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \RAM_1|tempRAM[8][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[8][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \RAM_1|Mux1~14 (
// Equation(s):
// \RAM_1|Mux1~14_combout  = (memDirection[2] & ((\RAM_1|tempRAM[12][2]~q ) # ((memDirection[4])))) # (!memDirection[2] & (((\RAM_1|tempRAM[8][2]~q  & !memDirection[4]))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[12][2]~q ),
	.datac(\RAM_1|tempRAM[8][2]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~14 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \RAM_1|Mux1~15 (
// Equation(s):
// \RAM_1|Mux1~15_combout  = (memDirection[4] & ((\RAM_1|Mux1~14_combout  & ((\RAM_1|tempRAM[28][2]~q ))) # (!\RAM_1|Mux1~14_combout  & (\RAM_1|tempRAM[24][2]~q )))) # (!memDirection[4] & (((\RAM_1|Mux1~14_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[24][2]~q ),
	.datac(\RAM_1|tempRAM[28][2]~q ),
	.datad(\RAM_1|Mux1~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~15 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \RAM_1|tempRAM[25][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[25][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[25][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \RAM_1|tempRAM[25][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[25][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \RAM_1|tempRAM[13][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[13][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[13][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \RAM_1|tempRAM[13][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[13][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \RAM_1|tempRAM[9][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[9][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \RAM_1|Mux1~12 (
// Equation(s):
// \RAM_1|Mux1~12_combout  = (memDirection[4] & (((memDirection[2])))) # (!memDirection[4] & ((memDirection[2] & (\RAM_1|tempRAM[13][2]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[9][2]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[13][2]~q ),
	.datac(\RAM_1|tempRAM[9][2]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~12 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \RAM_1|tempRAM[29][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[29][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \RAM_1|Mux1~13 (
// Equation(s):
// \RAM_1|Mux1~13_combout  = (\RAM_1|Mux1~12_combout  & (((\RAM_1|tempRAM[29][2]~q ) # (!memDirection[4])))) # (!\RAM_1|Mux1~12_combout  & (\RAM_1|tempRAM[25][2]~q  & ((memDirection[4]))))

	.dataa(\RAM_1|tempRAM[25][2]~q ),
	.datab(\RAM_1|Mux1~12_combout ),
	.datac(\RAM_1|tempRAM[29][2]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~13 .lut_mask = 16'hE2CC;
defparam \RAM_1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \RAM_1|Mux1~16 (
// Equation(s):
// \RAM_1|Mux1~16_combout  = (memDirection[5] & (memDirection[0])) # (!memDirection[5] & ((memDirection[0] & ((\RAM_1|Mux1~13_combout ))) # (!memDirection[0] & (\RAM_1|Mux1~15_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux1~15_combout ),
	.datad(\RAM_1|Mux1~13_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~16 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \RAM_1|tempRAM[56][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[56][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[56][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[56][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[56][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \RAM_1|tempRAM[56][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[56][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[56][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[56][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[56][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \RAM_1|tempRAM[60][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[60][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[60][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[60][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \RAM_1|tempRAM[44][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[44][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[44][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[44][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[44][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \RAM_1|tempRAM[44][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[44][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[44][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[44][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[44][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \RAM_1|tempRAM[40][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[40][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[40][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[40][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux1~10 (
// Equation(s):
// \RAM_1|Mux1~10_combout  = (memDirection[4] & (((memDirection[2])))) # (!memDirection[4] & ((memDirection[2] & (\RAM_1|tempRAM[44][2]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[40][2]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[44][2]~q ),
	.datac(\RAM_1|tempRAM[40][2]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~10 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \RAM_1|Mux1~11 (
// Equation(s):
// \RAM_1|Mux1~11_combout  = (memDirection[4] & ((\RAM_1|Mux1~10_combout  & ((\RAM_1|tempRAM[60][2]~q ))) # (!\RAM_1|Mux1~10_combout  & (\RAM_1|tempRAM[56][2]~q )))) # (!memDirection[4] & (((\RAM_1|Mux1~10_combout ))))

	.dataa(\RAM_1|tempRAM[56][2]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[60][2]~q ),
	.datad(\RAM_1|Mux1~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~11 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \RAM_1|tempRAM[57][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[57][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[57][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[57][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[57][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \RAM_1|tempRAM[57][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[57][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[57][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[57][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[57][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \RAM_1|tempRAM[61][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[61][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[61][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[61][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \RAM_1|tempRAM[45][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[45][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[45][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[45][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[45][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \RAM_1|tempRAM[45][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[45][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[45][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[45][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[45][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \RAM_1|tempRAM[41][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[41][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[41][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[41][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \RAM_1|Mux1~17 (
// Equation(s):
// \RAM_1|Mux1~17_combout  = (memDirection[2] & ((\RAM_1|tempRAM[45][2]~q ) # ((memDirection[4])))) # (!memDirection[2] & (((\RAM_1|tempRAM[41][2]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[45][2]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[41][2]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~17 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \RAM_1|Mux1~18 (
// Equation(s):
// \RAM_1|Mux1~18_combout  = (memDirection[4] & ((\RAM_1|Mux1~17_combout  & ((\RAM_1|tempRAM[61][2]~q ))) # (!\RAM_1|Mux1~17_combout  & (\RAM_1|tempRAM[57][2]~q )))) # (!memDirection[4] & (((\RAM_1|Mux1~17_combout ))))

	.dataa(\RAM_1|tempRAM[57][2]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[61][2]~q ),
	.datad(\RAM_1|Mux1~17_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~18 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \RAM_1|Mux1~19 (
// Equation(s):
// \RAM_1|Mux1~19_combout  = (\RAM_1|Mux1~16_combout  & (((\RAM_1|Mux1~18_combout )) # (!memDirection[5]))) # (!\RAM_1|Mux1~16_combout  & (memDirection[5] & (\RAM_1|Mux1~11_combout )))

	.dataa(\RAM_1|Mux1~16_combout ),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux1~11_combout ),
	.datad(\RAM_1|Mux1~18_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~19 .lut_mask = 16'hEA62;
defparam \RAM_1|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \RAM_1|Mux1~30 (
// Equation(s):
// \RAM_1|Mux1~30_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|Mux1~19_combout )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|Mux1~29_combout )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux1~29_combout ),
	.datad(\RAM_1|Mux1~19_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~30 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \RAM_1|Mux1~41 (
// Equation(s):
// \RAM_1|Mux1~41_combout  = (memDirection[1] & ((\RAM_1|Mux1~30_combout  & ((\RAM_1|Mux1~40_combout ))) # (!\RAM_1|Mux1~30_combout  & (\RAM_1|Mux1~9_combout )))) # (!memDirection[1] & (((\RAM_1|Mux1~30_combout ))))

	.dataa(\RAM_1|Mux1~9_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux1~40_combout ),
	.datad(\RAM_1|Mux1~30_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~41 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \RAM_1|tempRAM[121][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[121][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[121][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[121][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[121][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \RAM_1|tempRAM[121][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[121][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[121][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[121][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[121][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \RAM_1|tempRAM[113][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[113][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[113][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[113][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[113][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \RAM_1|tempRAM[113][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[113][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[113][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[113][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[113][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \RAM_1|tempRAM[120][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[120][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[120][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[120][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[120][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \RAM_1|tempRAM[120][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[120][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[120][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[120][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[120][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \RAM_1|tempRAM[112][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[112][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[112][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[112][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \RAM_1|Mux1~77 (
// Equation(s):
// \RAM_1|Mux1~77_combout  = (memDirection[0] & (((memDirection[3])))) # (!memDirection[0] & ((memDirection[3] & (\RAM_1|tempRAM[120][2]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[112][2]~q )))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[120][2]~q ),
	.datac(\RAM_1|tempRAM[112][2]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~77 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \RAM_1|Mux1~78 (
// Equation(s):
// \RAM_1|Mux1~78_combout  = (memDirection[0] & ((\RAM_1|Mux1~77_combout  & (\RAM_1|tempRAM[121][2]~q )) # (!\RAM_1|Mux1~77_combout  & ((\RAM_1|tempRAM[113][2]~q ))))) # (!memDirection[0] & (((\RAM_1|Mux1~77_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[121][2]~q ),
	.datac(\RAM_1|tempRAM[113][2]~q ),
	.datad(\RAM_1|Mux1~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~78 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \RAM_1|tempRAM[122][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[122][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[122][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[122][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[122][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \RAM_1|tempRAM[122][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[122][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[122][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[122][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[122][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \RAM_1|tempRAM[123][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[123][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[123][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[123][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \RAM_1|tempRAM[115][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[115][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[115][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[115][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[115][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \RAM_1|tempRAM[115][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[115][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[115][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[115][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[115][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \RAM_1|tempRAM[114][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[114][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[114][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[114][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \RAM_1|Mux1~75 (
// Equation(s):
// \RAM_1|Mux1~75_combout  = (memDirection[0] & ((\RAM_1|tempRAM[115][2]~q ) # ((memDirection[3])))) # (!memDirection[0] & (((\RAM_1|tempRAM[114][2]~q  & !memDirection[3]))))

	.dataa(\RAM_1|tempRAM[115][2]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[114][2]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~75 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \RAM_1|Mux1~76 (
// Equation(s):
// \RAM_1|Mux1~76_combout  = (memDirection[3] & ((\RAM_1|Mux1~75_combout  & ((\RAM_1|tempRAM[123][2]~q ))) # (!\RAM_1|Mux1~75_combout  & (\RAM_1|tempRAM[122][2]~q )))) # (!memDirection[3] & (((\RAM_1|Mux1~75_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[122][2]~q ),
	.datac(\RAM_1|tempRAM[123][2]~q ),
	.datad(\RAM_1|Mux1~75_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~76 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \RAM_1|Mux1~79 (
// Equation(s):
// \RAM_1|Mux1~79_combout  = (memDirection[2] & (memDirection[1])) # (!memDirection[2] & ((memDirection[1] & ((\RAM_1|Mux1~76_combout ))) # (!memDirection[1] & (\RAM_1|Mux1~78_combout ))))

	.dataa(memDirection[2]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux1~78_combout ),
	.datad(\RAM_1|Mux1~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~79 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \RAM_1|tempRAM[126][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[126][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[126][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[126][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[126][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \RAM_1|tempRAM[126][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[126][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[126][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[126][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[126][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \RAM_1|tempRAM[127][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[127][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[127][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[127][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \RAM_1|tempRAM[119][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[119][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[119][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[119][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[119][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \RAM_1|tempRAM[119][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[119][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[119][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[119][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[119][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \RAM_1|tempRAM[118][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[118][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[118][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[118][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \RAM_1|Mux1~80 (
// Equation(s):
// \RAM_1|Mux1~80_combout  = (memDirection[3] & (((memDirection[0])))) # (!memDirection[3] & ((memDirection[0] & (\RAM_1|tempRAM[119][2]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[118][2]~q )))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[119][2]~q ),
	.datac(\RAM_1|tempRAM[118][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~80 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \RAM_1|Mux1~81 (
// Equation(s):
// \RAM_1|Mux1~81_combout  = (memDirection[3] & ((\RAM_1|Mux1~80_combout  & ((\RAM_1|tempRAM[127][2]~q ))) # (!\RAM_1|Mux1~80_combout  & (\RAM_1|tempRAM[126][2]~q )))) # (!memDirection[3] & (((\RAM_1|Mux1~80_combout ))))

	.dataa(\RAM_1|tempRAM[126][2]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[127][2]~q ),
	.datad(\RAM_1|Mux1~80_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~81 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \RAM_1|tempRAM[117][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[117][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[117][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[117][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[117][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \RAM_1|tempRAM[117][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[117][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[117][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[117][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[117][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \RAM_1|tempRAM[125][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[125][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[125][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[125][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \RAM_1|tempRAM[124][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[124][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[124][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[124][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[124][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \RAM_1|tempRAM[124][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[124][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[124][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[124][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[124][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \RAM_1|tempRAM[116][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[116][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[116][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[116][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \RAM_1|Mux1~73 (
// Equation(s):
// \RAM_1|Mux1~73_combout  = (memDirection[3] & ((\RAM_1|tempRAM[124][2]~q ) # ((memDirection[0])))) # (!memDirection[3] & (((\RAM_1|tempRAM[116][2]~q  & !memDirection[0]))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[124][2]~q ),
	.datac(\RAM_1|tempRAM[116][2]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~73 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \RAM_1|Mux1~74 (
// Equation(s):
// \RAM_1|Mux1~74_combout  = (memDirection[0] & ((\RAM_1|Mux1~73_combout  & ((\RAM_1|tempRAM[125][2]~q ))) # (!\RAM_1|Mux1~73_combout  & (\RAM_1|tempRAM[117][2]~q )))) # (!memDirection[0] & (((\RAM_1|Mux1~73_combout ))))

	.dataa(\RAM_1|tempRAM[117][2]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[125][2]~q ),
	.datad(\RAM_1|Mux1~73_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~74 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \RAM_1|Mux1~82 (
// Equation(s):
// \RAM_1|Mux1~82_combout  = (memDirection[2] & ((\RAM_1|Mux1~79_combout  & (\RAM_1|Mux1~81_combout )) # (!\RAM_1|Mux1~79_combout  & ((\RAM_1|Mux1~74_combout ))))) # (!memDirection[2] & (\RAM_1|Mux1~79_combout ))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Mux1~79_combout ),
	.datac(\RAM_1|Mux1~81_combout ),
	.datad(\RAM_1|Mux1~74_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~82 .lut_mask = 16'hE6C4;
defparam \RAM_1|Mux1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \RAM_1|tempRAM[91][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[91][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[91][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[91][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[91][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \RAM_1|tempRAM[91][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[91][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[91][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[91][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[91][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \RAM_1|tempRAM[89][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[89][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[89][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[89][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \RAM_1|tempRAM[81][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[81][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[81][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[81][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \RAM_1|tempRAM[83][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[83][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[83][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[83][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[83][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \RAM_1|tempRAM[83][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[83][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[83][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[83][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[83][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \RAM_1|Mux1~42 (
// Equation(s):
// \RAM_1|Mux1~42_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & ((\RAM_1|tempRAM[83][2]~q ))) # (!memDirection[1] & (\RAM_1|tempRAM[81][2]~q ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[81][2]~q ),
	.datad(\RAM_1|tempRAM[83][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~42 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \RAM_1|Mux1~43 (
// Equation(s):
// \RAM_1|Mux1~43_combout  = (memDirection[3] & ((\RAM_1|Mux1~42_combout  & (\RAM_1|tempRAM[91][2]~q )) # (!\RAM_1|Mux1~42_combout  & ((\RAM_1|tempRAM[89][2]~q ))))) # (!memDirection[3] & (((\RAM_1|Mux1~42_combout ))))

	.dataa(\RAM_1|tempRAM[91][2]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[89][2]~q ),
	.datad(\RAM_1|Mux1~42_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~43 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \RAM_1|tempRAM[87][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[87][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[87][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[87][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[87][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \RAM_1|tempRAM[87][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[87][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[87][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[87][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[87][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \RAM_1|tempRAM[95][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[95][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[95][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[95][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \RAM_1|tempRAM[93][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[93][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[93][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[93][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[93][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \RAM_1|tempRAM[93][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[93][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[93][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[93][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[93][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \RAM_1|tempRAM[85][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[85][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[85][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[85][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux1~49 (
// Equation(s):
// \RAM_1|Mux1~49_combout  = (memDirection[1] & (((memDirection[3])))) # (!memDirection[1] & ((memDirection[3] & (\RAM_1|tempRAM[93][2]~q )) # (!memDirection[3] & ((\RAM_1|tempRAM[85][2]~q )))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[93][2]~q ),
	.datac(\RAM_1|tempRAM[85][2]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~49 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \RAM_1|Mux1~50 (
// Equation(s):
// \RAM_1|Mux1~50_combout  = (memDirection[1] & ((\RAM_1|Mux1~49_combout  & ((\RAM_1|tempRAM[95][2]~q ))) # (!\RAM_1|Mux1~49_combout  & (\RAM_1|tempRAM[87][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~49_combout ))))

	.dataa(\RAM_1|tempRAM[87][2]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[95][2]~q ),
	.datad(\RAM_1|Mux1~49_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~50 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \RAM_1|tempRAM[88][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[88][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[88][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[88][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[88][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \RAM_1|tempRAM[88][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[88][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[88][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[88][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[88][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \RAM_1|tempRAM[82][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[82][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[82][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[82][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[82][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \RAM_1|tempRAM[82][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[82][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[82][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[82][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[82][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \RAM_1|tempRAM[80][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[80][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[80][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[80][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux1~46 (
// Equation(s):
// \RAM_1|Mux1~46_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[82][2]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[80][2]~q )))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[82][2]~q ),
	.datac(\RAM_1|tempRAM[80][2]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~46 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \RAM_1|tempRAM[90][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[90][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[90][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[90][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[90][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \RAM_1|tempRAM[90][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[90][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[90][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[90][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[90][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \RAM_1|Mux1~47 (
// Equation(s):
// \RAM_1|Mux1~47_combout  = (memDirection[3] & ((\RAM_1|Mux1~46_combout  & ((\RAM_1|tempRAM[90][2]~q ))) # (!\RAM_1|Mux1~46_combout  & (\RAM_1|tempRAM[88][2]~q )))) # (!memDirection[3] & (((\RAM_1|Mux1~46_combout ))))

	.dataa(\RAM_1|tempRAM[88][2]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|Mux1~46_combout ),
	.datad(\RAM_1|tempRAM[90][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~47 .lut_mask = 16'hF838;
defparam \RAM_1|Mux1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \RAM_1|tempRAM[86][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[86][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[86][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[86][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[86][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \RAM_1|tempRAM[86][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[86][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[86][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[86][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[86][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \RAM_1|tempRAM[94][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[94][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[94][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[94][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \RAM_1|tempRAM[84][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[84][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[84][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[84][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \RAM_1|tempRAM[92][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[92][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[92][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[92][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[92][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \RAM_1|tempRAM[92][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[92][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[92][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[92][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[92][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \RAM_1|Mux1~44 (
// Equation(s):
// \RAM_1|Mux1~44_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|tempRAM[92][2]~q )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|tempRAM[84][2]~q )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[84][2]~q ),
	.datad(\RAM_1|tempRAM[92][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~44 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \RAM_1|Mux1~45 (
// Equation(s):
// \RAM_1|Mux1~45_combout  = (memDirection[1] & ((\RAM_1|Mux1~44_combout  & ((\RAM_1|tempRAM[94][2]~q ))) # (!\RAM_1|Mux1~44_combout  & (\RAM_1|tempRAM[86][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~44_combout ))))

	.dataa(\RAM_1|tempRAM[86][2]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[94][2]~q ),
	.datad(\RAM_1|Mux1~44_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~45 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \RAM_1|Mux1~48 (
// Equation(s):
// \RAM_1|Mux1~48_combout  = (memDirection[0] & (memDirection[2])) # (!memDirection[0] & ((memDirection[2] & ((\RAM_1|Mux1~45_combout ))) # (!memDirection[2] & (\RAM_1|Mux1~47_combout ))))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux1~47_combout ),
	.datad(\RAM_1|Mux1~45_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~48 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \RAM_1|Mux1~51 (
// Equation(s):
// \RAM_1|Mux1~51_combout  = (memDirection[0] & ((\RAM_1|Mux1~48_combout  & ((\RAM_1|Mux1~50_combout ))) # (!\RAM_1|Mux1~48_combout  & (\RAM_1|Mux1~43_combout )))) # (!memDirection[0] & (((\RAM_1|Mux1~48_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|Mux1~43_combout ),
	.datac(\RAM_1|Mux1~50_combout ),
	.datad(\RAM_1|Mux1~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~51 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \RAM_1|tempRAM[70][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[70][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[70][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[70][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[70][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \RAM_1|tempRAM[70][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[70][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[70][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[70][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[70][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \RAM_1|tempRAM[78][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[78][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[78][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[78][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[78][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \RAM_1|tempRAM[78][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[78][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[78][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[78][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[78][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \RAM_1|tempRAM[68][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[68][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[68][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[68][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \RAM_1|tempRAM[76][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[76][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[76][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[76][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[76][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \RAM_1|tempRAM[76][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[76][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[76][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[76][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[76][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \RAM_1|Mux1~62 (
// Equation(s):
// \RAM_1|Mux1~62_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|tempRAM[76][2]~q )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|tempRAM[68][2]~q )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[68][2]~q ),
	.datad(\RAM_1|tempRAM[76][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~62 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \RAM_1|Mux1~63 (
// Equation(s):
// \RAM_1|Mux1~63_combout  = (memDirection[1] & ((\RAM_1|Mux1~62_combout  & ((\RAM_1|tempRAM[78][2]~q ))) # (!\RAM_1|Mux1~62_combout  & (\RAM_1|tempRAM[70][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~62_combout ))))

	.dataa(\RAM_1|tempRAM[70][2]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[78][2]~q ),
	.datad(\RAM_1|Mux1~62_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~63 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \RAM_1|tempRAM[71][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[71][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[71][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[71][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[71][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \RAM_1|tempRAM[71][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[71][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[71][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[71][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[71][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \RAM_1|tempRAM[79][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[79][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[79][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[79][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \RAM_1|tempRAM[69][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[69][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[69][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[69][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \RAM_1|tempRAM[77][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[77][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[77][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[77][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[77][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \RAM_1|tempRAM[77][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[77][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[77][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[77][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[77][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \RAM_1|Mux1~69 (
// Equation(s):
// \RAM_1|Mux1~69_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|tempRAM[77][2]~q )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|tempRAM[69][2]~q )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[69][2]~q ),
	.datad(\RAM_1|tempRAM[77][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~69 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \RAM_1|Mux1~70 (
// Equation(s):
// \RAM_1|Mux1~70_combout  = (memDirection[1] & ((\RAM_1|Mux1~69_combout  & ((\RAM_1|tempRAM[79][2]~q ))) # (!\RAM_1|Mux1~69_combout  & (\RAM_1|tempRAM[71][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~69_combout ))))

	.dataa(\RAM_1|tempRAM[71][2]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[79][2]~q ),
	.datad(\RAM_1|Mux1~69_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~70 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \RAM_1|tempRAM[72][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[72][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[72][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[72][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[72][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \RAM_1|tempRAM[72][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[72][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[72][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[72][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[72][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \RAM_1|tempRAM[74][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[74][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[74][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[74][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \RAM_1|tempRAM[64][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[64][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[64][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[64][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \RAM_1|tempRAM[66][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[66][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[66][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[66][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[66][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \RAM_1|tempRAM[66][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[66][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[66][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[66][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[66][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \RAM_1|Mux1~66 (
// Equation(s):
// \RAM_1|Mux1~66_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & ((\RAM_1|tempRAM[66][2]~q ))) # (!memDirection[1] & (\RAM_1|tempRAM[64][2]~q ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[64][2]~q ),
	.datad(\RAM_1|tempRAM[66][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~66 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \RAM_1|Mux1~67 (
// Equation(s):
// \RAM_1|Mux1~67_combout  = (memDirection[3] & ((\RAM_1|Mux1~66_combout  & ((\RAM_1|tempRAM[74][2]~q ))) # (!\RAM_1|Mux1~66_combout  & (\RAM_1|tempRAM[72][2]~q )))) # (!memDirection[3] & (((\RAM_1|Mux1~66_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[72][2]~q ),
	.datac(\RAM_1|tempRAM[74][2]~q ),
	.datad(\RAM_1|Mux1~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~67 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \RAM_1|tempRAM[73][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[73][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[73][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[73][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[73][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \RAM_1|tempRAM[73][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[73][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[73][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[73][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[73][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \RAM_1|tempRAM[75][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[75][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[75][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[75][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[75][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \RAM_1|tempRAM[75][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[75][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[75][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[75][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[75][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \RAM_1|tempRAM[67][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[67][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[67][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[67][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[67][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \RAM_1|tempRAM[67][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[67][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[67][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[67][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[67][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \RAM_1|tempRAM[65][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[65][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[65][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[65][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux1~64 (
// Equation(s):
// \RAM_1|Mux1~64_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[67][2]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[65][2]~q )))))

	.dataa(\RAM_1|tempRAM[67][2]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[65][2]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~64 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux1~65 (
// Equation(s):
// \RAM_1|Mux1~65_combout  = (memDirection[3] & ((\RAM_1|Mux1~64_combout  & ((\RAM_1|tempRAM[75][2]~q ))) # (!\RAM_1|Mux1~64_combout  & (\RAM_1|tempRAM[73][2]~q )))) # (!memDirection[3] & (((\RAM_1|Mux1~64_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[73][2]~q ),
	.datac(\RAM_1|tempRAM[75][2]~q ),
	.datad(\RAM_1|Mux1~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~65 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux1~68 (
// Equation(s):
// \RAM_1|Mux1~68_combout  = (memDirection[0] & ((memDirection[2]) # ((\RAM_1|Mux1~65_combout )))) # (!memDirection[0] & (!memDirection[2] & (\RAM_1|Mux1~67_combout )))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux1~67_combout ),
	.datad(\RAM_1|Mux1~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~68 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \RAM_1|Mux1~71 (
// Equation(s):
// \RAM_1|Mux1~71_combout  = (memDirection[2] & ((\RAM_1|Mux1~68_combout  & ((\RAM_1|Mux1~70_combout ))) # (!\RAM_1|Mux1~68_combout  & (\RAM_1|Mux1~63_combout )))) # (!memDirection[2] & (((\RAM_1|Mux1~68_combout ))))

	.dataa(\RAM_1|Mux1~63_combout ),
	.datab(memDirection[2]),
	.datac(\RAM_1|Mux1~70_combout ),
	.datad(\RAM_1|Mux1~68_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~71 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \RAM_1|tempRAM[106][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[106][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[106][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[106][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[106][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \RAM_1|tempRAM[106][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[106][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[106][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[106][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[106][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \RAM_1|tempRAM[110][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[110][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[110][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[110][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \RAM_1|tempRAM[108][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[108][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[108][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[108][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[108][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \RAM_1|tempRAM[108][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[108][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[108][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[108][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[108][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \RAM_1|tempRAM[104][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[104][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[104][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[104][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \RAM_1|Mux1~52 (
// Equation(s):
// \RAM_1|Mux1~52_combout  = (memDirection[2] & ((\RAM_1|tempRAM[108][2]~q ) # ((memDirection[1])))) # (!memDirection[2] & (((\RAM_1|tempRAM[104][2]~q  & !memDirection[1]))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[108][2]~q ),
	.datac(\RAM_1|tempRAM[104][2]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~52 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \RAM_1|Mux1~53 (
// Equation(s):
// \RAM_1|Mux1~53_combout  = (memDirection[1] & ((\RAM_1|Mux1~52_combout  & ((\RAM_1|tempRAM[110][2]~q ))) # (!\RAM_1|Mux1~52_combout  & (\RAM_1|tempRAM[106][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~52_combout ))))

	.dataa(\RAM_1|tempRAM[106][2]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[110][2]~q ),
	.datad(\RAM_1|Mux1~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~53 .lut_mask = 16'hF388;
defparam \RAM_1|Mux1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \RAM_1|tempRAM[107][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[107][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[107][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[107][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[107][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \RAM_1|tempRAM[107][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[107][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[107][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[107][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[107][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \RAM_1|tempRAM[111][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[111][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[111][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[111][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \RAM_1|tempRAM[105][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[105][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[105][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[105][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \RAM_1|tempRAM[109][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[109][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[109][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[109][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[109][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \RAM_1|tempRAM[109][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[109][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[109][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[109][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[109][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \RAM_1|Mux1~59 (
// Equation(s):
// \RAM_1|Mux1~59_combout  = (memDirection[1] & (memDirection[2])) # (!memDirection[1] & ((memDirection[2] & ((\RAM_1|tempRAM[109][2]~q ))) # (!memDirection[2] & (\RAM_1|tempRAM[105][2]~q ))))

	.dataa(memDirection[1]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[105][2]~q ),
	.datad(\RAM_1|tempRAM[109][2]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~59 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \RAM_1|Mux1~60 (
// Equation(s):
// \RAM_1|Mux1~60_combout  = (memDirection[1] & ((\RAM_1|Mux1~59_combout  & ((\RAM_1|tempRAM[111][2]~q ))) # (!\RAM_1|Mux1~59_combout  & (\RAM_1|tempRAM[107][2]~q )))) # (!memDirection[1] & (((\RAM_1|Mux1~59_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[107][2]~q ),
	.datac(\RAM_1|tempRAM[111][2]~q ),
	.datad(\RAM_1|Mux1~59_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~60 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \RAM_1|tempRAM[100][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[100][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[100][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[100][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[100][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \RAM_1|tempRAM[100][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[100][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[100][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[100][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[100][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \RAM_1|tempRAM[102][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[102][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[102][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[102][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \RAM_1|tempRAM[98][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[98][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[98][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[98][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[98][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \RAM_1|tempRAM[98][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[98][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[98][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[98][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[98][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \RAM_1|tempRAM[96][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[96][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[96][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[96][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \RAM_1|Mux1~56 (
// Equation(s):
// \RAM_1|Mux1~56_combout  = (memDirection[2] & (((memDirection[1])))) # (!memDirection[2] & ((memDirection[1] & (\RAM_1|tempRAM[98][2]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[96][2]~q )))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[98][2]~q ),
	.datac(\RAM_1|tempRAM[96][2]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~56 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \RAM_1|Mux1~57 (
// Equation(s):
// \RAM_1|Mux1~57_combout  = (memDirection[2] & ((\RAM_1|Mux1~56_combout  & ((\RAM_1|tempRAM[102][2]~q ))) # (!\RAM_1|Mux1~56_combout  & (\RAM_1|tempRAM[100][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~56_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[100][2]~q ),
	.datac(\RAM_1|tempRAM[102][2]~q ),
	.datad(\RAM_1|Mux1~56_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~57 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \RAM_1|tempRAM[101][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[101][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[101][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[101][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[101][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \RAM_1|tempRAM[101][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[101][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[101][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[101][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[101][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \RAM_1|tempRAM[103][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[103][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[103][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[103][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \RAM_1|tempRAM[99][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[99][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[2]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[99][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[99][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[99][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \RAM_1|tempRAM[99][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[99][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[99][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[99][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[99][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \RAM_1|tempRAM[97][2] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[97][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[97][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[97][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \RAM_1|Mux1~54 (
// Equation(s):
// \RAM_1|Mux1~54_combout  = (memDirection[2] & (((memDirection[1])))) # (!memDirection[2] & ((memDirection[1] & (\RAM_1|tempRAM[99][2]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[97][2]~q )))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[99][2]~q ),
	.datac(\RAM_1|tempRAM[97][2]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux1~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~54 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \RAM_1|Mux1~55 (
// Equation(s):
// \RAM_1|Mux1~55_combout  = (memDirection[2] & ((\RAM_1|Mux1~54_combout  & ((\RAM_1|tempRAM[103][2]~q ))) # (!\RAM_1|Mux1~54_combout  & (\RAM_1|tempRAM[101][2]~q )))) # (!memDirection[2] & (((\RAM_1|Mux1~54_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[101][2]~q ),
	.datac(\RAM_1|tempRAM[103][2]~q ),
	.datad(\RAM_1|Mux1~54_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~55 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \RAM_1|Mux1~58 (
// Equation(s):
// \RAM_1|Mux1~58_combout  = (memDirection[3] & (memDirection[0])) # (!memDirection[3] & ((memDirection[0] & ((\RAM_1|Mux1~55_combout ))) # (!memDirection[0] & (\RAM_1|Mux1~57_combout ))))

	.dataa(memDirection[3]),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux1~57_combout ),
	.datad(\RAM_1|Mux1~55_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~58 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \RAM_1|Mux1~61 (
// Equation(s):
// \RAM_1|Mux1~61_combout  = (memDirection[3] & ((\RAM_1|Mux1~58_combout  & ((\RAM_1|Mux1~60_combout ))) # (!\RAM_1|Mux1~58_combout  & (\RAM_1|Mux1~53_combout )))) # (!memDirection[3] & (((\RAM_1|Mux1~58_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux1~53_combout ),
	.datac(\RAM_1|Mux1~60_combout ),
	.datad(\RAM_1|Mux1~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~61 .lut_mask = 16'hF588;
defparam \RAM_1|Mux1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \RAM_1|Mux1~72 (
// Equation(s):
// \RAM_1|Mux1~72_combout  = (memDirection[4] & (memDirection[5])) # (!memDirection[4] & ((memDirection[5] & ((\RAM_1|Mux1~61_combout ))) # (!memDirection[5] & (\RAM_1|Mux1~71_combout ))))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux1~71_combout ),
	.datad(\RAM_1|Mux1~61_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~72 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \RAM_1|Mux1~83 (
// Equation(s):
// \RAM_1|Mux1~83_combout  = (memDirection[4] & ((\RAM_1|Mux1~72_combout  & (\RAM_1|Mux1~82_combout )) # (!\RAM_1|Mux1~72_combout  & ((\RAM_1|Mux1~51_combout ))))) # (!memDirection[4] & (((\RAM_1|Mux1~72_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Mux1~82_combout ),
	.datac(\RAM_1|Mux1~51_combout ),
	.datad(\RAM_1|Mux1~72_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux1~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux1~83 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \RAM_1|dataOut[2]~2 (
// Equation(s):
// \RAM_1|dataOut[2]~2_combout  = (memDirection[6] & ((\RAM_1|Mux1~83_combout ))) # (!memDirection[6] & (\RAM_1|Mux1~41_combout ))

	.dataa(memDirection[6]),
	.datab(\RAM_1|Mux1~41_combout ),
	.datac(gnd),
	.datad(\RAM_1|Mux1~83_combout ),
	.cin(gnd),
	.combout(\RAM_1|dataOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|dataOut[2]~2 .lut_mask = 16'hEE44;
defparam \RAM_1|dataOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \RAM_1|tempRAM[128][2]~feeder (
// Equation(s):
// \RAM_1|tempRAM[128][2]~feeder_combout  = valIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[128][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[128][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[128][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \RAM_1|tempRAM[128][2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[128][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[128][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[128][2] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[128][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \RAM_1|dataOut[2] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|dataOut[2]~2_combout ),
	.asdata(\RAM_1|tempRAM[128][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(memDirection[7]),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|dataOut[2] .is_wysiwyg = "true";
defparam \RAM_1|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \leds[2]~reg0feeder (
// Equation(s):
// \leds[2]~reg0feeder_combout  = \RAM_1|dataOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_1|dataOut [2]),
	.cin(gnd),
	.combout(\leds[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \leds[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \leds[2]~reg0 (
	.clk(\second~clkctrl_outclk ),
	.d(\leds[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[2]~reg0 .is_wysiwyg = "true";
defparam \leds[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \valIn[3]~feeder (
// Equation(s):
// \valIn[3]~feeder_combout  = memDirection[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(memDirection[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\valIn[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valIn[3]~feeder .lut_mask = 16'hF0F0;
defparam \valIn[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \valIn[3] (
	.clk(\second~clkctrl_outclk ),
	.d(\valIn[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valIn[3]),
	.prn(vcc));
// synopsys translate_off
defparam \valIn[3] .is_wysiwyg = "true";
defparam \valIn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \RAM_1|tempRAM[61][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[61][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[61][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[61][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[61][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \RAM_1|tempRAM[61][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[61][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[61][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[61][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[61][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \RAM_1|tempRAM[63][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[63][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[63][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[63][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[63][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \RAM_1|tempRAM[63][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[63][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[63][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[63][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[63][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \RAM_1|tempRAM[55][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[55][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[55][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[55][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[55][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \RAM_1|tempRAM[55][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[55][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[55][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[55][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[55][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \RAM_1|tempRAM[53][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[53][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[53][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[53][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \RAM_1|Mux0~38 (
// Equation(s):
// \RAM_1|Mux0~38_combout  = (memDirection[1] & ((\RAM_1|tempRAM[55][3]~q ) # ((memDirection[3])))) # (!memDirection[1] & (((\RAM_1|tempRAM[53][3]~q  & !memDirection[3]))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[55][3]~q ),
	.datac(\RAM_1|tempRAM[53][3]~q ),
	.datad(memDirection[3]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~38 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \RAM_1|Mux0~39 (
// Equation(s):
// \RAM_1|Mux0~39_combout  = (memDirection[3] & ((\RAM_1|Mux0~38_combout  & ((\RAM_1|tempRAM[63][3]~q ))) # (!\RAM_1|Mux0~38_combout  & (\RAM_1|tempRAM[61][3]~q )))) # (!memDirection[3] & (((\RAM_1|Mux0~38_combout ))))

	.dataa(\RAM_1|tempRAM[61][3]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[63][3]~q ),
	.datad(\RAM_1|Mux0~38_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~39 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \RAM_1|tempRAM[29][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[29][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[29][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[29][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[29][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \RAM_1|tempRAM[29][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[29][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N15
dffeas \RAM_1|tempRAM[31][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[31][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \RAM_1|tempRAM[23][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[23][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[23][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \RAM_1|tempRAM[23][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[23][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \RAM_1|tempRAM[21][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[21][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \RAM_1|Mux0~33 (
// Equation(s):
// \RAM_1|Mux0~33_combout  = (memDirection[3] & (((memDirection[1])))) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|tempRAM[23][3]~q )) # (!memDirection[1] & ((\RAM_1|tempRAM[21][3]~q )))))

	.dataa(\RAM_1|tempRAM[23][3]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[21][3]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~33 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \RAM_1|Mux0~34 (
// Equation(s):
// \RAM_1|Mux0~34_combout  = (memDirection[3] & ((\RAM_1|Mux0~33_combout  & ((\RAM_1|tempRAM[31][3]~q ))) # (!\RAM_1|Mux0~33_combout  & (\RAM_1|tempRAM[29][3]~q )))) # (!memDirection[3] & (((\RAM_1|Mux0~33_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|tempRAM[29][3]~q ),
	.datac(\RAM_1|tempRAM[31][3]~q ),
	.datad(\RAM_1|Mux0~33_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~34 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \RAM_1|tempRAM[7][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[7][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[7][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \RAM_1|tempRAM[7][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[7][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \RAM_1|tempRAM[15][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[15][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \RAM_1|tempRAM[5][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[5][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \RAM_1|tempRAM[5][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[5][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \RAM_1|tempRAM[13][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[13][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \RAM_1|Mux0~35 (
// Equation(s):
// \RAM_1|Mux0~35_combout  = (memDirection[3] & (((\RAM_1|tempRAM[13][3]~q ) # (memDirection[1])))) # (!memDirection[3] & (\RAM_1|tempRAM[5][3]~q  & ((!memDirection[1]))))

	.dataa(\RAM_1|tempRAM[5][3]~q ),
	.datab(memDirection[3]),
	.datac(\RAM_1|tempRAM[13][3]~q ),
	.datad(memDirection[1]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~35 .lut_mask = 16'hCCE2;
defparam \RAM_1|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \RAM_1|Mux0~36 (
// Equation(s):
// \RAM_1|Mux0~36_combout  = (memDirection[1] & ((\RAM_1|Mux0~35_combout  & ((\RAM_1|tempRAM[15][3]~q ))) # (!\RAM_1|Mux0~35_combout  & (\RAM_1|tempRAM[7][3]~q )))) # (!memDirection[1] & (((\RAM_1|Mux0~35_combout ))))

	.dataa(memDirection[1]),
	.datab(\RAM_1|tempRAM[7][3]~q ),
	.datac(\RAM_1|tempRAM[15][3]~q ),
	.datad(\RAM_1|Mux0~35_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~36 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux0~37 (
// Equation(s):
// \RAM_1|Mux0~37_combout  = (memDirection[5] & (memDirection[4])) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|Mux0~34_combout )) # (!memDirection[4] & ((\RAM_1|Mux0~36_combout )))))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux0~34_combout ),
	.datad(\RAM_1|Mux0~36_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~37 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \RAM_1|tempRAM[47][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[47][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[47][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[47][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[47][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \RAM_1|tempRAM[47][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[47][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[47][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[47][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[47][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \RAM_1|tempRAM[39][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[39][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[39][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[39][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \RAM_1|tempRAM[37][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[37][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[37][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[37][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \RAM_1|tempRAM[45][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[45][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[45][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[45][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[45][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \RAM_1|tempRAM[45][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[45][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[45][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[45][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[45][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \RAM_1|Mux0~31 (
// Equation(s):
// \RAM_1|Mux0~31_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|tempRAM[45][3]~q )))) # (!memDirection[3] & (!memDirection[1] & (\RAM_1|tempRAM[37][3]~q )))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[37][3]~q ),
	.datad(\RAM_1|tempRAM[45][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~31 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \RAM_1|Mux0~32 (
// Equation(s):
// \RAM_1|Mux0~32_combout  = (memDirection[1] & ((\RAM_1|Mux0~31_combout  & (\RAM_1|tempRAM[47][3]~q )) # (!\RAM_1|Mux0~31_combout  & ((\RAM_1|tempRAM[39][3]~q ))))) # (!memDirection[1] & (((\RAM_1|Mux0~31_combout ))))

	.dataa(\RAM_1|tempRAM[47][3]~q ),
	.datab(memDirection[1]),
	.datac(\RAM_1|tempRAM[39][3]~q ),
	.datad(\RAM_1|Mux0~31_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~32 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \RAM_1|Mux0~40 (
// Equation(s):
// \RAM_1|Mux0~40_combout  = (memDirection[5] & ((\RAM_1|Mux0~37_combout  & (\RAM_1|Mux0~39_combout )) # (!\RAM_1|Mux0~37_combout  & ((\RAM_1|Mux0~32_combout ))))) # (!memDirection[5] & (((\RAM_1|Mux0~37_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|Mux0~39_combout ),
	.datac(\RAM_1|Mux0~37_combout ),
	.datad(\RAM_1|Mux0~32_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~40 .lut_mask = 16'hDAD0;
defparam \RAM_1|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \RAM_1|tempRAM[30][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[30][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[30][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \RAM_1|tempRAM[30][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[30][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \RAM_1|tempRAM[62][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[62][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[62][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[62][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \RAM_1|tempRAM[46][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[46][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[46][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[46][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[46][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \RAM_1|tempRAM[46][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[46][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[46][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[46][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[46][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \RAM_1|tempRAM[14][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[14][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \RAM_1|Mux0~7 (
// Equation(s):
// \RAM_1|Mux0~7_combout  = (memDirection[5] & ((\RAM_1|tempRAM[46][3]~q ) # ((memDirection[4])))) # (!memDirection[5] & (((\RAM_1|tempRAM[14][3]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[46][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[14][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~7 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \RAM_1|Mux0~8 (
// Equation(s):
// \RAM_1|Mux0~8_combout  = (memDirection[4] & ((\RAM_1|Mux0~7_combout  & ((\RAM_1|tempRAM[62][3]~q ))) # (!\RAM_1|Mux0~7_combout  & (\RAM_1|tempRAM[30][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~7_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[30][3]~q ),
	.datac(\RAM_1|tempRAM[62][3]~q ),
	.datad(\RAM_1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~8 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \RAM_1|tempRAM[54][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[54][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[54][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[54][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[54][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \RAM_1|tempRAM[54][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[54][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[54][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[54][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[54][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \RAM_1|tempRAM[38][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[38][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[38][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[38][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \RAM_1|tempRAM[22][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[22][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \RAM_1|tempRAM[22][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[22][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \RAM_1|tempRAM[6][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[6][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \RAM_1|Mux0~0 (
// Equation(s):
// \RAM_1|Mux0~0_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[22][3]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[6][3]~q )))))

	.dataa(\RAM_1|tempRAM[22][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[6][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~0 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \RAM_1|Mux0~1 (
// Equation(s):
// \RAM_1|Mux0~1_combout  = (memDirection[5] & ((\RAM_1|Mux0~0_combout  & (\RAM_1|tempRAM[54][3]~q )) # (!\RAM_1|Mux0~0_combout  & ((\RAM_1|tempRAM[38][3]~q ))))) # (!memDirection[5] & (((\RAM_1|Mux0~0_combout ))))

	.dataa(\RAM_1|tempRAM[54][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[38][3]~q ),
	.datad(\RAM_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~1 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \RAM_1|tempRAM[28][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[28][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[28][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[28][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[28][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \RAM_1|tempRAM[28][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[28][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \RAM_1|tempRAM[60][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[60][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[60][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[60][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \RAM_1|tempRAM[12][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[12][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \RAM_1|tempRAM[44][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[44][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[44][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[44][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[44][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \RAM_1|tempRAM[44][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[44][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[44][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[44][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[44][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \RAM_1|Mux0~2 (
// Equation(s):
// \RAM_1|Mux0~2_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|tempRAM[44][3]~q )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|tempRAM[12][3]~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[12][3]~q ),
	.datad(\RAM_1|tempRAM[44][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~2 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \RAM_1|Mux0~3 (
// Equation(s):
// \RAM_1|Mux0~3_combout  = (memDirection[4] & ((\RAM_1|Mux0~2_combout  & ((\RAM_1|tempRAM[60][3]~q ))) # (!\RAM_1|Mux0~2_combout  & (\RAM_1|tempRAM[28][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~2_combout ))))

	.dataa(\RAM_1|tempRAM[28][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[60][3]~q ),
	.datad(\RAM_1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~3 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \RAM_1|tempRAM[36][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[36][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[36][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[36][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[36][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \RAM_1|tempRAM[36][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[36][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[36][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[36][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[36][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \RAM_1|tempRAM[52][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[52][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[52][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[52][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \RAM_1|tempRAM[20][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[20][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[20][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \RAM_1|tempRAM[20][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[20][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \RAM_1|tempRAM[4][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[4][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \RAM_1|Mux0~4 (
// Equation(s):
// \RAM_1|Mux0~4_combout  = (memDirection[4] & ((\RAM_1|tempRAM[20][3]~q ) # ((memDirection[5])))) # (!memDirection[4] & (((\RAM_1|tempRAM[4][3]~q  & !memDirection[5]))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[20][3]~q ),
	.datac(\RAM_1|tempRAM[4][3]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~4 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \RAM_1|Mux0~5 (
// Equation(s):
// \RAM_1|Mux0~5_combout  = (memDirection[5] & ((\RAM_1|Mux0~4_combout  & ((\RAM_1|tempRAM[52][3]~q ))) # (!\RAM_1|Mux0~4_combout  & (\RAM_1|tempRAM[36][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~4_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[36][3]~q ),
	.datac(\RAM_1|tempRAM[52][3]~q ),
	.datad(\RAM_1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~5 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux0~6 (
// Equation(s):
// \RAM_1|Mux0~6_combout  = (memDirection[3] & ((memDirection[1]) # ((\RAM_1|Mux0~3_combout )))) # (!memDirection[3] & (!memDirection[1] & ((\RAM_1|Mux0~5_combout ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux0~3_combout ),
	.datad(\RAM_1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~6 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \RAM_1|Mux0~9 (
// Equation(s):
// \RAM_1|Mux0~9_combout  = (memDirection[1] & ((\RAM_1|Mux0~6_combout  & (\RAM_1|Mux0~8_combout )) # (!\RAM_1|Mux0~6_combout  & ((\RAM_1|Mux0~1_combout ))))) # (!memDirection[1] & (((\RAM_1|Mux0~6_combout ))))

	.dataa(\RAM_1|Mux0~8_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux0~1_combout ),
	.datad(\RAM_1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~9 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \RAM_1|tempRAM[50][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[50][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[50][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[50][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[50][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \RAM_1|tempRAM[50][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[50][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[50][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[50][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[50][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \RAM_1|tempRAM[18][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[18][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[18][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \RAM_1|tempRAM[18][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[18][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \RAM_1|tempRAM[2][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[2][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \RAM_1|Mux0~20 (
// Equation(s):
// \RAM_1|Mux0~20_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[18][3]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[2][3]~q )))))

	.dataa(\RAM_1|tempRAM[18][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[2][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~20 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \RAM_1|tempRAM[34][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[34][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[34][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[34][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[34][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \RAM_1|tempRAM[34][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[34][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[34][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[34][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[34][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux0~21 (
// Equation(s):
// \RAM_1|Mux0~21_combout  = (memDirection[5] & ((\RAM_1|Mux0~20_combout  & (\RAM_1|tempRAM[50][3]~q )) # (!\RAM_1|Mux0~20_combout  & ((\RAM_1|tempRAM[34][3]~q ))))) # (!memDirection[5] & (((\RAM_1|Mux0~20_combout ))))

	.dataa(\RAM_1|tempRAM[50][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux0~20_combout ),
	.datad(\RAM_1|tempRAM[34][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~21 .lut_mask = 16'hBCB0;
defparam \RAM_1|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \RAM_1|tempRAM[26][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[26][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[26][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \RAM_1|tempRAM[26][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[26][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \RAM_1|tempRAM[58][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[58][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[58][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[58][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \RAM_1|tempRAM[42][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[42][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[42][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[42][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[42][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \RAM_1|tempRAM[42][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[42][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[42][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[42][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[42][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \RAM_1|tempRAM[10][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[10][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \RAM_1|Mux0~27 (
// Equation(s):
// \RAM_1|Mux0~27_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[42][3]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[10][3]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[42][3]~q ),
	.datac(\RAM_1|tempRAM[10][3]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~27 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \RAM_1|Mux0~28 (
// Equation(s):
// \RAM_1|Mux0~28_combout  = (memDirection[4] & ((\RAM_1|Mux0~27_combout  & ((\RAM_1|tempRAM[58][3]~q ))) # (!\RAM_1|Mux0~27_combout  & (\RAM_1|tempRAM[26][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~27_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[26][3]~q ),
	.datac(\RAM_1|tempRAM[58][3]~q ),
	.datad(\RAM_1|Mux0~27_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~28 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \RAM_1|tempRAM[8][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[8][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \RAM_1|tempRAM[40][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[40][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[40][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[40][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[40][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \RAM_1|tempRAM[40][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[40][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[40][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[40][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[40][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux0~22 (
// Equation(s):
// \RAM_1|Mux0~22_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|tempRAM[40][3]~q )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|tempRAM[8][3]~q )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[8][3]~q ),
	.datad(\RAM_1|tempRAM[40][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~22 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \RAM_1|tempRAM[56][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[56][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[56][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[56][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \RAM_1|tempRAM[24][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[24][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[24][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \RAM_1|tempRAM[24][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[24][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux0~23 (
// Equation(s):
// \RAM_1|Mux0~23_combout  = (\RAM_1|Mux0~22_combout  & (((\RAM_1|tempRAM[56][3]~q )) # (!memDirection[4]))) # (!\RAM_1|Mux0~22_combout  & (memDirection[4] & ((\RAM_1|tempRAM[24][3]~q ))))

	.dataa(\RAM_1|Mux0~22_combout ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[56][3]~q ),
	.datad(\RAM_1|tempRAM[24][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~23 .lut_mask = 16'hE6A2;
defparam \RAM_1|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \RAM_1|tempRAM[32][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[32][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[32][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[32][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[32][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \RAM_1|tempRAM[32][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[32][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[32][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[32][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[32][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \RAM_1|tempRAM[48][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[48][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[48][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[48][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \RAM_1|tempRAM[16][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[16][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[16][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[16][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[16][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \RAM_1|tempRAM[16][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[16][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \RAM_1|tempRAM[0][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[0][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \RAM_1|Mux0~24 (
// Equation(s):
// \RAM_1|Mux0~24_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[16][3]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[0][3]~q )))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[16][3]~q ),
	.datac(\RAM_1|tempRAM[0][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~24 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \RAM_1|Mux0~25 (
// Equation(s):
// \RAM_1|Mux0~25_combout  = (memDirection[5] & ((\RAM_1|Mux0~24_combout  & ((\RAM_1|tempRAM[48][3]~q ))) # (!\RAM_1|Mux0~24_combout  & (\RAM_1|tempRAM[32][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~24_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[32][3]~q ),
	.datac(\RAM_1|tempRAM[48][3]~q ),
	.datad(\RAM_1|Mux0~24_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~25 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \RAM_1|Mux0~26 (
// Equation(s):
// \RAM_1|Mux0~26_combout  = (memDirection[3] & ((\RAM_1|Mux0~23_combout ) # ((memDirection[1])))) # (!memDirection[3] & (((!memDirection[1] & \RAM_1|Mux0~25_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux0~23_combout ),
	.datac(memDirection[1]),
	.datad(\RAM_1|Mux0~25_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~26 .lut_mask = 16'hADA8;
defparam \RAM_1|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \RAM_1|Mux0~29 (
// Equation(s):
// \RAM_1|Mux0~29_combout  = (memDirection[1] & ((\RAM_1|Mux0~26_combout  & ((\RAM_1|Mux0~28_combout ))) # (!\RAM_1|Mux0~26_combout  & (\RAM_1|Mux0~21_combout )))) # (!memDirection[1] & (((\RAM_1|Mux0~26_combout ))))

	.dataa(\RAM_1|Mux0~21_combout ),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux0~28_combout ),
	.datad(\RAM_1|Mux0~26_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~29 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \RAM_1|tempRAM[25][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[25][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \RAM_1|tempRAM[25][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[25][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \RAM_1|tempRAM[41][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[41][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[41][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[41][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[41][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \RAM_1|tempRAM[41][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[41][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[41][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[41][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[41][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \RAM_1|tempRAM[9][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[9][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \RAM_1|Mux0~10 (
// Equation(s):
// \RAM_1|Mux0~10_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[41][3]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[9][3]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[41][3]~q ),
	.datac(\RAM_1|tempRAM[9][3]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~10 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \RAM_1|tempRAM[57][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[57][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[57][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[57][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[57][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \RAM_1|tempRAM[57][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[57][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[57][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[57][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[57][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \RAM_1|Mux0~11 (
// Equation(s):
// \RAM_1|Mux0~11_combout  = (memDirection[4] & ((\RAM_1|Mux0~10_combout  & ((\RAM_1|tempRAM[57][3]~q ))) # (!\RAM_1|Mux0~10_combout  & (\RAM_1|tempRAM[25][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~10_combout ))))

	.dataa(\RAM_1|tempRAM[25][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux0~10_combout ),
	.datad(\RAM_1|tempRAM[57][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~11 .lut_mask = 16'hF838;
defparam \RAM_1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \RAM_1|tempRAM[33][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[33][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[33][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[33][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[33][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \RAM_1|tempRAM[33][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[33][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[33][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[33][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[33][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \RAM_1|tempRAM[49][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[49][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[49][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[49][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \RAM_1|tempRAM[17][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[17][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[17][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \RAM_1|tempRAM[17][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[17][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \RAM_1|tempRAM[1][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[1][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \RAM_1|Mux0~14 (
// Equation(s):
// \RAM_1|Mux0~14_combout  = (memDirection[5] & (((memDirection[4])))) # (!memDirection[5] & ((memDirection[4] & (\RAM_1|tempRAM[17][3]~q )) # (!memDirection[4] & ((\RAM_1|tempRAM[1][3]~q )))))

	.dataa(\RAM_1|tempRAM[17][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[1][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~14 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \RAM_1|Mux0~15 (
// Equation(s):
// \RAM_1|Mux0~15_combout  = (memDirection[5] & ((\RAM_1|Mux0~14_combout  & ((\RAM_1|tempRAM[49][3]~q ))) # (!\RAM_1|Mux0~14_combout  & (\RAM_1|tempRAM[33][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~14_combout ))))

	.dataa(\RAM_1|tempRAM[33][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[49][3]~q ),
	.datad(\RAM_1|Mux0~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~15 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \RAM_1|tempRAM[35][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[35][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[35][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[35][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[35][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \RAM_1|tempRAM[35][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[35][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[35][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[35][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[35][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \RAM_1|tempRAM[51][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[51][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[51][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[51][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[51][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \RAM_1|tempRAM[51][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[51][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[51][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[51][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[51][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \RAM_1|tempRAM[3][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[3][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \RAM_1|tempRAM[19][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[19][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[19][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[19][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[19][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \RAM_1|tempRAM[19][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[19][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \RAM_1|Mux0~12 (
// Equation(s):
// \RAM_1|Mux0~12_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|tempRAM[19][3]~q )))) # (!memDirection[4] & (!memDirection[5] & (\RAM_1|tempRAM[3][3]~q )))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[3][3]~q ),
	.datad(\RAM_1|tempRAM[19][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~12 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \RAM_1|Mux0~13 (
// Equation(s):
// \RAM_1|Mux0~13_combout  = (memDirection[5] & ((\RAM_1|Mux0~12_combout  & ((\RAM_1|tempRAM[51][3]~q ))) # (!\RAM_1|Mux0~12_combout  & (\RAM_1|tempRAM[35][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~12_combout ))))

	.dataa(\RAM_1|tempRAM[35][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[51][3]~q ),
	.datad(\RAM_1|Mux0~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~13 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \RAM_1|Mux0~16 (
// Equation(s):
// \RAM_1|Mux0~16_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & ((\RAM_1|Mux0~13_combout ))) # (!memDirection[1] & (\RAM_1|Mux0~15_combout ))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux0~15_combout ),
	.datad(\RAM_1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~16 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \RAM_1|tempRAM[27][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[27][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[27][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \RAM_1|tempRAM[27][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[27][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \RAM_1|tempRAM[59][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[59][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[59][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[59][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \RAM_1|tempRAM[43][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[43][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[43][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[43][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[43][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \RAM_1|tempRAM[43][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[43][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[43][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[43][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[43][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \RAM_1|tempRAM[11][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[11][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \RAM_1|Mux0~17 (
// Equation(s):
// \RAM_1|Mux0~17_combout  = (memDirection[4] & (((memDirection[5])))) # (!memDirection[4] & ((memDirection[5] & (\RAM_1|tempRAM[43][3]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[11][3]~q )))))

	.dataa(\RAM_1|tempRAM[43][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[11][3]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~17 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \RAM_1|Mux0~18 (
// Equation(s):
// \RAM_1|Mux0~18_combout  = (memDirection[4] & ((\RAM_1|Mux0~17_combout  & ((\RAM_1|tempRAM[59][3]~q ))) # (!\RAM_1|Mux0~17_combout  & (\RAM_1|tempRAM[27][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~17_combout ))))

	.dataa(\RAM_1|tempRAM[27][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[59][3]~q ),
	.datad(\RAM_1|Mux0~17_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~18 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \RAM_1|Mux0~19 (
// Equation(s):
// \RAM_1|Mux0~19_combout  = (memDirection[3] & ((\RAM_1|Mux0~16_combout  & ((\RAM_1|Mux0~18_combout ))) # (!\RAM_1|Mux0~16_combout  & (\RAM_1|Mux0~11_combout )))) # (!memDirection[3] & (((\RAM_1|Mux0~16_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux0~11_combout ),
	.datac(\RAM_1|Mux0~16_combout ),
	.datad(\RAM_1|Mux0~18_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~19 .lut_mask = 16'hF858;
defparam \RAM_1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \RAM_1|Mux0~30 (
// Equation(s):
// \RAM_1|Mux0~30_combout  = (memDirection[2] & (memDirection[0])) # (!memDirection[2] & ((memDirection[0] & ((\RAM_1|Mux0~19_combout ))) # (!memDirection[0] & (\RAM_1|Mux0~29_combout ))))

	.dataa(memDirection[2]),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux0~29_combout ),
	.datad(\RAM_1|Mux0~19_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~30 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \RAM_1|Mux0~41 (
// Equation(s):
// \RAM_1|Mux0~41_combout  = (memDirection[2] & ((\RAM_1|Mux0~30_combout  & (\RAM_1|Mux0~40_combout )) # (!\RAM_1|Mux0~30_combout  & ((\RAM_1|Mux0~9_combout ))))) # (!memDirection[2] & (((\RAM_1|Mux0~30_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Mux0~40_combout ),
	.datac(\RAM_1|Mux0~9_combout ),
	.datad(\RAM_1|Mux0~30_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~41 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \RAM_1|tempRAM[95][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[95][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[95][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[95][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[95][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \RAM_1|tempRAM[95][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[95][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[95][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[95][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[95][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \RAM_1|tempRAM[127][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[127][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[127][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[127][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \RAM_1|tempRAM[94][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[94][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[94][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[94][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \RAM_1|tempRAM[126][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[126][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[126][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[126][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[126][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \RAM_1|tempRAM[126][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[126][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[126][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[126][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[126][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \RAM_1|Mux0~80 (
// Equation(s):
// \RAM_1|Mux0~80_combout  = (memDirection[0] & (memDirection[5])) # (!memDirection[0] & ((memDirection[5] & ((\RAM_1|tempRAM[126][3]~q ))) # (!memDirection[5] & (\RAM_1|tempRAM[94][3]~q ))))

	.dataa(memDirection[0]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[94][3]~q ),
	.datad(\RAM_1|tempRAM[126][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~80 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \RAM_1|Mux0~81 (
// Equation(s):
// \RAM_1|Mux0~81_combout  = (memDirection[0] & ((\RAM_1|Mux0~80_combout  & ((\RAM_1|tempRAM[127][3]~q ))) # (!\RAM_1|Mux0~80_combout  & (\RAM_1|tempRAM[95][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~80_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[95][3]~q ),
	.datac(\RAM_1|tempRAM[127][3]~q ),
	.datad(\RAM_1|Mux0~80_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~81 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \RAM_1|tempRAM[110][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[110][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[110][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[110][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[110][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \RAM_1|tempRAM[110][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[110][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[110][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[110][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[110][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \RAM_1|tempRAM[111][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[111][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[111][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[111][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \RAM_1|tempRAM[78][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[78][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[78][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[78][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \RAM_1|tempRAM[79][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[79][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[79][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[79][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[79][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \RAM_1|tempRAM[79][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[79][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[79][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[79][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[79][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \RAM_1|Mux0~73 (
// Equation(s):
// \RAM_1|Mux0~73_combout  = (memDirection[0] & ((memDirection[5]) # ((\RAM_1|tempRAM[79][3]~q )))) # (!memDirection[0] & (!memDirection[5] & (\RAM_1|tempRAM[78][3]~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[78][3]~q ),
	.datad(\RAM_1|tempRAM[79][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~73 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \RAM_1|Mux0~74 (
// Equation(s):
// \RAM_1|Mux0~74_combout  = (memDirection[5] & ((\RAM_1|Mux0~73_combout  & ((\RAM_1|tempRAM[111][3]~q ))) # (!\RAM_1|Mux0~73_combout  & (\RAM_1|tempRAM[110][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~73_combout ))))

	.dataa(\RAM_1|tempRAM[110][3]~q ),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[111][3]~q ),
	.datad(\RAM_1|Mux0~73_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~74 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \RAM_1|tempRAM[106][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[106][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[106][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[106][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[106][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \RAM_1|tempRAM[106][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[106][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[106][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[106][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[106][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \RAM_1|tempRAM[107][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[107][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[107][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[107][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[107][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \RAM_1|tempRAM[107][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[107][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[107][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[107][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[107][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \RAM_1|tempRAM[74][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[74][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[74][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[74][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \RAM_1|tempRAM[75][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[75][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[75][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[75][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[75][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \RAM_1|tempRAM[75][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[75][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[75][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[75][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[75][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \RAM_1|Mux0~77 (
// Equation(s):
// \RAM_1|Mux0~77_combout  = (memDirection[0] & ((memDirection[5]) # ((\RAM_1|tempRAM[75][3]~q )))) # (!memDirection[0] & (!memDirection[5] & (\RAM_1|tempRAM[74][3]~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[5]),
	.datac(\RAM_1|tempRAM[74][3]~q ),
	.datad(\RAM_1|tempRAM[75][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~77 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \RAM_1|Mux0~78 (
// Equation(s):
// \RAM_1|Mux0~78_combout  = (memDirection[5] & ((\RAM_1|Mux0~77_combout  & ((\RAM_1|tempRAM[107][3]~q ))) # (!\RAM_1|Mux0~77_combout  & (\RAM_1|tempRAM[106][3]~q )))) # (!memDirection[5] & (((\RAM_1|Mux0~77_combout ))))

	.dataa(memDirection[5]),
	.datab(\RAM_1|tempRAM[106][3]~q ),
	.datac(\RAM_1|tempRAM[107][3]~q ),
	.datad(\RAM_1|Mux0~77_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~78 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \RAM_1|tempRAM[91][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[91][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[91][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[91][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[91][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \RAM_1|tempRAM[91][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[91][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[91][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[91][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[91][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \RAM_1|tempRAM[123][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[123][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[123][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[123][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \RAM_1|tempRAM[122][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[122][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[122][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[122][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[122][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \RAM_1|tempRAM[122][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[122][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[122][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[122][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[122][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \RAM_1|tempRAM[90][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[90][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[90][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[90][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \RAM_1|Mux0~75 (
// Equation(s):
// \RAM_1|Mux0~75_combout  = (memDirection[0] & (((memDirection[5])))) # (!memDirection[0] & ((memDirection[5] & (\RAM_1|tempRAM[122][3]~q )) # (!memDirection[5] & ((\RAM_1|tempRAM[90][3]~q )))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[122][3]~q ),
	.datac(\RAM_1|tempRAM[90][3]~q ),
	.datad(memDirection[5]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~75 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \RAM_1|Mux0~76 (
// Equation(s):
// \RAM_1|Mux0~76_combout  = (memDirection[0] & ((\RAM_1|Mux0~75_combout  & ((\RAM_1|tempRAM[123][3]~q ))) # (!\RAM_1|Mux0~75_combout  & (\RAM_1|tempRAM[91][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~75_combout ))))

	.dataa(\RAM_1|tempRAM[91][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[123][3]~q ),
	.datad(\RAM_1|Mux0~75_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~76 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \RAM_1|Mux0~79 (
// Equation(s):
// \RAM_1|Mux0~79_combout  = (memDirection[2] & (((memDirection[4])))) # (!memDirection[2] & ((memDirection[4] & ((\RAM_1|Mux0~76_combout ))) # (!memDirection[4] & (\RAM_1|Mux0~78_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Mux0~78_combout ),
	.datac(memDirection[4]),
	.datad(\RAM_1|Mux0~76_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~79 .lut_mask = 16'hF4A4;
defparam \RAM_1|Mux0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \RAM_1|Mux0~82 (
// Equation(s):
// \RAM_1|Mux0~82_combout  = (memDirection[2] & ((\RAM_1|Mux0~79_combout  & (\RAM_1|Mux0~81_combout )) # (!\RAM_1|Mux0~79_combout  & ((\RAM_1|Mux0~74_combout ))))) # (!memDirection[2] & (((\RAM_1|Mux0~79_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|Mux0~81_combout ),
	.datac(\RAM_1|Mux0~74_combout ),
	.datad(\RAM_1|Mux0~79_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~82 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \RAM_1|tempRAM[93][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[93][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[93][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[93][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[93][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \RAM_1|tempRAM[93][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[93][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[93][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[93][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[93][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \RAM_1|tempRAM[77][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[77][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[77][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[77][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \RAM_1|tempRAM[73][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[73][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[73][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[73][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[73][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \RAM_1|tempRAM[73][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[73][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[73][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[73][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[73][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \RAM_1|tempRAM[89][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[89][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[89][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[89][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[89][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \RAM_1|tempRAM[89][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[89][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[89][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[89][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[89][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \RAM_1|Mux0~42 (
// Equation(s):
// \RAM_1|Mux0~42_combout  = (memDirection[4] & (((\RAM_1|tempRAM[89][3]~q ) # (memDirection[2])))) # (!memDirection[4] & (\RAM_1|tempRAM[73][3]~q  & ((!memDirection[2]))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[73][3]~q ),
	.datac(\RAM_1|tempRAM[89][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~42 .lut_mask = 16'hAAE4;
defparam \RAM_1|Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \RAM_1|Mux0~43 (
// Equation(s):
// \RAM_1|Mux0~43_combout  = (memDirection[2] & ((\RAM_1|Mux0~42_combout  & (\RAM_1|tempRAM[93][3]~q )) # (!\RAM_1|Mux0~42_combout  & ((\RAM_1|tempRAM[77][3]~q ))))) # (!memDirection[2] & (((\RAM_1|Mux0~42_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[93][3]~q ),
	.datac(\RAM_1|tempRAM[77][3]~q ),
	.datad(\RAM_1|Mux0~42_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~43 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \RAM_1|tempRAM[121][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[121][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[121][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[121][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[121][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \RAM_1|tempRAM[121][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[121][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[121][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[121][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[121][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \RAM_1|tempRAM[125][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[125][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[125][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[125][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \RAM_1|tempRAM[105][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[105][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[105][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[105][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \RAM_1|tempRAM[109][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[109][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[109][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[109][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[109][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \RAM_1|tempRAM[109][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[109][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[109][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[109][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[109][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \RAM_1|Mux0~49 (
// Equation(s):
// \RAM_1|Mux0~49_combout  = (memDirection[4] & (memDirection[2])) # (!memDirection[4] & ((memDirection[2] & ((\RAM_1|tempRAM[109][3]~q ))) # (!memDirection[2] & (\RAM_1|tempRAM[105][3]~q ))))

	.dataa(memDirection[4]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[105][3]~q ),
	.datad(\RAM_1|tempRAM[109][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~49 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \RAM_1|Mux0~50 (
// Equation(s):
// \RAM_1|Mux0~50_combout  = (memDirection[4] & ((\RAM_1|Mux0~49_combout  & ((\RAM_1|tempRAM[125][3]~q ))) # (!\RAM_1|Mux0~49_combout  & (\RAM_1|tempRAM[121][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~49_combout ))))

	.dataa(\RAM_1|tempRAM[121][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[125][3]~q ),
	.datad(\RAM_1|Mux0~49_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~50 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \RAM_1|tempRAM[120][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[120][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[120][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[120][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[120][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \RAM_1|tempRAM[120][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[120][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[120][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[120][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[120][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \RAM_1|tempRAM[124][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[124][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[124][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[124][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \RAM_1|tempRAM[108][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[108][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[108][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[108][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[108][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \RAM_1|tempRAM[108][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[108][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[108][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[108][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[108][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \RAM_1|tempRAM[104][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[104][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[104][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[104][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \RAM_1|Mux0~44 (
// Equation(s):
// \RAM_1|Mux0~44_combout  = (memDirection[4] & (((memDirection[2])))) # (!memDirection[4] & ((memDirection[2] & (\RAM_1|tempRAM[108][3]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[104][3]~q )))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[108][3]~q ),
	.datac(\RAM_1|tempRAM[104][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~44 .lut_mask = 16'hEE50;
defparam \RAM_1|Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \RAM_1|Mux0~45 (
// Equation(s):
// \RAM_1|Mux0~45_combout  = (memDirection[4] & ((\RAM_1|Mux0~44_combout  & ((\RAM_1|tempRAM[124][3]~q ))) # (!\RAM_1|Mux0~44_combout  & (\RAM_1|tempRAM[120][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~44_combout ))))

	.dataa(\RAM_1|tempRAM[120][3]~q ),
	.datab(memDirection[4]),
	.datac(\RAM_1|tempRAM[124][3]~q ),
	.datad(\RAM_1|Mux0~44_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~45 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \RAM_1|tempRAM[88][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[88][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[88][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[88][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[88][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \RAM_1|tempRAM[88][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[88][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[88][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[88][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[88][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \RAM_1|tempRAM[92][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[92][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[92][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[92][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \RAM_1|tempRAM[76][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[76][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[76][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[76][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[76][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \RAM_1|tempRAM[76][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[76][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[76][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[76][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[76][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \RAM_1|tempRAM[72][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[72][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[72][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[72][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \RAM_1|Mux0~46 (
// Equation(s):
// \RAM_1|Mux0~46_combout  = (memDirection[2] & ((\RAM_1|tempRAM[76][3]~q ) # ((memDirection[4])))) # (!memDirection[2] & (((\RAM_1|tempRAM[72][3]~q  & !memDirection[4]))))

	.dataa(\RAM_1|tempRAM[76][3]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[72][3]~q ),
	.datad(memDirection[4]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~46 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux0~47 (
// Equation(s):
// \RAM_1|Mux0~47_combout  = (memDirection[4] & ((\RAM_1|Mux0~46_combout  & ((\RAM_1|tempRAM[92][3]~q ))) # (!\RAM_1|Mux0~46_combout  & (\RAM_1|tempRAM[88][3]~q )))) # (!memDirection[4] & (((\RAM_1|Mux0~46_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|tempRAM[88][3]~q ),
	.datac(\RAM_1|tempRAM[92][3]~q ),
	.datad(\RAM_1|Mux0~46_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~47 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \RAM_1|Mux0~48 (
// Equation(s):
// \RAM_1|Mux0~48_combout  = (memDirection[5] & ((memDirection[0]) # ((\RAM_1|Mux0~45_combout )))) # (!memDirection[5] & (!memDirection[0] & ((\RAM_1|Mux0~47_combout ))))

	.dataa(memDirection[5]),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux0~45_combout ),
	.datad(\RAM_1|Mux0~47_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~48 .lut_mask = 16'hB9A8;
defparam \RAM_1|Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux0~51 (
// Equation(s):
// \RAM_1|Mux0~51_combout  = (memDirection[0] & ((\RAM_1|Mux0~48_combout  & ((\RAM_1|Mux0~50_combout ))) # (!\RAM_1|Mux0~48_combout  & (\RAM_1|Mux0~43_combout )))) # (!memDirection[0] & (((\RAM_1|Mux0~48_combout ))))

	.dataa(\RAM_1|Mux0~43_combout ),
	.datab(memDirection[0]),
	.datac(\RAM_1|Mux0~50_combout ),
	.datad(\RAM_1|Mux0~48_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~51 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \RAM_1|tempRAM[118][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[118][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[118][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[118][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[118][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \RAM_1|tempRAM[118][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[118][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[118][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[118][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[118][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \RAM_1|tempRAM[119][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[119][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[119][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[119][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \RAM_1|tempRAM[115][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[115][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[115][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[115][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[115][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \RAM_1|tempRAM[115][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[115][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[115][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[115][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[115][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \RAM_1|tempRAM[114][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[114][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[114][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[114][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \RAM_1|Mux0~59 (
// Equation(s):
// \RAM_1|Mux0~59_combout  = (memDirection[0] & ((\RAM_1|tempRAM[115][3]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[114][3]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[115][3]~q ),
	.datac(\RAM_1|tempRAM[114][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~59 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \RAM_1|Mux0~60 (
// Equation(s):
// \RAM_1|Mux0~60_combout  = (memDirection[2] & ((\RAM_1|Mux0~59_combout  & ((\RAM_1|tempRAM[119][3]~q ))) # (!\RAM_1|Mux0~59_combout  & (\RAM_1|tempRAM[118][3]~q )))) # (!memDirection[2] & (((\RAM_1|Mux0~59_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[118][3]~q ),
	.datac(\RAM_1|tempRAM[119][3]~q ),
	.datad(\RAM_1|Mux0~59_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~60 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \RAM_1|tempRAM[99][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[99][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[99][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[99][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[99][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \RAM_1|tempRAM[99][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[99][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[99][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[99][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[99][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \RAM_1|tempRAM[103][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[103][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[103][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[103][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \RAM_1|tempRAM[102][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[102][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[102][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[102][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[102][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \RAM_1|tempRAM[102][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[102][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[102][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[102][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[102][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \RAM_1|tempRAM[98][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[98][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[98][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[98][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \RAM_1|Mux0~52 (
// Equation(s):
// \RAM_1|Mux0~52_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[102][3]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[98][3]~q )))))

	.dataa(\RAM_1|tempRAM[102][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[98][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~52 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \RAM_1|Mux0~53 (
// Equation(s):
// \RAM_1|Mux0~53_combout  = (memDirection[0] & ((\RAM_1|Mux0~52_combout  & ((\RAM_1|tempRAM[103][3]~q ))) # (!\RAM_1|Mux0~52_combout  & (\RAM_1|tempRAM[99][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~52_combout ))))

	.dataa(\RAM_1|tempRAM[99][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[103][3]~q ),
	.datad(\RAM_1|Mux0~52_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~53 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \RAM_1|tempRAM[67][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[67][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[67][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[67][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[67][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \RAM_1|tempRAM[67][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[67][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[67][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[67][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[67][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \RAM_1|tempRAM[71][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[71][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[71][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[71][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \RAM_1|tempRAM[70][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[70][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[70][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[70][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[70][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \RAM_1|tempRAM[70][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[70][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[70][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[70][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[70][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \RAM_1|tempRAM[66][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[66][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[66][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[66][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \RAM_1|Mux0~56 (
// Equation(s):
// \RAM_1|Mux0~56_combout  = (memDirection[2] & ((\RAM_1|tempRAM[70][3]~q ) # ((memDirection[0])))) # (!memDirection[2] & (((\RAM_1|tempRAM[66][3]~q  & !memDirection[0]))))

	.dataa(\RAM_1|tempRAM[70][3]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[66][3]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~56 .lut_mask = 16'hCCB8;
defparam \RAM_1|Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \RAM_1|Mux0~57 (
// Equation(s):
// \RAM_1|Mux0~57_combout  = (memDirection[0] & ((\RAM_1|Mux0~56_combout  & ((\RAM_1|tempRAM[71][3]~q ))) # (!\RAM_1|Mux0~56_combout  & (\RAM_1|tempRAM[67][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~56_combout ))))

	.dataa(\RAM_1|tempRAM[67][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[71][3]~q ),
	.datad(\RAM_1|Mux0~56_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~57 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \RAM_1|tempRAM[86][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[86][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[86][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[86][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[86][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \RAM_1|tempRAM[86][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[86][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[86][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[86][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[86][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \RAM_1|tempRAM[87][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[87][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[87][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[87][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \RAM_1|tempRAM[83][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[83][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[83][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[83][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[83][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \RAM_1|tempRAM[83][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[83][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[83][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[83][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[83][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \RAM_1|tempRAM[82][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[82][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[82][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[82][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \RAM_1|Mux0~54 (
// Equation(s):
// \RAM_1|Mux0~54_combout  = (memDirection[2] & (((memDirection[0])))) # (!memDirection[2] & ((memDirection[0] & (\RAM_1|tempRAM[83][3]~q )) # (!memDirection[0] & ((\RAM_1|tempRAM[82][3]~q )))))

	.dataa(\RAM_1|tempRAM[83][3]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[82][3]~q ),
	.datad(memDirection[0]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~54 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \RAM_1|Mux0~55 (
// Equation(s):
// \RAM_1|Mux0~55_combout  = (memDirection[2] & ((\RAM_1|Mux0~54_combout  & ((\RAM_1|tempRAM[87][3]~q ))) # (!\RAM_1|Mux0~54_combout  & (\RAM_1|tempRAM[86][3]~q )))) # (!memDirection[2] & (((\RAM_1|Mux0~54_combout ))))

	.dataa(\RAM_1|tempRAM[86][3]~q ),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[87][3]~q ),
	.datad(\RAM_1|Mux0~54_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~55 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \RAM_1|Mux0~58 (
// Equation(s):
// \RAM_1|Mux0~58_combout  = (memDirection[4] & ((memDirection[5]) # ((\RAM_1|Mux0~55_combout )))) # (!memDirection[4] & (!memDirection[5] & (\RAM_1|Mux0~57_combout )))

	.dataa(memDirection[4]),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux0~57_combout ),
	.datad(\RAM_1|Mux0~55_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~58 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \RAM_1|Mux0~61 (
// Equation(s):
// \RAM_1|Mux0~61_combout  = (memDirection[5] & ((\RAM_1|Mux0~58_combout  & (\RAM_1|Mux0~60_combout )) # (!\RAM_1|Mux0~58_combout  & ((\RAM_1|Mux0~53_combout ))))) # (!memDirection[5] & (((\RAM_1|Mux0~58_combout ))))

	.dataa(\RAM_1|Mux0~60_combout ),
	.datab(memDirection[5]),
	.datac(\RAM_1|Mux0~53_combout ),
	.datad(\RAM_1|Mux0~58_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~61 .lut_mask = 16'hBBC0;
defparam \RAM_1|Mux0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \RAM_1|tempRAM[84][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[84][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[84][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[84][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[84][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \RAM_1|tempRAM[84][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[84][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[84][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[84][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[84][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \RAM_1|tempRAM[85][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[85][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[85][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[85][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \RAM_1|tempRAM[80][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[80][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[80][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[80][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \RAM_1|tempRAM[81][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[81][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[81][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[81][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[81][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \RAM_1|tempRAM[81][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[81][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[81][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[81][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[81][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \RAM_1|Mux0~62 (
// Equation(s):
// \RAM_1|Mux0~62_combout  = (memDirection[0] & ((memDirection[2]) # ((\RAM_1|tempRAM[81][3]~q )))) # (!memDirection[0] & (!memDirection[2] & (\RAM_1|tempRAM[80][3]~q )))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[80][3]~q ),
	.datad(\RAM_1|tempRAM[81][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~62 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \RAM_1|Mux0~63 (
// Equation(s):
// \RAM_1|Mux0~63_combout  = (memDirection[2] & ((\RAM_1|Mux0~62_combout  & ((\RAM_1|tempRAM[85][3]~q ))) # (!\RAM_1|Mux0~62_combout  & (\RAM_1|tempRAM[84][3]~q )))) # (!memDirection[2] & (((\RAM_1|Mux0~62_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[84][3]~q ),
	.datac(\RAM_1|tempRAM[85][3]~q ),
	.datad(\RAM_1|Mux0~62_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~63 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \RAM_1|tempRAM[116][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[116][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[116][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[116][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[116][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \RAM_1|tempRAM[116][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[116][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[116][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[116][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[116][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \RAM_1|tempRAM[117][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[117][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[117][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[117][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \RAM_1|tempRAM[113][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[113][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[113][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[113][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[113][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \RAM_1|tempRAM[113][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[113][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[113][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[113][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[113][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \RAM_1|tempRAM[112][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[112][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[112][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[112][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \RAM_1|Mux0~69 (
// Equation(s):
// \RAM_1|Mux0~69_combout  = (memDirection[0] & ((\RAM_1|tempRAM[113][3]~q ) # ((memDirection[2])))) # (!memDirection[0] & (((\RAM_1|tempRAM[112][3]~q  & !memDirection[2]))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[113][3]~q ),
	.datac(\RAM_1|tempRAM[112][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~69 .lut_mask = 16'hAAD8;
defparam \RAM_1|Mux0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \RAM_1|Mux0~70 (
// Equation(s):
// \RAM_1|Mux0~70_combout  = (memDirection[2] & ((\RAM_1|Mux0~69_combout  & ((\RAM_1|tempRAM[117][3]~q ))) # (!\RAM_1|Mux0~69_combout  & (\RAM_1|tempRAM[116][3]~q )))) # (!memDirection[2] & (((\RAM_1|Mux0~69_combout ))))

	.dataa(memDirection[2]),
	.datab(\RAM_1|tempRAM[116][3]~q ),
	.datac(\RAM_1|tempRAM[117][3]~q ),
	.datad(\RAM_1|Mux0~69_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~70 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \RAM_1|tempRAM[65][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[65][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[65][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[65][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[65][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \RAM_1|tempRAM[65][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[65][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[65][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[65][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[65][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \RAM_1|tempRAM[69][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[69][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[69][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[69][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \RAM_1|tempRAM[64][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[64][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[64][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[64][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \RAM_1|tempRAM[68][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[68][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[68][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[68][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[68][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \RAM_1|tempRAM[68][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[68][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[68][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[68][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[68][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux0~66 (
// Equation(s):
// \RAM_1|Mux0~66_combout  = (memDirection[0] & (memDirection[2])) # (!memDirection[0] & ((memDirection[2] & ((\RAM_1|tempRAM[68][3]~q ))) # (!memDirection[2] & (\RAM_1|tempRAM[64][3]~q ))))

	.dataa(memDirection[0]),
	.datab(memDirection[2]),
	.datac(\RAM_1|tempRAM[64][3]~q ),
	.datad(\RAM_1|tempRAM[68][3]~q ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~66 .lut_mask = 16'hDC98;
defparam \RAM_1|Mux0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux0~67 (
// Equation(s):
// \RAM_1|Mux0~67_combout  = (memDirection[0] & ((\RAM_1|Mux0~66_combout  & ((\RAM_1|tempRAM[69][3]~q ))) # (!\RAM_1|Mux0~66_combout  & (\RAM_1|tempRAM[65][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~66_combout ))))

	.dataa(\RAM_1|tempRAM[65][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[69][3]~q ),
	.datad(\RAM_1|Mux0~66_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~67 .lut_mask = 16'hF388;
defparam \RAM_1|Mux0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \RAM_1|tempRAM[97][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[97][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[97][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[97][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[97][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \RAM_1|tempRAM[97][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[97][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[97][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[97][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[97][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \RAM_1|tempRAM[101][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[101][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[101][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[101][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \RAM_1|tempRAM[100][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[100][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(valIn[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[100][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[100][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_1|tempRAM[100][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \RAM_1|tempRAM[100][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[100][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[100][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[100][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[100][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \RAM_1|tempRAM[96][3] (
	.clk(\second~clkctrl_outclk ),
	.d(gnd),
	.asdata(valIn[3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[96][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[96][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[96][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \RAM_1|Mux0~64 (
// Equation(s):
// \RAM_1|Mux0~64_combout  = (memDirection[0] & (((memDirection[2])))) # (!memDirection[0] & ((memDirection[2] & (\RAM_1|tempRAM[100][3]~q )) # (!memDirection[2] & ((\RAM_1|tempRAM[96][3]~q )))))

	.dataa(\RAM_1|tempRAM[100][3]~q ),
	.datab(memDirection[0]),
	.datac(\RAM_1|tempRAM[96][3]~q ),
	.datad(memDirection[2]),
	.cin(gnd),
	.combout(\RAM_1|Mux0~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~64 .lut_mask = 16'hEE30;
defparam \RAM_1|Mux0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \RAM_1|Mux0~65 (
// Equation(s):
// \RAM_1|Mux0~65_combout  = (memDirection[0] & ((\RAM_1|Mux0~64_combout  & ((\RAM_1|tempRAM[101][3]~q ))) # (!\RAM_1|Mux0~64_combout  & (\RAM_1|tempRAM[97][3]~q )))) # (!memDirection[0] & (((\RAM_1|Mux0~64_combout ))))

	.dataa(memDirection[0]),
	.datab(\RAM_1|tempRAM[97][3]~q ),
	.datac(\RAM_1|tempRAM[101][3]~q ),
	.datad(\RAM_1|Mux0~64_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~65 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \RAM_1|Mux0~68 (
// Equation(s):
// \RAM_1|Mux0~68_combout  = (memDirection[5] & ((memDirection[4]) # ((\RAM_1|Mux0~65_combout )))) # (!memDirection[5] & (!memDirection[4] & (\RAM_1|Mux0~67_combout )))

	.dataa(memDirection[5]),
	.datab(memDirection[4]),
	.datac(\RAM_1|Mux0~67_combout ),
	.datad(\RAM_1|Mux0~65_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~68 .lut_mask = 16'hBA98;
defparam \RAM_1|Mux0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \RAM_1|Mux0~71 (
// Equation(s):
// \RAM_1|Mux0~71_combout  = (memDirection[4] & ((\RAM_1|Mux0~68_combout  & ((\RAM_1|Mux0~70_combout ))) # (!\RAM_1|Mux0~68_combout  & (\RAM_1|Mux0~63_combout )))) # (!memDirection[4] & (((\RAM_1|Mux0~68_combout ))))

	.dataa(memDirection[4]),
	.datab(\RAM_1|Mux0~63_combout ),
	.datac(\RAM_1|Mux0~70_combout ),
	.datad(\RAM_1|Mux0~68_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~71 .lut_mask = 16'hF588;
defparam \RAM_1|Mux0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \RAM_1|Mux0~72 (
// Equation(s):
// \RAM_1|Mux0~72_combout  = (memDirection[3] & (memDirection[1])) # (!memDirection[3] & ((memDirection[1] & (\RAM_1|Mux0~61_combout )) # (!memDirection[1] & ((\RAM_1|Mux0~71_combout )))))

	.dataa(memDirection[3]),
	.datab(memDirection[1]),
	.datac(\RAM_1|Mux0~61_combout ),
	.datad(\RAM_1|Mux0~71_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~72 .lut_mask = 16'hD9C8;
defparam \RAM_1|Mux0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \RAM_1|Mux0~83 (
// Equation(s):
// \RAM_1|Mux0~83_combout  = (memDirection[3] & ((\RAM_1|Mux0~72_combout  & (\RAM_1|Mux0~82_combout )) # (!\RAM_1|Mux0~72_combout  & ((\RAM_1|Mux0~51_combout ))))) # (!memDirection[3] & (((\RAM_1|Mux0~72_combout ))))

	.dataa(memDirection[3]),
	.datab(\RAM_1|Mux0~82_combout ),
	.datac(\RAM_1|Mux0~51_combout ),
	.datad(\RAM_1|Mux0~72_combout ),
	.cin(gnd),
	.combout(\RAM_1|Mux0~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|Mux0~83 .lut_mask = 16'hDDA0;
defparam \RAM_1|Mux0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \RAM_1|dataOut[3]~3 (
// Equation(s):
// \RAM_1|dataOut[3]~3_combout  = (memDirection[6] & ((\RAM_1|Mux0~83_combout ))) # (!memDirection[6] & (\RAM_1|Mux0~41_combout ))

	.dataa(\RAM_1|Mux0~41_combout ),
	.datab(memDirection[6]),
	.datac(gnd),
	.datad(\RAM_1|Mux0~83_combout ),
	.cin(gnd),
	.combout(\RAM_1|dataOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|dataOut[3]~3 .lut_mask = 16'hEE22;
defparam \RAM_1|dataOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \RAM_1|tempRAM[128][3]~feeder (
// Equation(s):
// \RAM_1|tempRAM[128][3]~feeder_combout  = valIn[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(valIn[3]),
	.cin(gnd),
	.combout(\RAM_1|tempRAM[128][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|tempRAM[128][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM_1|tempRAM[128][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \RAM_1|tempRAM[128][3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|tempRAM[128][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|tempRAM[128][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|tempRAM[128][3] .is_wysiwyg = "true";
defparam \RAM_1|tempRAM[128][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \RAM_1|dataOut[3] (
	.clk(\second~clkctrl_outclk ),
	.d(\RAM_1|dataOut[3]~3_combout ),
	.asdata(\RAM_1|tempRAM[128][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(memDirection[7]),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|dataOut[3] .is_wysiwyg = "true";
defparam \RAM_1|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \leds[3]~1 (
// Equation(s):
// \leds[3]~1_combout  = !\RAM_1|dataOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_1|dataOut [3]),
	.cin(gnd),
	.combout(\leds[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \leds[3]~1 .lut_mask = 16'h00FF;
defparam \leds[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \leds[3]~reg0 (
	.clk(\second~clkctrl_outclk ),
	.d(\leds[3]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[3]~reg0 .is_wysiwyg = "true";
defparam \leds[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \pop~input (
	.i(pop),
	.ibar(gnd),
	.o(\pop~input_o ));
// synopsys translate_off
defparam \pop~input .bus_hold = "false";
defparam \pop~input .simulate_z_as = "z";
// synopsys translate_on

assign leds[0] = \leds[0]~output_o ;

assign leds[1] = \leds[1]~output_o ;

assign leds[2] = \leds[2]~output_o ;

assign leds[3] = \leds[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
