
RM_C_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  0800c0c0  0800c0c0  0001c0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2b4  0800c2b4  000201b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2b4  0800c2b4  0001c2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2bc  0800c2bc  000201b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2bc  0800c2bc  0001c2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2c0  0800c2c0  0001c2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  0800c2c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201b4  2**0
                  CONTENTS
 10 .bss          00005330  200001b4  200001b4  000201b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200054e4  200054e4  000201b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024532  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005144  00000000  00000000  00044716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b40  00000000  00000000  00049860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001928  00000000  00000000  0004b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025b99  00000000  00000000  0004ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021203  00000000  00000000  00072861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daad0  00000000  00000000  00093a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016e534  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074ac  00000000  00000000  0016e584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b4 	.word	0x200001b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c0a8 	.word	0x0800c0a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b8 	.word	0x200001b8
 80001cc:	0800c0a8 	.word	0x0800c0a8

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_uldivmod>:
 8000b1c:	b953      	cbnz	r3, 8000b34 <__aeabi_uldivmod+0x18>
 8000b1e:	b94a      	cbnz	r2, 8000b34 <__aeabi_uldivmod+0x18>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bf08      	it	eq
 8000b24:	2800      	cmpeq	r0, #0
 8000b26:	bf1c      	itt	ne
 8000b28:	f04f 31ff 	movne.w	r1, #4294967295
 8000b2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b30:	f000 b974 	b.w	8000e1c <__aeabi_idiv0>
 8000b34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b3c:	f000 f806 	bl	8000b4c <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9d08      	ldr	r5, [sp, #32]
 8000b52:	4604      	mov	r4, r0
 8000b54:	468e      	mov	lr, r1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d14d      	bne.n	8000bf6 <__udivmoddi4+0xaa>
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	4694      	mov	ip, r2
 8000b5e:	d969      	bls.n	8000c34 <__udivmoddi4+0xe8>
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	b152      	cbz	r2, 8000b7c <__udivmoddi4+0x30>
 8000b66:	fa01 f302 	lsl.w	r3, r1, r2
 8000b6a:	f1c2 0120 	rsb	r1, r2, #32
 8000b6e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b76:	ea41 0e03 	orr.w	lr, r1, r3
 8000b7a:	4094      	lsls	r4, r2
 8000b7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b80:	0c21      	lsrs	r1, r4, #16
 8000b82:	fbbe f6f8 	udiv	r6, lr, r8
 8000b86:	fa1f f78c 	uxth.w	r7, ip
 8000b8a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b92:	fb06 f107 	mul.w	r1, r6, r7
 8000b96:	4299      	cmp	r1, r3
 8000b98:	d90a      	bls.n	8000bb0 <__udivmoddi4+0x64>
 8000b9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ba2:	f080 811f 	bcs.w	8000de4 <__udivmoddi4+0x298>
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	f240 811c 	bls.w	8000de4 <__udivmoddi4+0x298>
 8000bac:	3e02      	subs	r6, #2
 8000bae:	4463      	add	r3, ip
 8000bb0:	1a5b      	subs	r3, r3, r1
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bb8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bc0:	fb00 f707 	mul.w	r7, r0, r7
 8000bc4:	42a7      	cmp	r7, r4
 8000bc6:	d90a      	bls.n	8000bde <__udivmoddi4+0x92>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bd0:	f080 810a 	bcs.w	8000de8 <__udivmoddi4+0x29c>
 8000bd4:	42a7      	cmp	r7, r4
 8000bd6:	f240 8107 	bls.w	8000de8 <__udivmoddi4+0x29c>
 8000bda:	4464      	add	r4, ip
 8000bdc:	3802      	subs	r0, #2
 8000bde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000be2:	1be4      	subs	r4, r4, r7
 8000be4:	2600      	movs	r6, #0
 8000be6:	b11d      	cbz	r5, 8000bf0 <__udivmoddi4+0xa4>
 8000be8:	40d4      	lsrs	r4, r2
 8000bea:	2300      	movs	r3, #0
 8000bec:	e9c5 4300 	strd	r4, r3, [r5]
 8000bf0:	4631      	mov	r1, r6
 8000bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d909      	bls.n	8000c0e <__udivmoddi4+0xc2>
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	f000 80ef 	beq.w	8000dde <__udivmoddi4+0x292>
 8000c00:	2600      	movs	r6, #0
 8000c02:	e9c5 0100 	strd	r0, r1, [r5]
 8000c06:	4630      	mov	r0, r6
 8000c08:	4631      	mov	r1, r6
 8000c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0e:	fab3 f683 	clz	r6, r3
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d14a      	bne.n	8000cac <__udivmoddi4+0x160>
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d302      	bcc.n	8000c20 <__udivmoddi4+0xd4>
 8000c1a:	4282      	cmp	r2, r0
 8000c1c:	f200 80f9 	bhi.w	8000e12 <__udivmoddi4+0x2c6>
 8000c20:	1a84      	subs	r4, r0, r2
 8000c22:	eb61 0303 	sbc.w	r3, r1, r3
 8000c26:	2001      	movs	r0, #1
 8000c28:	469e      	mov	lr, r3
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d0e0      	beq.n	8000bf0 <__udivmoddi4+0xa4>
 8000c2e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c32:	e7dd      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000c34:	b902      	cbnz	r2, 8000c38 <__udivmoddi4+0xec>
 8000c36:	deff      	udf	#255	; 0xff
 8000c38:	fab2 f282 	clz	r2, r2
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	f040 8092 	bne.w	8000d66 <__udivmoddi4+0x21a>
 8000c42:	eba1 010c 	sub.w	r1, r1, ip
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f fe8c 	uxth.w	lr, ip
 8000c4e:	2601      	movs	r6, #1
 8000c50:	0c20      	lsrs	r0, r4, #16
 8000c52:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c56:	fb07 1113 	mls	r1, r7, r3, r1
 8000c5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c5e:	fb0e f003 	mul.w	r0, lr, r3
 8000c62:	4288      	cmp	r0, r1
 8000c64:	d908      	bls.n	8000c78 <__udivmoddi4+0x12c>
 8000c66:	eb1c 0101 	adds.w	r1, ip, r1
 8000c6a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x12a>
 8000c70:	4288      	cmp	r0, r1
 8000c72:	f200 80cb 	bhi.w	8000e0c <__udivmoddi4+0x2c0>
 8000c76:	4643      	mov	r3, r8
 8000c78:	1a09      	subs	r1, r1, r0
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c80:	fb07 1110 	mls	r1, r7, r0, r1
 8000c84:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c88:	fb0e fe00 	mul.w	lr, lr, r0
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d908      	bls.n	8000ca2 <__udivmoddi4+0x156>
 8000c90:	eb1c 0404 	adds.w	r4, ip, r4
 8000c94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c98:	d202      	bcs.n	8000ca0 <__udivmoddi4+0x154>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f200 80bb 	bhi.w	8000e16 <__udivmoddi4+0x2ca>
 8000ca0:	4608      	mov	r0, r1
 8000ca2:	eba4 040e 	sub.w	r4, r4, lr
 8000ca6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000caa:	e79c      	b.n	8000be6 <__udivmoddi4+0x9a>
 8000cac:	f1c6 0720 	rsb	r7, r6, #32
 8000cb0:	40b3      	lsls	r3, r6
 8000cb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cba:	fa20 f407 	lsr.w	r4, r0, r7
 8000cbe:	fa01 f306 	lsl.w	r3, r1, r6
 8000cc2:	431c      	orrs	r4, r3
 8000cc4:	40f9      	lsrs	r1, r7
 8000cc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cca:	fa00 f306 	lsl.w	r3, r0, r6
 8000cce:	fbb1 f8f9 	udiv	r8, r1, r9
 8000cd2:	0c20      	lsrs	r0, r4, #16
 8000cd4:	fa1f fe8c 	uxth.w	lr, ip
 8000cd8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cea:	d90b      	bls.n	8000d04 <__udivmoddi4+0x1b8>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cf4:	f080 8088 	bcs.w	8000e08 <__udivmoddi4+0x2bc>
 8000cf8:	4288      	cmp	r0, r1
 8000cfa:	f240 8085 	bls.w	8000e08 <__udivmoddi4+0x2bc>
 8000cfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d0c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d10:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d18:	458e      	cmp	lr, r1
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x1e2>
 8000d1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d20:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d24:	d26c      	bcs.n	8000e00 <__udivmoddi4+0x2b4>
 8000d26:	458e      	cmp	lr, r1
 8000d28:	d96a      	bls.n	8000e00 <__udivmoddi4+0x2b4>
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	4461      	add	r1, ip
 8000d2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d32:	fba0 9402 	umull	r9, r4, r0, r2
 8000d36:	eba1 010e 	sub.w	r1, r1, lr
 8000d3a:	42a1      	cmp	r1, r4
 8000d3c:	46c8      	mov	r8, r9
 8000d3e:	46a6      	mov	lr, r4
 8000d40:	d356      	bcc.n	8000df0 <__udivmoddi4+0x2a4>
 8000d42:	d053      	beq.n	8000dec <__udivmoddi4+0x2a0>
 8000d44:	b15d      	cbz	r5, 8000d5e <__udivmoddi4+0x212>
 8000d46:	ebb3 0208 	subs.w	r2, r3, r8
 8000d4a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d4e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d52:	fa22 f306 	lsr.w	r3, r2, r6
 8000d56:	40f1      	lsrs	r1, r6
 8000d58:	431f      	orrs	r7, r3
 8000d5a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d5e:	2600      	movs	r6, #0
 8000d60:	4631      	mov	r1, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	f1c2 0320 	rsb	r3, r2, #32
 8000d6a:	40d8      	lsrs	r0, r3
 8000d6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d70:	fa21 f303 	lsr.w	r3, r1, r3
 8000d74:	4091      	lsls	r1, r2
 8000d76:	4301      	orrs	r1, r0
 8000d78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7c:	fa1f fe8c 	uxth.w	lr, ip
 8000d80:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d84:	fb07 3610 	mls	r6, r7, r0, r3
 8000d88:	0c0b      	lsrs	r3, r1, #16
 8000d8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d8e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d92:	429e      	cmp	r6, r3
 8000d94:	fa04 f402 	lsl.w	r4, r4, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x260>
 8000d9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000da2:	d22f      	bcs.n	8000e04 <__udivmoddi4+0x2b8>
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d92d      	bls.n	8000e04 <__udivmoddi4+0x2b8>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	b289      	uxth	r1, r1
 8000db0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000db4:	fb07 3316 	mls	r3, r7, r6, r3
 8000db8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dbc:	fb06 f30e 	mul.w	r3, r6, lr
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x28a>
 8000dc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000dcc:	d216      	bcs.n	8000dfc <__udivmoddi4+0x2b0>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d914      	bls.n	8000dfc <__udivmoddi4+0x2b0>
 8000dd2:	3e02      	subs	r6, #2
 8000dd4:	4461      	add	r1, ip
 8000dd6:	1ac9      	subs	r1, r1, r3
 8000dd8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ddc:	e738      	b.n	8000c50 <__udivmoddi4+0x104>
 8000dde:	462e      	mov	r6, r5
 8000de0:	4628      	mov	r0, r5
 8000de2:	e705      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000de4:	4606      	mov	r6, r0
 8000de6:	e6e3      	b.n	8000bb0 <__udivmoddi4+0x64>
 8000de8:	4618      	mov	r0, r3
 8000dea:	e6f8      	b.n	8000bde <__udivmoddi4+0x92>
 8000dec:	454b      	cmp	r3, r9
 8000dee:	d2a9      	bcs.n	8000d44 <__udivmoddi4+0x1f8>
 8000df0:	ebb9 0802 	subs.w	r8, r9, r2
 8000df4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000df8:	3801      	subs	r0, #1
 8000dfa:	e7a3      	b.n	8000d44 <__udivmoddi4+0x1f8>
 8000dfc:	4646      	mov	r6, r8
 8000dfe:	e7ea      	b.n	8000dd6 <__udivmoddi4+0x28a>
 8000e00:	4620      	mov	r0, r4
 8000e02:	e794      	b.n	8000d2e <__udivmoddi4+0x1e2>
 8000e04:	4640      	mov	r0, r8
 8000e06:	e7d1      	b.n	8000dac <__udivmoddi4+0x260>
 8000e08:	46d0      	mov	r8, sl
 8000e0a:	e77b      	b.n	8000d04 <__udivmoddi4+0x1b8>
 8000e0c:	3b02      	subs	r3, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	e732      	b.n	8000c78 <__udivmoddi4+0x12c>
 8000e12:	4630      	mov	r0, r6
 8000e14:	e709      	b.n	8000c2a <__udivmoddi4+0xde>
 8000e16:	4464      	add	r4, ip
 8000e18:	3802      	subs	r0, #2
 8000e1a:	e742      	b.n	8000ca2 <__udivmoddi4+0x156>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <Chassis_Ctrl>:
int16_t Chassis_ctrl[4] = {0};
float speed_x = 0,speed_y = 0,omega = 0,speed_x_commend = 0,speed_y_commend = 0,angle_rad = 0,Chassis_Power = 0;

//按目标速度控制底盘
void Chassis_Ctrl(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
				//功率限制
		Chassis_PowerCtrl();
 8000e26:	f000 fa47 	bl	80012b8 <Chassis_PowerCtrl>
		for(int i=1;i<5;i++)
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	e065      	b.n	8000efc <Chassis_Ctrl+0xdc>
			{
				PID_Incr(&PID_Motor_Speed[i],Motor[i].speed,Motor[i].target_speed);
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	4613      	mov	r3, r2
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4413      	add	r3, r2
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	4a34      	ldr	r2, [pc, #208]	; (8000f0c <Chassis_Ctrl+0xec>)
 8000e3c:	1899      	adds	r1, r3, r2
 8000e3e:	4834      	ldr	r0, [pc, #208]	; (8000f10 <Chassis_Ctrl+0xf0>)
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	4403      	add	r3, r0
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e5a:	482d      	ldr	r0, [pc, #180]	; (8000f10 <Chassis_Ctrl+0xf0>)
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4403      	add	r3, r0
 8000e68:	330c      	adds	r3, #12
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	eef0 0a47 	vmov.f32	s1, s14
 8000e72:	eeb0 0a67 	vmov.f32	s0, s15
 8000e76:	4608      	mov	r0, r1
 8000e78:	f001 fd9e 	bl	80029b8 <PID_Incr>
				Chassis_ctrl[i-1] += PID_Motor_Speed[i].Output;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a24      	ldr	r2, [pc, #144]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000e82:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8e:	491f      	ldr	r1, [pc, #124]	; (8000f0c <Chassis_Ctrl+0xec>)
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	4413      	add	r3, r2
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	440b      	add	r3, r1
 8000e9c:	3320      	adds	r3, #32
 8000e9e:	edd3 7a00 	vldr	s15, [r3]
 8000ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eae:	ee17 2a90 	vmov	r2, s15
 8000eb2:	b211      	sxth	r1, r2
 8000eb4:	4a17      	ldr	r2, [pc, #92]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000eb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]>16384)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	4a15      	ldr	r2, [pc, #84]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ec0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ec4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ec8:	dd06      	ble.n	8000ed8 <Chassis_Ctrl+0xb8>
					Chassis_ctrl[i-1] = 16384;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	4a11      	ldr	r2, [pc, #68]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ed0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ed4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]<-16384)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	4a0d      	ldr	r2, [pc, #52]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ede:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ee2:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 8000ee6:	da06      	bge.n	8000ef6 <Chassis_Ctrl+0xd6>
					Chassis_ctrl[i-1] = -16384;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000eee:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000ef2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=1;i<5;i++)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	dd96      	ble.n	8000e30 <Chassis_Ctrl+0x10>
			}

}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	200004c4 	.word	0x200004c4
 8000f10:	200007c4 	.word	0x200007c4
 8000f14:	200001d0 	.word	0x200001d0

08000f18 <Chassis_Move>:

//以速度为输入的全向移动函数，线速度单位mps，角速度单位radps
void Chassis_Move(void)
{
 8000f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
	//麦轮底盘解算
	Motor[1].target_speed = -(speed_x - speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8000f20:	4bb5      	ldr	r3, [pc, #724]	; (80011f8 <Chassis_Move+0x2e0>)
 8000f22:	ed93 7a00 	vldr	s14, [r3]
 8000f26:	4bb5      	ldr	r3, [pc, #724]	; (80011fc <Chassis_Move+0x2e4>)
 8000f28:	edd3 7a00 	vldr	s15, [r3]
 8000f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f30:	ee17 0a90 	vmov	r0, s15
 8000f34:	f7ff fab0 	bl	8000498 <__aeabi_f2d>
 8000f38:	4682      	mov	sl, r0
 8000f3a:	468b      	mov	fp, r1
 8000f3c:	4bb0      	ldr	r3, [pc, #704]	; (8001200 <Chassis_Move+0x2e8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff faa9 	bl	8000498 <__aeabi_f2d>
 8000f46:	f04f 0200 	mov.w	r2, #0
 8000f4a:	4bae      	ldr	r3, [pc, #696]	; (8001204 <Chassis_Move+0x2ec>)
 8000f4c:	f7ff fafc 	bl	8000548 <__aeabi_dmul>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	4610      	mov	r0, r2
 8000f56:	4619      	mov	r1, r3
 8000f58:	a39f      	add	r3, pc, #636	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8000f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5e:	f7ff faf3 	bl	8000548 <__aeabi_dmul>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4650      	mov	r0, sl
 8000f68:	4659      	mov	r1, fp
 8000f6a:	f7ff f937 	bl	80001dc <__adddf3>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4690      	mov	r8, r2
 8000f74:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4ba2      	ldr	r3, [pc, #648]	; (8001208 <Chassis_Move+0x2f0>)
 8000f7e:	4640      	mov	r0, r8
 8000f80:	4649      	mov	r1, r9
 8000f82:	f7ff fae1 	bl	8000548 <__aeabi_dmul>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	a394      	add	r3, pc, #592	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 8000f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f94:	f7ff fc02 	bl	800079c <__aeabi_ddiv>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	a391      	add	r3, pc, #580	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	f7ff facf 	bl	8000548 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	a38f      	add	r3, pc, #572	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 8000fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb8:	f7ff fbf0 	bl	800079c <__aeabi_ddiv>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f7ff fd5a 	bl	8000a7c <__aeabi_d2f>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4a90      	ldr	r2, [pc, #576]	; (800120c <Chassis_Move+0x2f4>)
 8000fcc:	6213      	str	r3, [r2, #32]
	Motor[2].target_speed = (speed_x + speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8000fce:	4b8a      	ldr	r3, [pc, #552]	; (80011f8 <Chassis_Move+0x2e0>)
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	4b89      	ldr	r3, [pc, #548]	; (80011fc <Chassis_Move+0x2e4>)
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fde:	ee17 0a90 	vmov	r0, s15
 8000fe2:	f7ff fa59 	bl	8000498 <__aeabi_f2d>
 8000fe6:	4680      	mov	r8, r0
 8000fe8:	4689      	mov	r9, r1
 8000fea:	4b85      	ldr	r3, [pc, #532]	; (8001200 <Chassis_Move+0x2e8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa52 	bl	8000498 <__aeabi_f2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b82      	ldr	r3, [pc, #520]	; (8001204 <Chassis_Move+0x2ec>)
 8000ffa:	f7ff faa5 	bl	8000548 <__aeabi_dmul>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	a374      	add	r3, pc, #464	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff fa9c 	bl	8000548 <__aeabi_dmul>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4640      	mov	r0, r8
 8001016:	4649      	mov	r1, r9
 8001018:	f7ff f8de 	bl	80001d8 <__aeabi_dsub>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b77      	ldr	r3, [pc, #476]	; (8001208 <Chassis_Move+0x2f0>)
 800102a:	f7ff fa8d 	bl	8000548 <__aeabi_dmul>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4610      	mov	r0, r2
 8001034:	4619      	mov	r1, r3
 8001036:	a36a      	add	r3, pc, #424	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 8001038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103c:	f7ff fbae 	bl	800079c <__aeabi_ddiv>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4610      	mov	r0, r2
 8001046:	4619      	mov	r1, r3
 8001048:	a367      	add	r3, pc, #412	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f7ff fa7b 	bl	8000548 <__aeabi_dmul>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	a365      	add	r3, pc, #404	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fb9c 	bl	800079c <__aeabi_ddiv>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fd06 	bl	8000a7c <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	4a66      	ldr	r2, [pc, #408]	; (800120c <Chassis_Move+0x2f4>)
 8001074:	6353      	str	r3, [r2, #52]	; 0x34
	Motor[3].target_speed = (speed_x - speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8001076:	4b60      	ldr	r3, [pc, #384]	; (80011f8 <Chassis_Move+0x2e0>)
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	4b5f      	ldr	r3, [pc, #380]	; (80011fc <Chassis_Move+0x2e4>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001086:	ee17 0a90 	vmov	r0, s15
 800108a:	f7ff fa05 	bl	8000498 <__aeabi_f2d>
 800108e:	4680      	mov	r8, r0
 8001090:	4689      	mov	r9, r1
 8001092:	4b5b      	ldr	r3, [pc, #364]	; (8001200 <Chassis_Move+0x2e8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff f9fe 	bl	8000498 <__aeabi_f2d>
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b58      	ldr	r3, [pc, #352]	; (8001204 <Chassis_Move+0x2ec>)
 80010a2:	f7ff fa51 	bl	8000548 <__aeabi_dmul>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	a34a      	add	r3, pc, #296	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff fa48 	bl	8000548 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4640      	mov	r0, r8
 80010be:	4649      	mov	r1, r9
 80010c0:	f7ff f88a 	bl	80001d8 <__aeabi_dsub>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b4d      	ldr	r3, [pc, #308]	; (8001208 <Chassis_Move+0x2f0>)
 80010d2:	f7ff fa39 	bl	8000548 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	a340      	add	r3, pc, #256	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fb5a 	bl	800079c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	a33d      	add	r3, pc, #244	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fa27 	bl	8000548 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	a33b      	add	r3, pc, #236	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 8001104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001108:	f7ff fb48 	bl	800079c <__aeabi_ddiv>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f7ff fcb2 	bl	8000a7c <__aeabi_d2f>
 8001118:	4603      	mov	r3, r0
 800111a:	4a3c      	ldr	r2, [pc, #240]	; (800120c <Chassis_Move+0x2f4>)
 800111c:	6493      	str	r3, [r2, #72]	; 0x48
	Motor[4].target_speed = -(speed_x + speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 800111e:	4b36      	ldr	r3, [pc, #216]	; (80011f8 <Chassis_Move+0x2e0>)
 8001120:	ed93 7a00 	vldr	s14, [r3]
 8001124:	4b35      	ldr	r3, [pc, #212]	; (80011fc <Chassis_Move+0x2e4>)
 8001126:	edd3 7a00 	vldr	s15, [r3]
 800112a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800112e:	ee17 0a90 	vmov	r0, s15
 8001132:	f7ff f9b1 	bl	8000498 <__aeabi_f2d>
 8001136:	4680      	mov	r8, r0
 8001138:	4689      	mov	r9, r1
 800113a:	4b31      	ldr	r3, [pc, #196]	; (8001200 <Chassis_Move+0x2e8>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff f9aa 	bl	8000498 <__aeabi_f2d>
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b2e      	ldr	r3, [pc, #184]	; (8001204 <Chassis_Move+0x2ec>)
 800114a:	f7ff f9fd 	bl	8000548 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
 8001156:	a320      	add	r3, pc, #128	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff f9f4 	bl	8000548 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4640      	mov	r0, r8
 8001166:	4649      	mov	r1, r9
 8001168:	f7ff f838 	bl	80001dc <__adddf3>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4614      	mov	r4, r2
 8001172:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <Chassis_Move+0x2f0>)
 800117c:	4620      	mov	r0, r4
 800117e:	4629      	mov	r1, r5
 8001180:	f7ff f9e2 	bl	8000548 <__aeabi_dmul>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	a314      	add	r3, pc, #80	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 800118e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001192:	f7ff fb03 	bl	800079c <__aeabi_ddiv>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4610      	mov	r0, r2
 800119c:	4619      	mov	r1, r3
 800119e:	a312      	add	r3, pc, #72	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 80011a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a4:	f7ff f9d0 	bl	8000548 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4610      	mov	r0, r2
 80011ae:	4619      	mov	r1, r3
 80011b0:	a30f      	add	r3, pc, #60	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff faf1 	bl	800079c <__aeabi_ddiv>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4610      	mov	r0, r2
 80011c0:	4619      	mov	r1, r3
 80011c2:	f7ff fc5b 	bl	8000a7c <__aeabi_d2f>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4a10      	ldr	r2, [pc, #64]	; (800120c <Chassis_Move+0x2f4>)
 80011ca:	65d3      	str	r3, [r2, #92]	; 0x5c
	//限制最大转速
	for(int i=1;i<5;i++)
 80011cc:	2301      	movs	r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	e05c      	b.n	800128c <Chassis_Move+0x374>
	{
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
			for(int i=0;i<4;i++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	603b      	str	r3, [r7, #0]
 80011d6:	e03f      	b.n	8001258 <Chassis_Move+0x340>
 80011d8:	147ae148 	.word	0x147ae148
 80011dc:	3fe947ae 	.word	0x3fe947ae
 80011e0:	40000000 	.word	0x40000000
 80011e4:	3fde28c7 	.word	0x3fde28c7
 80011e8:	00000000 	.word	0x00000000
 80011ec:	40ac0e00 	.word	0x40ac0e00
 80011f0:	00000000 	.word	0x00000000
 80011f4:	40676000 	.word	0x40676000
 80011f8:	200001d8 	.word	0x200001d8
 80011fc:	200001dc 	.word	0x200001dc
 8001200:	200001e0 	.word	0x200001e0
 8001204:	3fe00000 	.word	0x3fe00000
 8001208:	404e0000 	.word	0x404e0000
 800120c:	200007c4 	.word	0x200007c4
		{
				Motor[i].target_speed*=0.9;
 8001210:	4927      	ldr	r1, [pc, #156]	; (80012b0 <Chassis_Move+0x398>)
 8001212:	683a      	ldr	r2, [r7, #0]
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	440b      	add	r3, r1
 800121e:	330c      	adds	r3, #12
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f938 	bl	8000498 <__aeabi_f2d>
 8001228:	a31d      	add	r3, pc, #116	; (adr r3, 80012a0 <Chassis_Move+0x388>)
 800122a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122e:	f7ff f98b 	bl	8000548 <__aeabi_dmul>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fc1f 	bl	8000a7c <__aeabi_d2f>
 800123e:	4601      	mov	r1, r0
 8001240:	481b      	ldr	r0, [pc, #108]	; (80012b0 <Chassis_Move+0x398>)
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4403      	add	r3, r0
 800124e:	330c      	adds	r3, #12
 8001250:	6019      	str	r1, [r3, #0]
			for(int i=0;i<4;i++)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	2b03      	cmp	r3, #3
 800125c:	ddd8      	ble.n	8001210 <Chassis_Move+0x2f8>
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
 800125e:	4914      	ldr	r1, [pc, #80]	; (80012b0 <Chassis_Move+0x398>)
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	4613      	mov	r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	440b      	add	r3, r1
 800126c:	330c      	adds	r3, #12
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff f911 	bl	8000498 <__aeabi_f2d>
 8001276:	a30c      	add	r3, pc, #48	; (adr r3, 80012a8 <Chassis_Move+0x390>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	f7ff fbf4 	bl	8000a68 <__aeabi_dcmpgt>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1a5      	bne.n	80011d2 <Chassis_Move+0x2ba>
	for(int i=1;i<5;i++)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3301      	adds	r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b04      	cmp	r3, #4
 8001290:	dde5      	ble.n	800125e <Chassis_Move+0x346>
		}
	}
	//底盘控制
	Chassis_Ctrl();
 8001292:	f7ff fdc5 	bl	8000e20 <Chassis_Ctrl>
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012a0:	cccccccd 	.word	0xcccccccd
 80012a4:	3feccccc 	.word	0x3feccccc
 80012a8:	d015e75c 	.word	0xd015e75c
 80012ac:	40c0e0b8 	.word	0x40c0e0b8
 80012b0:	200007c4 	.word	0x200007c4
 80012b4:	00000000 	.word	0x00000000

080012b8 <Chassis_PowerCtrl>:

//功率限制,当功率估计值超过限制值时同比例削减目标速度
void Chassis_PowerCtrl(void)
{
 80012b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012bc:	b084      	sub	sp, #16
 80012be:	af00      	add	r7, sp, #0
	Chassis_Power = 0;
 80012c0:	4b77      	ldr	r3, [pc, #476]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
	float last_speed_sum = 0;
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
	float speed_sum = 0;
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
	for(int i=1;i<5;i++)
 80012d4:	2301      	movs	r3, #1
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	e072      	b.n	80013c0 <Chassis_PowerCtrl+0x108>
	{
		Chassis_Power += fabs(Motor[i].current*Motor[i].speed*PI*0.2/16384);
 80012da:	4b71      	ldr	r3, [pc, #452]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f8da 	bl	8000498 <__aeabi_f2d>
 80012e4:	4680      	mov	r8, r0
 80012e6:	4689      	mov	r9, r1
 80012e8:	496e      	ldr	r1, [pc, #440]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	3304      	adds	r3, #4
 80012f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fc:	4618      	mov	r0, r3
 80012fe:	4969      	ldr	r1, [pc, #420]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	3302      	adds	r3, #2
 800130e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001312:	fb00 f303 	mul.w	r3, r0, r3
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800131e:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80014a8 <Chassis_PowerCtrl+0x1f0>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	ee17 0a90 	vmov	r0, s15
 800132a:	f7ff f8b5 	bl	8000498 <__aeabi_f2d>
 800132e:	a35a      	add	r3, pc, #360	; (adr r3, 8001498 <Chassis_PowerCtrl+0x1e0>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7ff f908 	bl	8000548 <__aeabi_dmul>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	4b59      	ldr	r3, [pc, #356]	; (80014ac <Chassis_PowerCtrl+0x1f4>)
 8001346:	f7ff fa29 	bl	800079c <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4614      	mov	r4, r2
 8001350:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001354:	4622      	mov	r2, r4
 8001356:	462b      	mov	r3, r5
 8001358:	4640      	mov	r0, r8
 800135a:	4649      	mov	r1, r9
 800135c:	f7fe ff3e 	bl	80001dc <__adddf3>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4610      	mov	r0, r2
 8001366:	4619      	mov	r1, r3
 8001368:	f7ff fb88 	bl	8000a7c <__aeabi_d2f>
 800136c:	4603      	mov	r3, r0
 800136e:	4a4c      	ldr	r2, [pc, #304]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 8001370:	6013      	str	r3, [r2, #0]
		last_speed_sum += Motor[i].speed;
 8001372:	494c      	ldr	r1, [pc, #304]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	3302      	adds	r3, #2
 8001382:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001386:	ee07 3a90 	vmov	s15, r3
 800138a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001396:	edc7 7a03 	vstr	s15, [r7, #12]
		speed_sum += Motor[i].target_speed;
 800139a:	4942      	ldr	r1, [pc, #264]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	330c      	adds	r3, #12
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80013b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b6:	edc7 7a02 	vstr	s15, [r7, #8]
	for(int i=1;i<5;i++)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3301      	adds	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	dd89      	ble.n	80012da <Chassis_PowerCtrl+0x22>
	}

	if(Chassis_Power > Power_limit)
 80013c6:	4b36      	ldr	r3, [pc, #216]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80014b0 <Chassis_PowerCtrl+0x1f8>
 80013d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	dc00      	bgt.n	80013dc <Chassis_PowerCtrl+0x124>
		for(int i=1;i<5;i++)
		{
			Motor[i].target_speed *= (Power_limit*last_speed_sum/Chassis_Power/speed_sum);
		}
	}
}
 80013da:	e057      	b.n	800148c <Chassis_PowerCtrl+0x1d4>
		if(speed_sum != 0)
 80013dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e8:	d050      	beq.n	800148c <Chassis_PowerCtrl+0x1d4>
		for(int i=1;i<5;i++)
 80013ea:	2301      	movs	r3, #1
 80013ec:	603b      	str	r3, [r7, #0]
 80013ee:	e04a      	b.n	8001486 <Chassis_PowerCtrl+0x1ce>
			Motor[i].target_speed *= (Power_limit*last_speed_sum/Chassis_Power/speed_sum);
 80013f0:	492c      	ldr	r1, [pc, #176]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	4613      	mov	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	440b      	add	r3, r1
 80013fe:	330c      	adds	r3, #12
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f848 	bl	8000498 <__aeabi_f2d>
 8001408:	4604      	mov	r4, r0
 800140a:	460d      	mov	r5, r1
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f7ff f843 	bl	8000498 <__aeabi_f2d>
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <Chassis_PowerCtrl+0x1fc>)
 8001418:	f7ff f896 	bl	8000548 <__aeabi_dmul>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4690      	mov	r8, r2
 8001422:	4699      	mov	r9, r3
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f835 	bl	8000498 <__aeabi_f2d>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4640      	mov	r0, r8
 8001434:	4649      	mov	r1, r9
 8001436:	f7ff f9b1 	bl	800079c <__aeabi_ddiv>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4690      	mov	r8, r2
 8001440:	4699      	mov	r9, r3
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7ff f828 	bl	8000498 <__aeabi_f2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4640      	mov	r0, r8
 800144e:	4649      	mov	r1, r9
 8001450:	f7ff f9a4 	bl	800079c <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4620      	mov	r0, r4
 800145a:	4629      	mov	r1, r5
 800145c:	f7ff f874 	bl	8000548 <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff fb08 	bl	8000a7c <__aeabi_d2f>
 800146c:	4601      	mov	r1, r0
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4403      	add	r3, r0
 800147c:	330c      	adds	r3, #12
 800147e:	6019      	str	r1, [r3, #0]
		for(int i=1;i<5;i++)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	3301      	adds	r3, #1
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2b04      	cmp	r3, #4
 800148a:	ddb1      	ble.n	80013f0 <Chassis_PowerCtrl+0x138>
}
 800148c:	bf00      	nop
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001496:	bf00      	nop
 8001498:	9999999a 	.word	0x9999999a
 800149c:	3fc99999 	.word	0x3fc99999
 80014a0:	200001e4 	.word	0x200001e4
 80014a4:	200007c4 	.word	0x200007c4
 80014a8:	40490fdb 	.word	0x40490fdb
 80014ac:	40d00000 	.word	0x40d00000
 80014b0:	42a00000 	.word	0x42a00000
 80014b4:	40540000 	.word	0x40540000

080014b8 <BMI088_read_Gyro>:
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 55);  //接受读取信息
	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);    //传输停止
	return spi_RxData;
 }
void BMI088_read_Gyro(IMU_TypeDef *imu)
 {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2101      	movs	r1, #1
 80014c4:	4824      	ldr	r0, [pc, #144]	; (8001558 <BMI088_read_Gyro+0xa0>)
 80014c6:	f004 f8a5 	bl	8005614 <HAL_GPIO_WritePin>
	spi_TxData = 0x02 | 0x80;		                       //使地�?第一位为1（读模式�?
 80014ca:	4b24      	ldr	r3, [pc, #144]	; (800155c <BMI088_read_Gyro+0xa4>)
 80014cc:	2282      	movs	r2, #130	; 0x82
 80014ce:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 300);	       //写入�?要读取的地址
 80014d0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014d4:	2201      	movs	r2, #1
 80014d6:	4921      	ldr	r1, [pc, #132]	; (800155c <BMI088_read_Gyro+0xa4>)
 80014d8:	4821      	ldr	r0, [pc, #132]	; (8001560 <BMI088_read_Gyro+0xa8>)
 80014da:	f004 fde2 	bl	80060a2 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80014de:	bf00      	nop
 80014e0:	481f      	ldr	r0, [pc, #124]	; (8001560 <BMI088_read_Gyro+0xa8>)
 80014e2:	f005 fad7 	bl	8006a94 <HAL_SPI_GetState>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d0f9      	beq.n	80014e0 <BMI088_read_Gyro+0x28>

	for(int i=0; i<6; i++)                                 //接受读取信息
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	e013      	b.n	800151a <BMI088_read_Gyro+0x62>
	{
		HAL_SPI_Receive(&hspi1, &temp_arr[i], 1, 300);
 80014f2:	f107 020c 	add.w	r2, r7, #12
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	18d1      	adds	r1, r2, r3
 80014fa:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014fe:	2201      	movs	r2, #1
 8001500:	4817      	ldr	r0, [pc, #92]	; (8001560 <BMI088_read_Gyro+0xa8>)
 8001502:	f004 ff0a 	bl	800631a <HAL_SPI_Receive>
		while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8001506:	bf00      	nop
 8001508:	4815      	ldr	r0, [pc, #84]	; (8001560 <BMI088_read_Gyro+0xa8>)
 800150a:	f005 fac3 	bl	8006a94 <HAL_SPI_GetState>
 800150e:	4603      	mov	r3, r0
 8001510:	2b02      	cmp	r3, #2
 8001512:	d0f9      	beq.n	8001508 <BMI088_read_Gyro+0x50>
	for(int i=0; i<6; i++)                                 //接受读取信息
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	3301      	adds	r3, #1
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	2b05      	cmp	r3, #5
 800151e:	dde8      	ble.n	80014f2 <BMI088_read_Gyro+0x3a>
	}

	imu->x_LSB_Data = temp_arr[0];
 8001520:	7b3a      	ldrb	r2, [r7, #12]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	705a      	strb	r2, [r3, #1]
	imu->x_MSB_Data = temp_arr[1];
 8001526:	7b7a      	ldrb	r2, [r7, #13]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	701a      	strb	r2, [r3, #0]
	imu->y_LSB_Data = temp_arr[2];
 800152c:	7bba      	ldrb	r2, [r7, #14]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	70da      	strb	r2, [r3, #3]
	imu->y_MSB_Data = temp_arr[3];
 8001532:	7bfa      	ldrb	r2, [r7, #15]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	709a      	strb	r2, [r3, #2]
	imu->z_LSB_Data = temp_arr[4];
 8001538:	7c3a      	ldrb	r2, [r7, #16]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	715a      	strb	r2, [r3, #5]
	imu->z_MSB_Data = temp_arr[5];
 800153e:	7c7a      	ldrb	r2, [r7, #17]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);    //传输停止
 8001544:	2201      	movs	r2, #1
 8001546:	2101      	movs	r1, #1
 8001548:	4803      	ldr	r0, [pc, #12]	; (8001558 <BMI088_read_Gyro+0xa0>)
 800154a:	f004 f863 	bl	8005614 <HAL_GPIO_WritePin>

 }
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40020400 	.word	0x40020400
 800155c:	20000200 	.word	0x20000200
 8001560:	20000890 	.word	0x20000890

08001564 <BMI088_write_byte>:
void BMI088_write_byte(uint8_t write_data, uint8_t addr, accel_or_gyro a_enum)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
 800156e:	460b      	mov	r3, r1
 8001570:	71bb      	strb	r3, [r7, #6]
 8001572:	4613      	mov	r3, r2
 8001574:	717b      	strb	r3, [r7, #5]
	switch(a_enum)
 8001576:	797b      	ldrb	r3, [r7, #5]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <BMI088_write_byte+0x1e>
 800157c:	2b01      	cmp	r3, #1
 800157e:	d006      	beq.n	800158e <BMI088_write_byte+0x2a>
 8001580:	e00b      	b.n	800159a <BMI088_write_byte+0x36>
	{
	case accel:
		HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2110      	movs	r1, #16
 8001586:	481f      	ldr	r0, [pc, #124]	; (8001604 <BMI088_write_byte+0xa0>)
 8001588:	f004 f844 	bl	8005614 <HAL_GPIO_WritePin>
		break;
 800158c:	e005      	b.n	800159a <BMI088_write_byte+0x36>
    case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2101      	movs	r1, #1
 8001592:	481d      	ldr	r0, [pc, #116]	; (8001608 <BMI088_write_byte+0xa4>)
 8001594:	f004 f83e 	bl	8005614 <HAL_GPIO_WritePin>
		break;
 8001598:	bf00      	nop
	}
	spi_TxData = addr & 0x7F;                    //bit0为0，向imu写
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4b1a      	ldr	r3, [pc, #104]	; (800160c <BMI088_write_byte+0xa8>)
 80015a4:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 500);
 80015a6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015aa:	2201      	movs	r2, #1
 80015ac:	4917      	ldr	r1, [pc, #92]	; (800160c <BMI088_write_byte+0xa8>)
 80015ae:	4818      	ldr	r0, [pc, #96]	; (8001610 <BMI088_write_byte+0xac>)
 80015b0:	f004 fd77 	bl	80060a2 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_BUSY_TX);
 80015b4:	bf00      	nop
 80015b6:	4816      	ldr	r0, [pc, #88]	; (8001610 <BMI088_write_byte+0xac>)
 80015b8:	f005 fa6c 	bl	8006a94 <HAL_SPI_GetState>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b03      	cmp	r3, #3
 80015c0:	d0f9      	beq.n	80015b6 <BMI088_write_byte+0x52>
	HAL_SPI_Transmit(&hspi1, &write_data, 1, 500);
 80015c2:	1df9      	adds	r1, r7, #7
 80015c4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015c8:	2201      	movs	r2, #1
 80015ca:	4811      	ldr	r0, [pc, #68]	; (8001610 <BMI088_write_byte+0xac>)
 80015cc:	f004 fd69 	bl	80060a2 <HAL_SPI_Transmit>
	HAL_Delay(30);
 80015d0:	201e      	movs	r0, #30
 80015d2:	f002 f969 	bl	80038a8 <HAL_Delay>
	switch(a_enum)
 80015d6:	797b      	ldrb	r3, [r7, #5]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d002      	beq.n	80015e2 <BMI088_write_byte+0x7e>
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d006      	beq.n	80015ee <BMI088_write_byte+0x8a>
		break;
	case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
		break;
	}
}
 80015e0:	e00b      	b.n	80015fa <BMI088_write_byte+0x96>
	    HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	2110      	movs	r1, #16
 80015e6:	4807      	ldr	r0, [pc, #28]	; (8001604 <BMI088_write_byte+0xa0>)
 80015e8:	f004 f814 	bl	8005614 <HAL_GPIO_WritePin>
		break;
 80015ec:	e005      	b.n	80015fa <BMI088_write_byte+0x96>
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
 80015ee:	2201      	movs	r2, #1
 80015f0:	2101      	movs	r1, #1
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <BMI088_write_byte+0xa4>)
 80015f4:	f004 f80e 	bl	8005614 <HAL_GPIO_WritePin>
		break;
 80015f8:	bf00      	nop
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40020000 	.word	0x40020000
 8001608:	40020400 	.word	0x40020400
 800160c:	20000200 	.word	0x20000200
 8001610:	20000890 	.word	0x20000890

08001614 <BMI088_init>:

void BMI088_init()
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	//加速度计初始化
    BMI088_write_byte(0xB6, 0x7E, accel);            //向0x7E写入0xb6以软件复位加速度计
 8001618:	2200      	movs	r2, #0
 800161a:	217e      	movs	r1, #126	; 0x7e
 800161c:	20b6      	movs	r0, #182	; 0xb6
 800161e:	f7ff ffa1 	bl	8001564 <BMI088_write_byte>
	BMI088_write_byte(0x04, 0x7D, accel);            //向0x7D写入0x04以取消加速度计暂停
 8001622:	2200      	movs	r2, #0
 8001624:	217d      	movs	r1, #125	; 0x7d
 8001626:	2004      	movs	r0, #4
 8001628:	f7ff ff9c 	bl	8001564 <BMI088_write_byte>


	//陀螺仪初始化
	BMI088_write_byte(0xB6, 0x14, gyro);             //向0x14写入0xb6以软件复位陀螺仪
 800162c:	2201      	movs	r2, #1
 800162e:	2114      	movs	r1, #20
 8001630:	20b6      	movs	r0, #182	; 0xb6
 8001632:	f7ff ff97 	bl	8001564 <BMI088_write_byte>
	BMI088_write_byte(0x00,  0x11, gyro);
 8001636:	2201      	movs	r2, #1
 8001638:	2111      	movs	r1, #17
 800163a:	2000      	movs	r0, #0
 800163c:	f7ff ff92 	bl	8001564 <BMI088_write_byte>
	BMI088_write_byte(GYRO_RANGE_500_DEG_S, GYRO_RANGE_ADDR, gyro);
 8001640:	2201      	movs	r2, #1
 8001642:	210f      	movs	r1, #15
 8001644:	2002      	movs	r0, #2
 8001646:	f7ff ff8d 	bl	8001564 <BMI088_write_byte>
	BMI088_write_byte(GYRO_ODR_200Hz_BANDWIDTH_64Hz, GYRO_BANDWIDTH_ADDR, gyro);
 800164a:	2201      	movs	r2, #1
 800164c:	2110      	movs	r1, #16
 800164e:	2006      	movs	r0, #6
 8001650:	f7ff ff88 	bl	8001564 <BMI088_write_byte>
	BMI088_Accel.sensitivity = 1;
 8001654:	4b03      	ldr	r3, [pc, #12]	; (8001664 <BMI088_init+0x50>)
 8001656:	2201      	movs	r2, #1
 8001658:	609a      	str	r2, [r3, #8]
	BMI088_Gyro.sensitivity = 1;
 800165a:	4b03      	ldr	r3, [pc, #12]	; (8001668 <BMI088_init+0x54>)
 800165c:	2201      	movs	r2, #1
 800165e:	609a      	str	r2, [r3, #8]


}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200001e8 	.word	0x200001e8
 8001668:	200001f4 	.word	0x200001f4

0800166c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <MX_CAN1_Init+0x64>)
 8001672:	4a18      	ldr	r2, [pc, #96]	; (80016d4 <MX_CAN1_Init+0x68>)
 8001674:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8001676:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <MX_CAN1_Init+0x64>)
 8001678:	2208      	movs	r2, #8
 800167a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <MX_CAN1_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001682:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <MX_CAN1_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001688:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <MX_CAN1_Init+0x64>)
 800168a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800168e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001690:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <MX_CAN1_Init+0x64>)
 8001692:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001696:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001698:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <MX_CAN1_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <MX_CAN1_Init+0x64>)
 80016be:	f002 f917 	bl	80038f0 <HAL_CAN_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80016c8:	f000 ff96 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	200003d0 	.word	0x200003d0
 80016d4:	40006400 	.word	0x40006400

080016d8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a29      	ldr	r2, [pc, #164]	; (800179c <HAL_CAN_MspInit+0xc4>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d14b      	bne.n	8001792 <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	4a27      	ldr	r2, [pc, #156]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 8001704:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001708:	6413      	str	r3, [r2, #64]	; 0x40
 800170a:	4b25      	ldr	r3, [pc, #148]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a20      	ldr	r2, [pc, #128]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 8001720:	f043 0308 	orr.w	r3, r3, #8
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b1e      	ldr	r3, [pc, #120]	; (80017a0 <HAL_CAN_MspInit+0xc8>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0308 	and.w	r3, r3, #8
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001732:	2303      	movs	r3, #3
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001742:	2309      	movs	r3, #9
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	4815      	ldr	r0, [pc, #84]	; (80017a4 <HAL_CAN_MspInit+0xcc>)
 800174e:	f003 fdad 	bl	80052ac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	2105      	movs	r1, #5
 8001756:	2013      	movs	r0, #19
 8001758:	f002 ffe4 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800175c:	2013      	movs	r0, #19
 800175e:	f002 fffd 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2105      	movs	r1, #5
 8001766:	2014      	movs	r0, #20
 8001768:	f002 ffdc 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800176c:	2014      	movs	r0, #20
 800176e:	f002 fff5 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2105      	movs	r1, #5
 8001776:	2015      	movs	r0, #21
 8001778:	f002 ffd4 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800177c:	2015      	movs	r0, #21
 800177e:	f002 ffed 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2105      	movs	r1, #5
 8001786:	2016      	movs	r0, #22
 8001788:	f002 ffcc 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800178c:	2016      	movs	r0, #22
 800178e:	f002 ffe5 	bl	800475c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001792:	bf00      	nop
 8001794:	3728      	adds	r7, #40	; 0x28
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40006400 	.word	0x40006400
 80017a0:	40023800 	.word	0x40023800
 80017a4:	40020c00 	.word	0x40020c00

080017a8 <Can_MessageConfig>:
  }
}

/* USER CODE BEGIN 1 */
void Can_MessageConfig(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	e052      	b.n	800185a <Can_MessageConfig+0xb2>
	{
		Can_cmdHeader[i].ExtId =   0x0;
 80017b4:	494c      	ldr	r1, [pc, #304]	; (80018e8 <Can_MessageConfig+0x140>)
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	440b      	add	r3, r1
 80017c2:	3304      	adds	r3, #4
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].IDE = CAN_ID_STD;
 80017c8:	4947      	ldr	r1, [pc, #284]	; (80018e8 <Can_MessageConfig+0x140>)
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	4613      	mov	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4413      	add	r3, r2
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	440b      	add	r3, r1
 80017d6:	3308      	adds	r3, #8
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].RTR = CAN_RTR_DATA;
 80017dc:	4942      	ldr	r1, [pc, #264]	; (80018e8 <Can_MessageConfig+0x140>)
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	440b      	add	r3, r1
 80017ea:	330c      	adds	r3, #12
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].DLC = 8;
 80017f0:	493d      	ldr	r1, [pc, #244]	; (80018e8 <Can_MessageConfig+0x140>)
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	440b      	add	r3, r1
 80017fe:	3310      	adds	r3, #16
 8001800:	2208      	movs	r2, #8
 8001802:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].ExtId = 0x0;
 8001804:	4939      	ldr	r1, [pc, #228]	; (80018ec <Can_MessageConfig+0x144>)
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	4613      	mov	r3, r2
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	1a9b      	subs	r3, r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	440b      	add	r3, r1
 8001812:	3304      	adds	r3, #4
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].IDE = CAN_ID_STD;
 8001818:	4934      	ldr	r1, [pc, #208]	; (80018ec <Can_MessageConfig+0x144>)
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4613      	mov	r3, r2
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	1a9b      	subs	r3, r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	440b      	add	r3, r1
 8001826:	3308      	adds	r3, #8
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].RTR = CAN_RTR_DATA;
 800182c:	492f      	ldr	r1, [pc, #188]	; (80018ec <Can_MessageConfig+0x144>)
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	4613      	mov	r3, r2
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	1a9b      	subs	r3, r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	440b      	add	r3, r1
 800183a:	330c      	adds	r3, #12
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].DLC = 8;
 8001840:	492a      	ldr	r1, [pc, #168]	; (80018ec <Can_MessageConfig+0x144>)
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	4613      	mov	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	1a9b      	subs	r3, r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3310      	adds	r3, #16
 8001850:	2208      	movs	r2, #8
 8001852:	601a      	str	r2, [r3, #0]
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3301      	adds	r3, #1
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b07      	cmp	r3, #7
 800185e:	dda9      	ble.n	80017b4 <Can_MessageConfig+0xc>
	}
	Can_cmdHeader[Motor_LeftFront_ID].StdId = 0x200;
 8001860:	4b21      	ldr	r3, [pc, #132]	; (80018e8 <Can_MessageConfig+0x140>)
 8001862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001866:	619a      	str	r2, [r3, #24]
	Can_recHeader[Motor_LeftFront_ID].StdId = 0x201;
 8001868:	4b20      	ldr	r3, [pc, #128]	; (80018ec <Can_MessageConfig+0x144>)
 800186a:	f240 2201 	movw	r2, #513	; 0x201
 800186e:	61da      	str	r2, [r3, #28]

	Can_cmdHeader[Motor_LeftRear_ID].StdId = 0x200;
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <Can_MessageConfig+0x140>)
 8001872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001876:	631a      	str	r2, [r3, #48]	; 0x30
	Can_recHeader[Motor_LeftRear_ID].StdId = 0x202;
 8001878:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <Can_MessageConfig+0x144>)
 800187a:	f240 2202 	movw	r2, #514	; 0x202
 800187e:	639a      	str	r2, [r3, #56]	; 0x38

	Can_cmdHeader[Motor_RightRear_ID].StdId = 0x200;
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <Can_MessageConfig+0x140>)
 8001882:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001886:	649a      	str	r2, [r3, #72]	; 0x48
	Can_recHeader[Motor_RightRear_ID].StdId = 0x203;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <Can_MessageConfig+0x144>)
 800188a:	f240 2203 	movw	r2, #515	; 0x203
 800188e:	655a      	str	r2, [r3, #84]	; 0x54

	Can_cmdHeader[Motor_RightFront_ID].StdId = 0x200;
 8001890:	4b15      	ldr	r3, [pc, #84]	; (80018e8 <Can_MessageConfig+0x140>)
 8001892:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001896:	661a      	str	r2, [r3, #96]	; 0x60
	Can_recHeader[Motor_RightFront_ID].StdId = 0x204;
 8001898:	4b14      	ldr	r3, [pc, #80]	; (80018ec <Can_MessageConfig+0x144>)
 800189a:	f44f 7201 	mov.w	r2, #516	; 0x204
 800189e:	671a      	str	r2, [r3, #112]	; 0x70

	Can_cmdHeader[Motor_Pitch_ID].StdId = 0x1FF;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <Can_MessageConfig+0x140>)
 80018a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80018a6:	679a      	str	r2, [r3, #120]	; 0x78
    Can_recHeader[Motor_Pitch_ID].StdId = 0x205;           //pitch id=1
 80018a8:	4b10      	ldr	r3, [pc, #64]	; (80018ec <Can_MessageConfig+0x144>)
 80018aa:	f240 2205 	movw	r2, #517	; 0x205
 80018ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Can_cmdHeader[Motor_Yaw_ID].StdId = 0x1FF;
 80018b2:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <Can_MessageConfig+0x140>)
 80018b4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80018b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    Can_recHeader[Motor_Yaw_ID].StdId = 0x206;             //yaw id=2
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <Can_MessageConfig+0x144>)
 80018be:	f240 2206 	movw	r2, #518	; 0x206
 80018c2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	Can_cmdHeader[Motor_AmmoFeed_ID].StdId = 0x1FF;
 80018c6:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <Can_MessageConfig+0x140>)
 80018c8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80018cc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    Can_recHeader[Motor_AmmoFeed_ID].StdId = 0x207;               //c610 id =7
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <Can_MessageConfig+0x144>)
 80018d2:	f240 2207 	movw	r2, #519	; 0x207
 80018d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4



}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000214 	.word	0x20000214
 80018ec:	200002d4 	.word	0x200002d4

080018f0 <Can_Filter1Config>:
void Can_Filter1Config(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Filter_1;
	Filter_1.FilterActivation = ENABLE;
 80018f6:	2301      	movs	r3, #1
 80018f8:	623b      	str	r3, [r7, #32]
	Filter_1.FilterMode = CAN_FILTERMODE_IDMASK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
	Filter_1.FilterScale = CAN_FILTERSCALE_16BIT;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
	Filter_1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
	Filter_1.FilterIdHigh = 0x0000;
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
	Filter_1.FilterIdLow = 0x0000;
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
	Filter_1.FilterMaskIdHigh = 0x0000;
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
	Filter_1.FilterMaskIdLow = 0x0000;                      //全部接收
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
	Filter_1.FilterBank = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
	HAL_CAN_ConfigFilter(&hcan1, &Filter_1);
 800191a:	463b      	mov	r3, r7
 800191c:	4619      	mov	r1, r3
 800191e:	4803      	ldr	r0, [pc, #12]	; (800192c <Can_Filter1Config+0x3c>)
 8001920:	f002 f8e2 	bl	8003ae8 <HAL_CAN_ConfigFilter>
}
 8001924:	bf00      	nop
 8001926:	3728      	adds	r7, #40	; 0x28
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200003d0 	.word	0x200003d0

08001930 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a81      	ldr	r2, [pc, #516]	; (8001b44 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 800193e:	4293      	cmp	r3, r2
 8001940:	f040 8148 	bne.w	8001bd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &sCan_RxHeader, Can_RxData);
 8001944:	4b80      	ldr	r3, [pc, #512]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001946:	4a81      	ldr	r2, [pc, #516]	; (8001b4c <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8001948:	2100      	movs	r1, #0
 800194a:	4881      	ldr	r0, [pc, #516]	; (8001b50 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 800194c:	f002 facb 	bl	8003ee6 <HAL_CAN_GetRxMessage>
		switch(sCan_RxHeader.StdId)
 8001950:	4b7e      	ldr	r3, [pc, #504]	; (8001b4c <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001958:	2b06      	cmp	r3, #6
 800195a:	f200 813c 	bhi.w	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 800195e:	a201      	add	r2, pc, #4	; (adr r2, 8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001964:	08001981 	.word	0x08001981
 8001968:	080019d7 	.word	0x080019d7
 800196c:	08001a2f 	.word	0x08001a2f
 8001970:	08001a89 	.word	0x08001a89
 8001974:	08001ae7 	.word	0x08001ae7
 8001978:	08001b59 	.word	0x08001b59
 800197c:	08001bb7 	.word	0x08001bb7
		{
		case 0x201:
			Motor[1].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001980:	4b71      	ldr	r3, [pc, #452]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001982:	789b      	ldrb	r3, [r3, #2]
 8001984:	b29b      	uxth	r3, r3
 8001986:	021b      	lsls	r3, r3, #8
 8001988:	b29a      	uxth	r2, r3
 800198a:	4b6f      	ldr	r3, [pc, #444]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800198c:	78db      	ldrb	r3, [r3, #3]
 800198e:	b29b      	uxth	r3, r3
 8001990:	4413      	add	r3, r2
 8001992:	b29b      	uxth	r3, r3
 8001994:	b21a      	sxth	r2, r3
 8001996:	4b6f      	ldr	r3, [pc, #444]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001998:	82da      	strh	r2, [r3, #22]
			Motor[1].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 800199a:	4b6b      	ldr	r3, [pc, #428]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	4b68      	ldr	r3, [pc, #416]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019a6:	785b      	ldrb	r3, [r3, #1]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	4413      	add	r3, r2
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	4b69      	ldr	r3, [pc, #420]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80019b0:	829a      	strh	r2, [r3, #20]
			Motor[1].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80019b2:	4b65      	ldr	r3, [pc, #404]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019b4:	791b      	ldrb	r3, [r3, #4]
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	021b      	lsls	r3, r3, #8
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	4b62      	ldr	r3, [pc, #392]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019be:	795b      	ldrb	r3, [r3, #5]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4413      	add	r3, r2
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	b21a      	sxth	r2, r3
 80019c8:	4b62      	ldr	r3, [pc, #392]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80019ca:	831a      	strh	r2, [r3, #24]
			Motor[1].temp = Can_RxData[6];
 80019cc:	4b5e      	ldr	r3, [pc, #376]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019ce:	799a      	ldrb	r2, [r3, #6]
 80019d0:	4b60      	ldr	r3, [pc, #384]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80019d2:	769a      	strb	r2, [r3, #26]
		break;
 80019d4:	e0ff      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x202:
			Motor[2].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80019d6:	4b5c      	ldr	r3, [pc, #368]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019d8:	789b      	ldrb	r3, [r3, #2]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	021b      	lsls	r3, r3, #8
 80019de:	b29a      	uxth	r2, r3
 80019e0:	4b59      	ldr	r3, [pc, #356]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019e2:	78db      	ldrb	r3, [r3, #3]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	4413      	add	r3, r2
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	b21a      	sxth	r2, r3
 80019ec:	4b59      	ldr	r3, [pc, #356]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80019ee:	855a      	strh	r2, [r3, #42]	; 0x2a
			Motor[2].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80019f0:	4b55      	ldr	r3, [pc, #340]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	021b      	lsls	r3, r3, #8
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	4b53      	ldr	r3, [pc, #332]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80019fc:	785b      	ldrb	r3, [r3, #1]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	4b53      	ldr	r3, [pc, #332]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a06:	851a      	strh	r2, [r3, #40]	; 0x28
			Motor[2].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8001a08:	4b4f      	ldr	r3, [pc, #316]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a0a:	791b      	ldrb	r3, [r3, #4]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	4b4d      	ldr	r3, [pc, #308]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a14:	795b      	ldrb	r3, [r3, #5]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	4413      	add	r3, r2
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	b21a      	sxth	r2, r3
 8001a1e:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a20:	859a      	strh	r2, [r3, #44]	; 0x2c
			Motor[2].temp = Can_RxData[6];
 8001a22:	4b49      	ldr	r3, [pc, #292]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a24:	799a      	ldrb	r2, [r3, #6]
 8001a26:	4b4b      	ldr	r3, [pc, #300]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a28:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		break;
 8001a2c:	e0d3      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x203:
			Motor[3].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001a2e:	4b46      	ldr	r3, [pc, #280]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a30:	789b      	ldrb	r3, [r3, #2]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a3a:	78db      	ldrb	r3, [r3, #3]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	4413      	add	r3, r2
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	4b43      	ldr	r3, [pc, #268]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a46:	87da      	strh	r2, [r3, #62]	; 0x3e
			Motor[3].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8001a48:	4b3f      	ldr	r3, [pc, #252]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	021b      	lsls	r3, r3, #8
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	4b3d      	ldr	r3, [pc, #244]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a54:	785b      	ldrb	r3, [r3, #1]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	4413      	add	r3, r2
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	4b3d      	ldr	r3, [pc, #244]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a5e:	879a      	strh	r2, [r3, #60]	; 0x3c
			Motor[3].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8001a60:	4b39      	ldr	r3, [pc, #228]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a62:	791b      	ldrb	r3, [r3, #4]
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	4b37      	ldr	r3, [pc, #220]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a6c:	795b      	ldrb	r3, [r3, #5]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	4413      	add	r3, r2
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	b21a      	sxth	r2, r3
 8001a76:	4b37      	ldr	r3, [pc, #220]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			Motor[3].temp = Can_RxData[6];
 8001a7c:	4b32      	ldr	r3, [pc, #200]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a7e:	799a      	ldrb	r2, [r3, #6]
 8001a80:	4b34      	ldr	r3, [pc, #208]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		break;
 8001a86:	e0a6      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x204:
			Motor[4].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001a88:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a8a:	789b      	ldrb	r3, [r3, #2]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	021b      	lsls	r3, r3, #8
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001a94:	78db      	ldrb	r3, [r3, #3]
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	b21a      	sxth	r2, r3
 8001a9e:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001aa0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			Motor[4].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8001aa4:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001ab0:	785b      	ldrb	r3, [r3, #1]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001aba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
			Motor[4].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8001abe:	4b22      	ldr	r3, [pc, #136]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001ac0:	791b      	ldrb	r3, [r3, #4]
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001aca:	795b      	ldrb	r3, [r3, #5]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	b21a      	sxth	r2, r3
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001ad6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			Motor[4].temp = Can_RxData[6];
 8001ada:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001adc:	799a      	ldrb	r2, [r3, #6]
 8001ade:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001ae0:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		break;
 8001ae4:	e077      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x205:
			Motor[Motor_Pitch_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001ae6:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001ae8:	789b      	ldrb	r3, [r3, #2]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001af2:	78db      	ldrb	r3, [r3, #3]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	4413      	add	r3, r2
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	b21a      	sxth	r2, r3
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001afe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			Motor[Motor_Pitch_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	021b      	lsls	r3, r3, #8
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001b0e:	785b      	ldrb	r3, [r3, #1]
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	4413      	add	r3, r2
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001b18:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			Motor[Motor_Pitch_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001b1e:	791b      	ldrb	r3, [r3, #4]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	021b      	lsls	r3, r3, #8
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001b28:	795b      	ldrb	r3, [r3, #5]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	4413      	add	r3, r2
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001b34:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			Motor[Motor_Pitch_ID].temp = Can_RxData[6];
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001b3a:	799a      	ldrb	r2, [r3, #6]
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8001b3e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		break;
 8001b42:	e048      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 8001b44:	40006400 	.word	0x40006400
 8001b48:	20000204 	.word	0x20000204
 8001b4c:	200003b4 	.word	0x200003b4
 8001b50:	200003d0 	.word	0x200003d0
 8001b54:	200007c4 	.word	0x200007c4

		case 0x206:
			Motor[Motor_Yaw_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001b58:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b5a:	789b      	ldrb	r3, [r3, #2]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	021b      	lsls	r3, r3, #8
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b64:	78db      	ldrb	r3, [r3, #3]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	4413      	add	r3, r2
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b21a      	sxth	r2, r3
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001b70:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			Motor[Motor_Yaw_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b80:	785b      	ldrb	r3, [r3, #1]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	4413      	add	r3, r2
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001b8a:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			Motor[Motor_Yaw_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b90:	791b      	ldrb	r3, [r3, #4]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001b9a:	795b      	ldrb	r3, [r3, #5]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	4413      	add	r3, r2
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	b21a      	sxth	r2, r3
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001ba6:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
			Motor[Motor_Yaw_ID].temp = Can_RxData[6];
 8001baa:	4b0d      	ldr	r3, [pc, #52]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001bac:	799a      	ldrb	r2, [r3, #6]
 8001bae:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001bb0:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

		break;
 8001bb4:	e00f      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>

		case 0x207:
		     Motor[Motor_AmmoFeed_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001bb8:	789b      	ldrb	r3, [r3, #2]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	021b      	lsls	r3, r3, #8
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001bc2:	78db      	ldrb	r3, [r3, #3]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	b21a      	sxth	r2, r3
 8001bcc:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001bce:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
		break;
 8001bd2:	e000      	b.n	8001bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		}


	}
 8001bd4:	bf00      	nop
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000204 	.word	0x20000204
 8001be4:	200007c4 	.word	0x200007c4

08001be8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <MX_DMA_Init+0x3c>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	; (8001c24 <MX_DMA_Init+0x3c>)
 8001bf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <MX_DMA_Init+0x3c>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2105      	movs	r1, #5
 8001c0e:	200c      	movs	r0, #12
 8001c10:	f002 fd88 	bl	8004724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c14:	200c      	movs	r0, #12
 8001c16:	f002 fda1 	bl	800475c <HAL_NVIC_EnableIRQ>

}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001c2c:	4a1c      	ldr	r2, [pc, #112]	; (8001ca0 <MX_FREERTOS_Init+0x78>)
 8001c2e:	2100      	movs	r1, #0
 8001c30:	481c      	ldr	r0, [pc, #112]	; (8001ca4 <MX_FREERTOS_Init+0x7c>)
 8001c32:	f007 fc07 	bl	8009444 <osThreadNew>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4a1b      	ldr	r2, [pc, #108]	; (8001ca8 <MX_FREERTOS_Init+0x80>)
 8001c3a:	6013      	str	r3, [r2, #0]

  /* creation of SendMessage */
  SendMessageHandle = osThreadNew(start_SendMessage, NULL, &SendMessage_attributes);
 8001c3c:	4a1b      	ldr	r2, [pc, #108]	; (8001cac <MX_FREERTOS_Init+0x84>)
 8001c3e:	2100      	movs	r1, #0
 8001c40:	481b      	ldr	r0, [pc, #108]	; (8001cb0 <MX_FREERTOS_Init+0x88>)
 8001c42:	f007 fbff 	bl	8009444 <osThreadNew>
 8001c46:	4603      	mov	r3, r0
 8001c48:	4a1a      	ldr	r2, [pc, #104]	; (8001cb4 <MX_FREERTOS_Init+0x8c>)
 8001c4a:	6013      	str	r3, [r2, #0]

  /* creation of ReceiveMessage */
  ReceiveMessageHandle = osThreadNew(startReceiveMessage, NULL, &ReceiveMessage_attributes);
 8001c4c:	4a1a      	ldr	r2, [pc, #104]	; (8001cb8 <MX_FREERTOS_Init+0x90>)
 8001c4e:	2100      	movs	r1, #0
 8001c50:	481a      	ldr	r0, [pc, #104]	; (8001cbc <MX_FREERTOS_Init+0x94>)
 8001c52:	f007 fbf7 	bl	8009444 <osThreadNew>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a19      	ldr	r2, [pc, #100]	; (8001cc0 <MX_FREERTOS_Init+0x98>)
 8001c5a:	6013      	str	r3, [r2, #0]

  /* creation of ChangeTarget */
  ChangeTargetHandle = osThreadNew(fun_ChangeTarget, NULL, &ChangeTarget_attributes);
 8001c5c:	4a19      	ldr	r2, [pc, #100]	; (8001cc4 <MX_FREERTOS_Init+0x9c>)
 8001c5e:	2100      	movs	r1, #0
 8001c60:	4819      	ldr	r0, [pc, #100]	; (8001cc8 <MX_FREERTOS_Init+0xa0>)
 8001c62:	f007 fbef 	bl	8009444 <osThreadNew>
 8001c66:	4603      	mov	r3, r0
 8001c68:	4a18      	ldr	r2, [pc, #96]	; (8001ccc <MX_FREERTOS_Init+0xa4>)
 8001c6a:	6013      	str	r3, [r2, #0]

  /* creation of PWM_Test */
  PWM_TestHandle = osThreadNew(Start_PWM_Test, NULL, &PWM_Test_attributes);
 8001c6c:	4a18      	ldr	r2, [pc, #96]	; (8001cd0 <MX_FREERTOS_Init+0xa8>)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4818      	ldr	r0, [pc, #96]	; (8001cd4 <MX_FREERTOS_Init+0xac>)
 8001c72:	f007 fbe7 	bl	8009444 <osThreadNew>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <MX_FREERTOS_Init+0xb0>)
 8001c7a:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Read */
  IMU_ReadHandle = osThreadNew(StartIMU_Read, NULL, &IMU_Read_attributes);
 8001c7c:	4a17      	ldr	r2, [pc, #92]	; (8001cdc <MX_FREERTOS_Init+0xb4>)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4817      	ldr	r0, [pc, #92]	; (8001ce0 <MX_FREERTOS_Init+0xb8>)
 8001c82:	f007 fbdf 	bl	8009444 <osThreadNew>
 8001c86:	4603      	mov	r3, r0
 8001c88:	4a16      	ldr	r2, [pc, #88]	; (8001ce4 <MX_FREERTOS_Init+0xbc>)
 8001c8a:	6013      	str	r3, [r2, #0]

  /* creation of Chassis_task */
  Chassis_taskHandle = osThreadNew(Start_Chassis_task, NULL, &Chassis_task_attributes);
 8001c8c:	4a16      	ldr	r2, [pc, #88]	; (8001ce8 <MX_FREERTOS_Init+0xc0>)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4816      	ldr	r0, [pc, #88]	; (8001cec <MX_FREERTOS_Init+0xc4>)
 8001c92:	f007 fbd7 	bl	8009444 <osThreadNew>
 8001c96:	4603      	mov	r3, r0
 8001c98:	4a15      	ldr	r2, [pc, #84]	; (8001cf0 <MX_FREERTOS_Init+0xc8>)
 8001c9a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	0800c138 	.word	0x0800c138
 8001ca4:	08001cf5 	.word	0x08001cf5
 8001ca8:	200003f8 	.word	0x200003f8
 8001cac:	0800c15c 	.word	0x0800c15c
 8001cb0:	08001d05 	.word	0x08001d05
 8001cb4:	200003fc 	.word	0x200003fc
 8001cb8:	0800c180 	.word	0x0800c180
 8001cbc:	08001f51 	.word	0x08001f51
 8001cc0:	20000400 	.word	0x20000400
 8001cc4:	0800c1a4 	.word	0x0800c1a4
 8001cc8:	08001fc1 	.word	0x08001fc1
 8001ccc:	20000404 	.word	0x20000404
 8001cd0:	0800c1c8 	.word	0x0800c1c8
 8001cd4:	08002155 	.word	0x08002155
 8001cd8:	20000408 	.word	0x20000408
 8001cdc:	0800c1ec 	.word	0x0800c1ec
 8001ce0:	080021b9 	.word	0x080021b9
 8001ce4:	2000040c 	.word	0x2000040c
 8001ce8:	0800c210 	.word	0x0800c210
 8001cec:	080021d5 	.word	0x080021d5
 8001cf0:	20000410 	.word	0x20000410

08001cf4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f007 fc33 	bl	8009568 <osDelay>
 8001d02:	e7fb      	b.n	8001cfc <StartDefaultTask+0x8>

08001d04 <start_SendMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_SendMessage */
void start_SendMessage(void *argument)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	static int16_t temp_yaw, temp_pitch, temp_ammofeed;
  /* Infinite loop */
  for(;;)
  {

	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8001d0c:	4b80      	ldr	r3, [pc, #512]	; (8001f10 <start_SendMessage+0x20c>)
 8001d0e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8001d12:	ee07 3a90 	vmov	s15, r3
 8001d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d1a:	4b7d      	ldr	r3, [pc, #500]	; (8001f10 <start_SendMessage+0x20c>)
 8001d1c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8001d20:	eef0 0a47 	vmov.f32	s1, s14
 8001d24:	eeb0 0a67 	vmov.f32	s0, s15
 8001d28:	487a      	ldr	r0, [pc, #488]	; (8001f14 <start_SendMessage+0x210>)
 8001d2a:	f000 fd6d 	bl	8002808 <PID_Origin>
	  PID_Origin(&PID_Motor_Angle[Motor_Yaw_ID], Motor[Motor_Yaw_ID].angle, Motor[Motor_Yaw_ID].target_angle);
 8001d2e:	4b78      	ldr	r3, [pc, #480]	; (8001f10 <start_SendMessage+0x20c>)
 8001d30:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8001d34:	ee07 3a90 	vmov	s15, r3
 8001d38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d3c:	4b74      	ldr	r3, [pc, #464]	; (8001f10 <start_SendMessage+0x20c>)
 8001d3e:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8001d42:	eef0 0a47 	vmov.f32	s1, s14
 8001d46:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4a:	4873      	ldr	r0, [pc, #460]	; (8001f18 <start_SendMessage+0x214>)
 8001d4c:	f000 fd5c 	bl	8002808 <PID_Origin>

	  PID_Incr(&PID_Motor_Speed[Motor_AmmoFeed_ID],Motor[Motor_AmmoFeed_ID].speed,Motor[Motor_AmmoFeed_ID].target_speed);
 8001d50:	4b6f      	ldr	r3, [pc, #444]	; (8001f10 <start_SendMessage+0x20c>)
 8001d52:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d5e:	4b6c      	ldr	r3, [pc, #432]	; (8001f10 <start_SendMessage+0x20c>)
 8001d60:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8001d64:	eef0 0a47 	vmov.f32	s1, s14
 8001d68:	eeb0 0a67 	vmov.f32	s0, s15
 8001d6c:	486b      	ldr	r0, [pc, #428]	; (8001f1c <start_SendMessage+0x218>)
 8001d6e:	f000 fe23 	bl	80029b8 <PID_Incr>
      PID_Incr(&PID_Motor_Speed[Motor_Yaw_ID], Motor[Motor_Yaw_ID].speed, PID_Motor_Angle[Motor_Yaw_ID].Output);
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <start_SendMessage+0x20c>)
 8001d74:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d80:	4b67      	ldr	r3, [pc, #412]	; (8001f20 <start_SendMessage+0x21c>)
 8001d82:	ed93 7a50 	vldr	s14, [r3, #320]	; 0x140
 8001d86:	eef0 0a47 	vmov.f32	s1, s14
 8001d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8e:	4865      	ldr	r0, [pc, #404]	; (8001f24 <start_SendMessage+0x220>)
 8001d90:	f000 fe12 	bl	80029b8 <PID_Incr>
	  PID_Incr(&PID_Motor_Speed[Motor_Pitch_ID],Motor[Motor_Pitch_ID].speed,PID_Motor_Angle[Motor_Pitch_ID].Output);
 8001d94:	4b5e      	ldr	r3, [pc, #376]	; (8001f10 <start_SendMessage+0x20c>)
 8001d96:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001da2:	4b5f      	ldr	r3, [pc, #380]	; (8001f20 <start_SendMessage+0x21c>)
 8001da4:	ed93 7a44 	vldr	s14, [r3, #272]	; 0x110
 8001da8:	eef0 0a47 	vmov.f32	s1, s14
 8001dac:	eeb0 0a67 	vmov.f32	s0, s15
 8001db0:	485d      	ldr	r0, [pc, #372]	; (8001f28 <start_SendMessage+0x224>)
 8001db2:	f000 fe01 	bl	80029b8 <PID_Incr>

	  temp_yaw += PID_Motor_Speed[Motor_Yaw_ID].Output;
 8001db6:	4b5d      	ldr	r3, [pc, #372]	; (8001f2c <start_SendMessage+0x228>)
 8001db8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dbc:	ee07 3a90 	vmov	s15, r3
 8001dc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dc4:	4b5a      	ldr	r3, [pc, #360]	; (8001f30 <start_SendMessage+0x22c>)
 8001dc6:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 8001dca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd2:	ee17 3a90 	vmov	r3, s15
 8001dd6:	b21a      	sxth	r2, r3
 8001dd8:	4b54      	ldr	r3, [pc, #336]	; (8001f2c <start_SendMessage+0x228>)
 8001dda:	801a      	strh	r2, [r3, #0]
	  temp_pitch += PID_Motor_Speed[Motor_Pitch_ID].Output;
 8001ddc:	4b55      	ldr	r3, [pc, #340]	; (8001f34 <start_SendMessage+0x230>)
 8001dde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dea:	4b51      	ldr	r3, [pc, #324]	; (8001f30 <start_SendMessage+0x22c>)
 8001dec:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8001df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001df8:	ee17 3a90 	vmov	r3, s15
 8001dfc:	b21a      	sxth	r2, r3
 8001dfe:	4b4d      	ldr	r3, [pc, #308]	; (8001f34 <start_SendMessage+0x230>)
 8001e00:	801a      	strh	r2, [r3, #0]
	  temp_ammofeed += PID_Motor_Speed[Motor_AmmoFeed_ID].Output;
 8001e02:	4b4d      	ldr	r3, [pc, #308]	; (8001f38 <start_SendMessage+0x234>)
 8001e04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e08:	ee07 3a90 	vmov	s15, r3
 8001e0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e10:	4b47      	ldr	r3, [pc, #284]	; (8001f30 <start_SendMessage+0x22c>)
 8001e12:	edd3 7a5c 	vldr	s15, [r3, #368]	; 0x170
 8001e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1e:	ee17 3a90 	vmov	r3, s15
 8001e22:	b21a      	sxth	r2, r3
 8001e24:	4b44      	ldr	r3, [pc, #272]	; (8001f38 <start_SendMessage+0x234>)
 8001e26:	801a      	strh	r2, [r3, #0]

	  Can_TxData[0] = (temp_pitch>>8);
 8001e28:	4b42      	ldr	r3, [pc, #264]	; (8001f34 <start_SendMessage+0x230>)
 8001e2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e2e:	121b      	asrs	r3, r3, #8
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	4b41      	ldr	r3, [pc, #260]	; (8001f3c <start_SendMessage+0x238>)
 8001e36:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = temp_pitch;
 8001e38:	4b3e      	ldr	r3, [pc, #248]	; (8001f34 <start_SendMessage+0x230>)
 8001e3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e3e:	b2da      	uxtb	r2, r3
 8001e40:	4b3e      	ldr	r3, [pc, #248]	; (8001f3c <start_SendMessage+0x238>)
 8001e42:	705a      	strb	r2, [r3, #1]

	  Can_TxData[2] = (temp_yaw>>8);
 8001e44:	4b39      	ldr	r3, [pc, #228]	; (8001f2c <start_SendMessage+0x228>)
 8001e46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4a:	121b      	asrs	r3, r3, #8
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <start_SendMessage+0x238>)
 8001e52:	709a      	strb	r2, [r3, #2]
	  Can_TxData[3] = temp_yaw;
 8001e54:	4b35      	ldr	r3, [pc, #212]	; (8001f2c <start_SendMessage+0x228>)
 8001e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	4b37      	ldr	r3, [pc, #220]	; (8001f3c <start_SendMessage+0x238>)
 8001e5e:	70da      	strb	r2, [r3, #3]

	  Can_TxData[4] = (temp_ammofeed>>8);
 8001e60:	4b35      	ldr	r3, [pc, #212]	; (8001f38 <start_SendMessage+0x234>)
 8001e62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e66:	121b      	asrs	r3, r3, #8
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	4b33      	ldr	r3, [pc, #204]	; (8001f3c <start_SendMessage+0x238>)
 8001e6e:	711a      	strb	r2, [r3, #4]
	  Can_TxData[5] = temp_ammofeed;
 8001e70:	4b31      	ldr	r3, [pc, #196]	; (8001f38 <start_SendMessage+0x234>)
 8001e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	4b30      	ldr	r3, [pc, #192]	; (8001f3c <start_SendMessage+0x238>)
 8001e7a:	715a      	strb	r2, [r3, #5]

	  HAL_CAN_AddTxMessage(&hcan1, &Can_cmdHeader[Motor_Pitch_ID], Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	4a2f      	ldr	r2, [pc, #188]	; (8001f3c <start_SendMessage+0x238>)
 8001e80:	492f      	ldr	r1, [pc, #188]	; (8001f40 <start_SendMessage+0x23c>)
 8001e82:	4830      	ldr	r0, [pc, #192]	; (8001f44 <start_SendMessage+0x240>)
 8001e84:	f001 ff54 	bl	8003d30 <HAL_CAN_AddTxMessage>
	  //osDelay(1);
	  Chassis_Move();
 8001e88:	f7ff f846 	bl	8000f18 <Chassis_Move>
	  Can_TxData[0] = Chassis_ctrl[0]>>8;
 8001e8c:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <start_SendMessage+0x244>)
 8001e8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e92:	121b      	asrs	r3, r3, #8
 8001e94:	b21b      	sxth	r3, r3
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <start_SendMessage+0x238>)
 8001e9a:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = Chassis_ctrl[0];
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <start_SendMessage+0x244>)
 8001e9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	4b25      	ldr	r3, [pc, #148]	; (8001f3c <start_SendMessage+0x238>)
 8001ea6:	705a      	strb	r2, [r3, #1]
 	  Can_TxData[2] = Chassis_ctrl[1]>>8;
 8001ea8:	4b27      	ldr	r3, [pc, #156]	; (8001f48 <start_SendMessage+0x244>)
 8001eaa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001eae:	121b      	asrs	r3, r3, #8
 8001eb0:	b21b      	sxth	r3, r3
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <start_SendMessage+0x238>)
 8001eb6:	709a      	strb	r2, [r3, #2]
 	  Can_TxData[3] = Chassis_ctrl[1];
 8001eb8:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <start_SendMessage+0x244>)
 8001eba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	4b1e      	ldr	r3, [pc, #120]	; (8001f3c <start_SendMessage+0x238>)
 8001ec2:	70da      	strb	r2, [r3, #3]
 	  Can_TxData[4] = Chassis_ctrl[2]>>8;
 8001ec4:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <start_SendMessage+0x244>)
 8001ec6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001eca:	121b      	asrs	r3, r3, #8
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	4b1a      	ldr	r3, [pc, #104]	; (8001f3c <start_SendMessage+0x238>)
 8001ed2:	711a      	strb	r2, [r3, #4]
 	  Can_TxData[5] = Chassis_ctrl[2];
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <start_SendMessage+0x244>)
 8001ed6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	4b17      	ldr	r3, [pc, #92]	; (8001f3c <start_SendMessage+0x238>)
 8001ede:	715a      	strb	r2, [r3, #5]
 	  Can_TxData[6] = Chassis_ctrl[3]>>8;
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <start_SendMessage+0x244>)
 8001ee2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ee6:	121b      	asrs	r3, r3, #8
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <start_SendMessage+0x238>)
 8001eee:	719a      	strb	r2, [r3, #6]
 	  Can_TxData[7] = Chassis_ctrl[3];
 8001ef0:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <start_SendMessage+0x244>)
 8001ef2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <start_SendMessage+0x238>)
 8001efa:	71da      	strb	r2, [r3, #7]

	  HAL_CAN_AddTxMessage(&hcan1,&Can_cmdHeader[Motor_LeftFront_ID],Can_TxData,(uint32_t*)CAN_TX_MAILBOX0);
 8001efc:	2301      	movs	r3, #1
 8001efe:	4a0f      	ldr	r2, [pc, #60]	; (8001f3c <start_SendMessage+0x238>)
 8001f00:	4912      	ldr	r1, [pc, #72]	; (8001f4c <start_SendMessage+0x248>)
 8001f02:	4810      	ldr	r0, [pc, #64]	; (8001f44 <start_SendMessage+0x240>)
 8001f04:	f001 ff14 	bl	8003d30 <HAL_CAN_AddTxMessage>
	  osDelay(1);
 8001f08:	2001      	movs	r0, #1
 8001f0a:	f007 fb2d 	bl	8009568 <osDelay>
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8001f0e:	e6fd      	b.n	8001d0c <start_SendMessage+0x8>
 8001f10:	200007c4 	.word	0x200007c4
 8001f14:	20000734 	.word	0x20000734
 8001f18:	20000764 	.word	0x20000764
 8001f1c:	20000614 	.word	0x20000614
 8001f20:	20000644 	.word	0x20000644
 8001f24:	200005e4 	.word	0x200005e4
 8001f28:	200005b4 	.word	0x200005b4
 8001f2c:	20000414 	.word	0x20000414
 8001f30:	200004c4 	.word	0x200004c4
 8001f34:	20000416 	.word	0x20000416
 8001f38:	20000418 	.word	0x20000418
 8001f3c:	2000020c 	.word	0x2000020c
 8001f40:	2000028c 	.word	0x2000028c
 8001f44:	200003d0 	.word	0x200003d0
 8001f48:	200001d0 	.word	0x200001d0
 8001f4c:	2000022c 	.word	0x2000022c

08001f50 <startReceiveMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReceiveMessage */
void startReceiveMessage(void *argument)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReceiveMessage */
	uint8_t ammo_count=0, ammo_temp = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	737b      	strb	r3, [r7, #13]
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	73fb      	strb	r3, [r7, #15]
	GPIO_PinState pinstate = GPIO_PIN_SET;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73bb      	strb	r3, [r7, #14]
//		Message[3] = BMI088_Gyro.y_LSB_Data;
//		Message[4] = BMI088_Gyro.z_MSB_Data;
//		Message[5] = BMI088_Gyro.z_LSB_Data;
//		data_size = 6;

	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 8001f64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f68:	4812      	ldr	r0, [pc, #72]	; (8001fb4 <startReceiveMessage+0x64>)
 8001f6a:	f003 fb3b 	bl	80055e4 <HAL_GPIO_ReadPin>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	7bbb      	ldrb	r3, [r7, #14]
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d009      	beq.n	8001f8c <startReceiveMessage+0x3c>
	  {
		  pinstate = !pinstate;
 8001f78:	7bbb      	ldrb	r3, [r7, #14]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bf0c      	ite	eq
 8001f7e:	2301      	moveq	r3, #1
 8001f80:	2300      	movne	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	73bb      	strb	r3, [r7, #14]
		  ammo_temp++;
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
	  }
	  if(ammo_temp >=2)
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d905      	bls.n	8001f9e <startReceiveMessage+0x4e>
	  {
		  ammo_count++;
 8001f92:	7b7b      	ldrb	r3, [r7, #13]
 8001f94:	3301      	adds	r3, #1
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	737b      	strb	r3, [r7, #13]
		  ammo_temp = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]
	  }
	  HAL_UART_Transmit(&huart1, &ammo_count, 1, 100);
 8001f9e:	f107 010d 	add.w	r1, r7, #13
 8001fa2:	2364      	movs	r3, #100	; 0x64
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <startReceiveMessage+0x68>)
 8001fa8:	f006 f809 	bl	8007fbe <HAL_UART_Transmit>

    osDelay(5);
 8001fac:	2005      	movs	r0, #5
 8001fae:	f007 fadb 	bl	8009568 <osDelay>
	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 8001fb2:	e7d7      	b.n	8001f64 <startReceiveMessage+0x14>
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	200009c0 	.word	0x200009c0
 8001fbc:	00000000 	.word	0x00000000

08001fc0 <fun_ChangeTarget>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fun_ChangeTarget */
void fun_ChangeTarget(void *argument)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
//		Motor[6].target_angle = RC_Ctl.rc.ch3*2 + 6144;
//		if(Motor[6].target_angle >= 8192) Motor[6].target_angle -=8192;
//		if(Motor[6].target_angle <= 0) Motor[6].target_angle += 8192;
//		Motor[5].target_angle = (RC_Ctl.rc.ch4 >> 1) + 3300;
		//omega = -RC_Ctl.rc.ch3/600*0.8;
		speed_x = RC_Ctl.rc.ch2/600*0.3;
 8001fc8:	4b57      	ldr	r3, [pc, #348]	; (8002128 <fun_ChangeTarget+0x168>)
 8001fca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fce:	4a57      	ldr	r2, [pc, #348]	; (800212c <fun_ChangeTarget+0x16c>)
 8001fd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001fd4:	1192      	asrs	r2, r2, #6
 8001fd6:	17db      	asrs	r3, r3, #31
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fa49 	bl	8000474 <__aeabi_i2d>
 8001fe2:	a34f      	add	r3, pc, #316	; (adr r3, 8002120 <fun_ChangeTarget+0x160>)
 8001fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe8:	f7fe faae 	bl	8000548 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f7fe fd42 	bl	8000a7c <__aeabi_d2f>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4a4d      	ldr	r2, [pc, #308]	; (8002130 <fun_ChangeTarget+0x170>)
 8001ffc:	6013      	str	r3, [r2, #0]
		speed_y = RC_Ctl.rc.ch1/600*0.3;
 8001ffe:	4b4a      	ldr	r3, [pc, #296]	; (8002128 <fun_ChangeTarget+0x168>)
 8002000:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002004:	4a49      	ldr	r2, [pc, #292]	; (800212c <fun_ChangeTarget+0x16c>)
 8002006:	fb82 1203 	smull	r1, r2, r2, r3
 800200a:	1192      	asrs	r2, r2, #6
 800200c:	17db      	asrs	r3, r3, #31
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	b21b      	sxth	r3, r3
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fa2e 	bl	8000474 <__aeabi_i2d>
 8002018:	a341      	add	r3, pc, #260	; (adr r3, 8002120 <fun_ChangeTarget+0x160>)
 800201a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201e:	f7fe fa93 	bl	8000548 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4610      	mov	r0, r2
 8002028:	4619      	mov	r1, r3
 800202a:	f7fe fd27 	bl	8000a7c <__aeabi_d2f>
 800202e:	4603      	mov	r3, r0
 8002030:	4a40      	ldr	r2, [pc, #256]	; (8002134 <fun_ChangeTarget+0x174>)
 8002032:	6013      	str	r3, [r2, #0]
		Motor[Motor_Yaw_ID].target_angle -= (RC_Ctl.rc.ch3>>5);
 8002034:	4b40      	ldr	r3, [pc, #256]	; (8002138 <fun_ChangeTarget+0x178>)
 8002036:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 800203a:	4b3b      	ldr	r3, [pc, #236]	; (8002128 <fun_ChangeTarget+0x168>)
 800203c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002040:	115b      	asrs	r3, r3, #5
 8002042:	b21b      	sxth	r3, r3
 8002044:	ee07 3a90 	vmov	s15, r3
 8002048:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800204c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002050:	4b39      	ldr	r3, [pc, #228]	; (8002138 <fun_ChangeTarget+0x178>)
 8002052:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		Motor[Motor_Pitch_ID].target_angle += (RC_Ctl.rc.ch4>>5);
 8002056:	4b38      	ldr	r3, [pc, #224]	; (8002138 <fun_ChangeTarget+0x178>)
 8002058:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800205c:	4b32      	ldr	r3, [pc, #200]	; (8002128 <fun_ChangeTarget+0x168>)
 800205e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002062:	115b      	asrs	r3, r3, #5
 8002064:	b21b      	sxth	r3, r3
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800206e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002072:	4b31      	ldr	r3, [pc, #196]	; (8002138 <fun_ChangeTarget+0x178>)
 8002074:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		if(Motor[6].target_angle >= 8192) Motor[6].target_angle -=8192;
 8002078:	4b2f      	ldr	r3, [pc, #188]	; (8002138 <fun_ChangeTarget+0x178>)
 800207a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800207e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800213c <fun_ChangeTarget+0x17c>
 8002082:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208a:	db09      	blt.n	80020a0 <fun_ChangeTarget+0xe0>
 800208c:	4b2a      	ldr	r3, [pc, #168]	; (8002138 <fun_ChangeTarget+0x178>)
 800208e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002092:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800213c <fun_ChangeTarget+0x17c>
 8002096:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800209a:	4b27      	ldr	r3, [pc, #156]	; (8002138 <fun_ChangeTarget+0x178>)
 800209c:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		if(Motor[6].target_angle <= 0) Motor[6].target_angle += 8192;
 80020a0:	4b25      	ldr	r3, [pc, #148]	; (8002138 <fun_ChangeTarget+0x178>)
 80020a2:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80020a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ae:	d809      	bhi.n	80020c4 <fun_ChangeTarget+0x104>
 80020b0:	4b21      	ldr	r3, [pc, #132]	; (8002138 <fun_ChangeTarget+0x178>)
 80020b2:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80020b6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800213c <fun_ChangeTarget+0x17c>
 80020ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020be:	4b1e      	ldr	r3, [pc, #120]	; (8002138 <fun_ChangeTarget+0x178>)
 80020c0:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		if(Motor[Motor_Pitch_ID].target_angle > 3700)
 80020c4:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <fun_ChangeTarget+0x178>)
 80020c6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80020ca:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002140 <fun_ChangeTarget+0x180>
 80020ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	dd02      	ble.n	80020de <fun_ChangeTarget+0x11e>
			Motor[Motor_Pitch_ID].target_angle = 3700;
 80020d8:	4b17      	ldr	r3, [pc, #92]	; (8002138 <fun_ChangeTarget+0x178>)
 80020da:	4a1a      	ldr	r2, [pc, #104]	; (8002144 <fun_ChangeTarget+0x184>)
 80020dc:	675a      	str	r2, [r3, #116]	; 0x74
		if(Motor[Motor_Pitch_ID].target_angle < 2900)
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <fun_ChangeTarget+0x178>)
 80020e0:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80020e4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002148 <fun_ChangeTarget+0x188>
 80020e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d502      	bpl.n	80020f8 <fun_ChangeTarget+0x138>
			Motor[Motor_Pitch_ID].target_angle = 2900;
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <fun_ChangeTarget+0x178>)
 80020f4:	4a15      	ldr	r2, [pc, #84]	; (800214c <fun_ChangeTarget+0x18c>)
 80020f6:	675a      	str	r2, [r3, #116]	; 0x74
		if(RC_Ctl.rc.sw1 == 2)
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <fun_ChangeTarget+0x168>)
 80020fa:	7a1b      	ldrb	r3, [r3, #8]
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d104      	bne.n	800210a <fun_ChangeTarget+0x14a>
		{
			Motor[Motor_AmmoFeed_ID].target_speed = 1200;
 8002100:	4b0d      	ldr	r3, [pc, #52]	; (8002138 <fun_ChangeTarget+0x178>)
 8002102:	4a13      	ldr	r2, [pc, #76]	; (8002150 <fun_ChangeTarget+0x190>)
 8002104:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8002108:	e004      	b.n	8002114 <fun_ChangeTarget+0x154>
		}
		else
		{
			Motor[Motor_AmmoFeed_ID].target_speed = 0;
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <fun_ChangeTarget+0x178>)
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		}

     osDelay(5);
 8002114:	2005      	movs	r0, #5
 8002116:	f007 fa27 	bl	8009568 <osDelay>
		speed_x = RC_Ctl.rc.ch2/600*0.3;
 800211a:	e755      	b.n	8001fc8 <fun_ChangeTarget+0x8>
 800211c:	f3af 8000 	nop.w
 8002120:	33333333 	.word	0x33333333
 8002124:	3fd33333 	.word	0x3fd33333
 8002128:	20000864 	.word	0x20000864
 800212c:	1b4e81b5 	.word	0x1b4e81b5
 8002130:	200001d8 	.word	0x200001d8
 8002134:	200001dc 	.word	0x200001dc
 8002138:	200007c4 	.word	0x200007c4
 800213c:	46000000 	.word	0x46000000
 8002140:	45674000 	.word	0x45674000
 8002144:	45674000 	.word	0x45674000
 8002148:	45354000 	.word	0x45354000
 800214c:	45354000 	.word	0x45354000
 8002150:	44960000 	.word	0x44960000

08002154 <Start_PWM_Test>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_PWM_Test */
void Start_PWM_Test(void *argument)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_PWM_Test */
	int pwm_count = 500;
 800215c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002160:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  for(;pwm_count < 1000; pwm_count++)
 8002162:	e00d      	b.n	8002180 <Start_PWM_Test+0x2c>
	  {
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <Start_PWM_Test+0x60>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 800216c:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <Start_PWM_Test+0x60>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	63da      	str	r2, [r3, #60]	; 0x3c
		  osDelay(2);
 8002174:	2002      	movs	r0, #2
 8002176:	f007 f9f7 	bl	8009568 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3301      	adds	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002186:	dbed      	blt.n	8002164 <Start_PWM_Test+0x10>
	  }
	  for(;pwm_count > 0; pwm_count--)
 8002188:	e00d      	b.n	80021a6 <Start_PWM_Test+0x52>
	  {
	      __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <Start_PWM_Test+0x60>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	635a      	str	r2, [r3, #52]	; 0x34
	  	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 8002192:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <Start_PWM_Test+0x60>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  osDelay(2);
 800219a:	2002      	movs	r0, #2
 800219c:	f007 f9e4 	bl	8009568 <osDelay>
	  for(;pwm_count > 0; pwm_count--)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	dcee      	bgt.n	800218a <Start_PWM_Test+0x36>
	  }
    osDelay(5);
 80021ac:	2005      	movs	r0, #5
 80021ae:	f007 f9db 	bl	8009568 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 80021b2:	e7e5      	b.n	8002180 <Start_PWM_Test+0x2c>
 80021b4:	20000978 	.word	0x20000978

080021b8 <StartIMU_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU_Read */
void StartIMU_Read(void *argument)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU_Read */
  /* Infinite loop */
  for(;;)
  {
	 BMI088_read_Gyro(&BMI088_Gyro);
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <StartIMU_Read+0x18>)
 80021c2:	f7ff f979 	bl	80014b8 <BMI088_read_Gyro>
    osDelay(5);
 80021c6:	2005      	movs	r0, #5
 80021c8:	f007 f9ce 	bl	8009568 <osDelay>
	 BMI088_read_Gyro(&BMI088_Gyro);
 80021cc:	e7f8      	b.n	80021c0 <StartIMU_Read+0x8>
 80021ce:	bf00      	nop
 80021d0:	200001f4 	.word	0x200001f4

080021d4 <Start_Chassis_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Chassis_task */
void Start_Chassis_task(void *argument)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Chassis_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(5);
 80021dc:	2005      	movs	r0, #5
 80021de:	f007 f9c3 	bl	8009568 <osDelay>
 80021e2:	e7fb      	b.n	80021dc <Start_Chassis_task+0x8>

080021e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08c      	sub	sp, #48	; 0x30
 80021e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ea:	f107 031c 	add.w	r3, r7, #28
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
 80021f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	4b4f      	ldr	r3, [pc, #316]	; (800233c <MX_GPIO_Init+0x158>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a4e      	ldr	r2, [pc, #312]	; (800233c <MX_GPIO_Init+0x158>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b4c      	ldr	r3, [pc, #304]	; (800233c <MX_GPIO_Init+0x158>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	61bb      	str	r3, [r7, #24]
 8002214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	4b48      	ldr	r3, [pc, #288]	; (800233c <MX_GPIO_Init+0x158>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a47      	ldr	r2, [pc, #284]	; (800233c <MX_GPIO_Init+0x158>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b45      	ldr	r3, [pc, #276]	; (800233c <MX_GPIO_Init+0x158>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b41      	ldr	r3, [pc, #260]	; (800233c <MX_GPIO_Init+0x158>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a40      	ldr	r2, [pc, #256]	; (800233c <MX_GPIO_Init+0x158>)
 800223c:	f043 0308 	orr.w	r3, r3, #8
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b3e      	ldr	r3, [pc, #248]	; (800233c <MX_GPIO_Init+0x158>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	4b3a      	ldr	r3, [pc, #232]	; (800233c <MX_GPIO_Init+0x158>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	4a39      	ldr	r2, [pc, #228]	; (800233c <MX_GPIO_Init+0x158>)
 8002258:	f043 0304 	orr.w	r3, r3, #4
 800225c:	6313      	str	r3, [r2, #48]	; 0x30
 800225e:	4b37      	ldr	r3, [pc, #220]	; (800233c <MX_GPIO_Init+0x158>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	4b33      	ldr	r3, [pc, #204]	; (800233c <MX_GPIO_Init+0x158>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a32      	ldr	r2, [pc, #200]	; (800233c <MX_GPIO_Init+0x158>)
 8002274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b30      	ldr	r3, [pc, #192]	; (800233c <MX_GPIO_Init+0x158>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	4b2c      	ldr	r3, [pc, #176]	; (800233c <MX_GPIO_Init+0x158>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	4a2b      	ldr	r2, [pc, #172]	; (800233c <MX_GPIO_Init+0x158>)
 8002290:	f043 0310 	orr.w	r3, r3, #16
 8002294:	6313      	str	r3, [r2, #48]	; 0x30
 8002296:	4b29      	ldr	r3, [pc, #164]	; (800233c <MX_GPIO_Init+0x158>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	f003 0310 	and.w	r3, r3, #16
 800229e:	607b      	str	r3, [r7, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80022a2:	2200      	movs	r2, #0
 80022a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a8:	4825      	ldr	r0, [pc, #148]	; (8002340 <MX_GPIO_Init+0x15c>)
 80022aa:	f003 f9b3 	bl	8005614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2110      	movs	r1, #16
 80022b2:	4824      	ldr	r0, [pc, #144]	; (8002344 <MX_GPIO_Init+0x160>)
 80022b4:	f003 f9ae 	bl	8005614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_RESET);
 80022b8:	2200      	movs	r2, #0
 80022ba:	2101      	movs	r1, #1
 80022bc:	4822      	ldr	r0, [pc, #136]	; (8002348 <MX_GPIO_Init+0x164>)
 80022be:	f003 f9a9 	bl	8005614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 80022c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c8:	2301      	movs	r3, #1
 80022ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f107 031c 	add.w	r3, r7, #28
 80022d8:	4619      	mov	r1, r3
 80022da:	4819      	ldr	r0, [pc, #100]	; (8002340 <MX_GPIO_Init+0x15c>)
 80022dc:	f002 ffe6 	bl	80052ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Accel_Pin;
 80022e0:	2310      	movs	r3, #16
 80022e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e8:	2301      	movs	r3, #1
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ec:	2303      	movs	r3, #3
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	4619      	mov	r1, r3
 80022f6:	4813      	ldr	r0, [pc, #76]	; (8002344 <MX_GPIO_Init+0x160>)
 80022f8:	f002 ffd8 	bl	80052ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ammo_Counter_Pin;
 80022fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002302:	2300      	movs	r3, #0
 8002304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002306:	2301      	movs	r3, #1
 8002308:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Ammo_Counter_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 031c 	add.w	r3, r7, #28
 800230e:	4619      	mov	r1, r3
 8002310:	480d      	ldr	r0, [pc, #52]	; (8002348 <MX_GPIO_Init+0x164>)
 8002312:	f002 ffcb 	bl	80052ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 8002316:	2301      	movs	r3, #1
 8002318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231a:	2301      	movs	r3, #1
 800231c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800231e:	2301      	movs	r3, #1
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002322:	2303      	movs	r3, #3
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4806      	ldr	r0, [pc, #24]	; (8002348 <MX_GPIO_Init+0x164>)
 800232e:	f002 ffbd 	bl	80052ac <HAL_GPIO_Init>

}
 8002332:	bf00      	nop
 8002334:	3730      	adds	r7, #48	; 0x30
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40023800 	.word	0x40023800
 8002340:	40021c00 	.word	0x40021c00
 8002344:	40020000 	.word	0x40020000
 8002348:	40020400 	.word	0x40020400

0800234c <KalmanFilter_Init>:
#include "kalman.h"
void KalmanFilter_Init(Kalman_TypeDef *klm_typedef)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	klm_typedef->K = 0;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	611a      	str	r2, [r3, #16]
	klm_typedef->Q = 0.01;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a0b      	ldr	r2, [pc, #44]	; (800238c <KalmanFilter_Init+0x40>)
 8002360:	605a      	str	r2, [r3, #4]
	klm_typedef->R = 0.3;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <KalmanFilter_Init+0x44>)
 8002366:	601a      	str	r2, [r3, #0]
	klm_typedef->p_now = 0;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	60da      	str	r2, [r3, #12]
	klm_typedef->p_past = 0;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	609a      	str	r2, [r3, #8]
	klm_typedef->output_Max = 40;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a06      	ldr	r2, [pc, #24]	; (8002394 <KalmanFilter_Init+0x48>)
 800237c:	619a      	str	r2, [r3, #24]
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	3c23d70a 	.word	0x3c23d70a
 8002390:	3e99999a 	.word	0x3e99999a
 8002394:	42200000 	.word	0x42200000

08002398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800239c:	f001 fa42 	bl	8003824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023a0:	f000 f86e 	bl	8002480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023a4:	f7ff ff1e 	bl	80021e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80023a8:	f7ff fc1e 	bl	8001be8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80023ac:	f001 f8de 	bl	800356c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80023b0:	f7ff f95c 	bl	800166c <MX_CAN1_Init>
  MX_TIM1_Init();
 80023b4:	f000 feea 	bl	800318c <MX_TIM1_Init>
  MX_TIM5_Init();
 80023b8:	f000 ff94 	bl	80032e4 <MX_TIM5_Init>
  MX_SPI1_Init();
 80023bc:	f000 fcc6 	bl	8002d4c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 80023c0:	f001 f8fe 	bl	80035c0 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80023c4:	f000 f8c6 	bl	8002554 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Can_MessageConfig();
 80023c8:	f7ff f9ee 	bl	80017a8 <Can_MessageConfig>
  Can_Filter1Config();
 80023cc:	f7ff fa90 	bl	80018f0 <Can_Filter1Config>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80023d0:	2102      	movs	r1, #2
 80023d2:	4821      	ldr	r0, [pc, #132]	; (8002458 <main+0xc0>)
 80023d4:	f001 fe99 	bl	800410a <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan1);
 80023d8:	481f      	ldr	r0, [pc, #124]	; (8002458 <main+0xc0>)
 80023da:	f001 fc65 	bl	8003ca8 <HAL_CAN_Start>
  PID_Clear(&PID_Motor_Speed[0]);
 80023de:	481f      	ldr	r0, [pc, #124]	; (800245c <main+0xc4>)
 80023e0:	f000 f9f8 	bl	80027d4 <PID_Clear>
  PID_Clear(&PID_Motor_Angle[0]);
 80023e4:	481e      	ldr	r0, [pc, #120]	; (8002460 <main+0xc8>)
 80023e6:	f000 f9f5 	bl	80027d4 <PID_Clear>
  PID_Init();
 80023ea:	f000 f90b 	bl	8002604 <PID_Init>
  KalmanFilter_Init(&Klm_Motor[0]);
 80023ee:	481d      	ldr	r0, [pc, #116]	; (8002464 <main+0xcc>)
 80023f0:	f7ff ffac 	bl	800234c <KalmanFilter_Init>
  PWM_Init();
 80023f4:	f000 f8ba 	bl	800256c <PWM_Init>
  BMI088_init();
 80023f8:	f7ff f90c 	bl	8001614 <BMI088_init>
  Motor[Motor_Yaw_ID].target_angle = 6144;
 80023fc:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <main+0xd0>)
 80023fe:	4a1b      	ldr	r2, [pc, #108]	; (800246c <main+0xd4>)
 8002400:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  Motor[Motor_Pitch_ID].target_angle = 3300;
 8002404:	4b18      	ldr	r3, [pc, #96]	; (8002468 <main+0xd0>)
 8002406:	4a1a      	ldr	r2, [pc, #104]	; (8002470 <main+0xd8>)
 8002408:	675a      	str	r2, [r3, #116]	; 0x74
  Motor[Motor_Yaw_ID].target_speed = 0;
 800240a:	4b17      	ldr	r3, [pc, #92]	; (8002468 <main+0xd0>)
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化DMA
 8002414:	2212      	movs	r2, #18
 8002416:	4917      	ldr	r1, [pc, #92]	; (8002474 <main+0xdc>)
 8002418:	4817      	ldr	r0, [pc, #92]	; (8002478 <main+0xe0>)
 800241a:	f005 fe62 	bl	80080e2 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <main+0xe0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	4b14      	ldr	r3, [pc, #80]	; (8002478 <main+0xe0>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0210 	orr.w	r2, r2, #16
 800242c:	60da      	str	r2, [r3, #12]
  HAL_Delay(1000);
 800242e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002432:	f001 fa39 	bl	80038a8 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002436:	f006 ffbb 	bl	80093b0 <osKernelInitialize>
  MX_FREERTOS_Init();
 800243a:	f7ff fbf5 	bl	8001c28 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800243e:	f006 ffdb 	bl	80093f8 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8002442:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002446:	480d      	ldr	r0, [pc, #52]	; (800247c <main+0xe4>)
 8002448:	f003 f8fd 	bl	8005646 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800244c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002450:	f001 fa2a 	bl	80038a8 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8002454:	e7f5      	b.n	8002442 <main+0xaa>
 8002456:	bf00      	nop
 8002458:	200003d0 	.word	0x200003d0
 800245c:	200004c4 	.word	0x200004c4
 8002460:	20000644 	.word	0x20000644
 8002464:	2000041c 	.word	0x2000041c
 8002468:	200007c4 	.word	0x200007c4
 800246c:	45c00000 	.word	0x45c00000
 8002470:	454e4000 	.word	0x454e4000
 8002474:	2000087c 	.word	0x2000087c
 8002478:	20000a04 	.word	0x20000a04
 800247c:	40021c00 	.word	0x40021c00

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b094      	sub	sp, #80	; 0x50
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	2230      	movs	r2, #48	; 0x30
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f009 fd40 	bl	800bf14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	4b28      	ldr	r3, [pc, #160]	; (800254c <SystemClock_Config+0xcc>)
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	4a27      	ldr	r2, [pc, #156]	; (800254c <SystemClock_Config+0xcc>)
 80024ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b2:	6413      	str	r3, [r2, #64]	; 0x40
 80024b4:	4b25      	ldr	r3, [pc, #148]	; (800254c <SystemClock_Config+0xcc>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	4b22      	ldr	r3, [pc, #136]	; (8002550 <SystemClock_Config+0xd0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a21      	ldr	r2, [pc, #132]	; (8002550 <SystemClock_Config+0xd0>)
 80024ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <SystemClock_Config+0xd0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024dc:	2301      	movs	r3, #1
 80024de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e6:	2302      	movs	r3, #2
 80024e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80024f0:	2306      	movs	r3, #6
 80024f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 80024f4:	23a0      	movs	r3, #160	; 0xa0
 80024f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024f8:	2302      	movs	r3, #2
 80024fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024fc:	2304      	movs	r3, #4
 80024fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002500:	f107 0320 	add.w	r3, r7, #32
 8002504:	4618      	mov	r0, r3
 8002506:	f003 f8b9 	bl	800567c <HAL_RCC_OscConfig>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002510:	f000 f872 	bl	80025f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002514:	230f      	movs	r3, #15
 8002516:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002518:	2302      	movs	r3, #2
 800251a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002520:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002524:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800252a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	2105      	movs	r1, #5
 8002532:	4618      	mov	r0, r3
 8002534:	f003 fb1a 	bl	8005b6c <HAL_RCC_ClockConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800253e:	f000 f85b 	bl	80025f8 <Error_Handler>
  }
}
 8002542:	bf00      	nop
 8002544:	3750      	adds	r7, #80	; 0x50
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40007000 	.word	0x40007000

08002554 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 8002558:	2200      	movs	r2, #0
 800255a:	2106      	movs	r1, #6
 800255c:	2027      	movs	r0, #39	; 0x27
 800255e:	f002 f8e1 	bl	8004724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002562:	2027      	movs	r0, #39	; 0x27
 8002564:	f002 f8fa 	bl	800475c <HAL_NVIC_EnableIRQ>
}
 8002568:	bf00      	nop
 800256a:	bd80      	pop	{r7, pc}

0800256c <PWM_Init>:

/* USER CODE BEGIN 4 */


void PWM_Init()
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim1);
 8002570:	4817      	ldr	r0, [pc, #92]	; (80025d0 <PWM_Init+0x64>)
 8002572:	f004 fc31 	bl	8006dd8 <HAL_TIM_Base_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002576:	2100      	movs	r1, #0
 8002578:	4815      	ldr	r0, [pc, #84]	; (80025d0 <PWM_Init+0x64>)
 800257a:	f004 fd5f 	bl	800703c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800257e:	2104      	movs	r1, #4
 8002580:	4813      	ldr	r0, [pc, #76]	; (80025d0 <PWM_Init+0x64>)
 8002582:	f004 fd5b 	bl	800703c <HAL_TIM_PWM_Start>
//	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
//	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
//
	  HAL_Delay(100);
 8002586:	2064      	movs	r0, #100	; 0x64
 8002588:	f001 f98e 	bl	80038a8 <HAL_Delay>
//void SPEED_INIT(int speed){
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 800258c:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <PWM_Init+0x64>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002594:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1650);
 8002596:	f240 6072 	movw	r0, #1650	; 0x672
 800259a:	f001 f985 	bl	80038a8 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800259e:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <PWM_Init+0x64>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025a6:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(1650);
 80025a8:	f240 6072 	movw	r0, #1650	; 0x672
 80025ac:	f001 f97c 	bl	80038a8 <HAL_Delay>
//}
//void SPEED_SET(int speed){//速度极限�???????1999，但是禁止如此使用，极易损坏发射管，曾经测试的时候一次发射就打废�???????对摩擦轮了且造成了钢板损坏，�???????以�?�度建议�???????1001~1600左右�???????
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1200);
 80025b0:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <PWM_Init+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80025b8:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1200);
 80025ba:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <PWM_Init+0x64>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80025c2:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(500);
 80025c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025c8:	f001 f96e 	bl	80038a8 <HAL_Delay>
//	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
//	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
//	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
//	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000930 	.word	0x20000930

080025d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d101      	bne.n	80025ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025e6:	f001 f93f 	bl	8003868 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40001000 	.word	0x40001000

080025f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025fc:	b672      	cpsid	i
}
 80025fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002600:	e7fe      	b.n	8002600 <Error_Handler+0x8>
	...

08002604 <PID_Init>:
									{ 1 , 1 , 1 , 300, 500},
									{ 0.1 , 0 , 2 , 150, 10000},
									{ 0.1 , 0 , 2 , 150, 10000},
									{ 1 , 1 , 1 , 300, 500}};// PID角度环参数
void PID_Init()
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
	for(int i=0;i<8;i++)
 800260a:	2300      	movs	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	e064      	b.n	80026da <PID_Init+0xd6>
	{
		PID_Motor_Speed[i].Kp = PID_SpeedCtrl_Config[i][0];
 8002610:	496c      	ldr	r1, [pc, #432]	; (80027c4 <PID_Init+0x1c0>)
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	6819      	ldr	r1, [r3, #0]
 8002620:	4869      	ldr	r0, [pc, #420]	; (80027c8 <PID_Init+0x1c4>)
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4413      	add	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	4403      	add	r3, r0
 800262e:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Ki = PID_SpeedCtrl_Config[i][1];
 8002630:	4964      	ldr	r1, [pc, #400]	; (80027c4 <PID_Init+0x1c0>)
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3304      	adds	r3, #4
 8002640:	6819      	ldr	r1, [r3, #0]
 8002642:	4861      	ldr	r0, [pc, #388]	; (80027c8 <PID_Init+0x1c4>)
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	4403      	add	r3, r0
 8002650:	3304      	adds	r3, #4
 8002652:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Kd = PID_SpeedCtrl_Config[i][2];
 8002654:	495b      	ldr	r1, [pc, #364]	; (80027c4 <PID_Init+0x1c0>)
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	4613      	mov	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	3308      	adds	r3, #8
 8002664:	6819      	ldr	r1, [r3, #0]
 8002666:	4858      	ldr	r0, [pc, #352]	; (80027c8 <PID_Init+0x1c4>)
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	4403      	add	r3, r0
 8002674:	3308      	adds	r3, #8
 8002676:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Output_Max = PID_SpeedCtrl_Config[i][3];
 8002678:	4952      	ldr	r1, [pc, #328]	; (80027c4 <PID_Init+0x1c0>)
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	330c      	adds	r3, #12
 8002688:	6819      	ldr	r1, [r3, #0]
 800268a:	484f      	ldr	r0, [pc, #316]	; (80027c8 <PID_Init+0x1c4>)
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	4613      	mov	r3, r2
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	4413      	add	r3, r2
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	4403      	add	r3, r0
 8002698:	3324      	adds	r3, #36	; 0x24
 800269a:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Err_sum_Max = PID_SpeedCtrl_Config[i][4];
 800269c:	4949      	ldr	r1, [pc, #292]	; (80027c4 <PID_Init+0x1c0>)
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3310      	adds	r3, #16
 80026ac:	6819      	ldr	r1, [r3, #0]
 80026ae:	4846      	ldr	r0, [pc, #280]	; (80027c8 <PID_Init+0x1c4>)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	4413      	add	r3, r2
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	4403      	add	r3, r0
 80026bc:	3328      	adds	r3, #40	; 0x28
 80026be:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].PID_Type = Speed;
 80026c0:	4941      	ldr	r1, [pc, #260]	; (80027c8 <PID_Init+0x1c4>)
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	011b      	lsls	r3, r3, #4
 80026cc:	440b      	add	r3, r1
 80026ce:	332c      	adds	r3, #44	; 0x2c
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3301      	adds	r3, #1
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b07      	cmp	r3, #7
 80026de:	dd97      	ble.n	8002610 <PID_Init+0xc>
	}
	for(int i=0;i<8;i++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	603b      	str	r3, [r7, #0]
 80026e4:	e064      	b.n	80027b0 <PID_Init+0x1ac>
	{
		PID_Motor_Angle[i].Kp = PID_AngleCtrl_Config[i][0];
 80026e6:	4939      	ldr	r1, [pc, #228]	; (80027cc <PID_Init+0x1c8>)
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	440b      	add	r3, r1
 80026f4:	6819      	ldr	r1, [r3, #0]
 80026f6:	4836      	ldr	r0, [pc, #216]	; (80027d0 <PID_Init+0x1cc>)
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	4403      	add	r3, r0
 8002704:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Ki = PID_AngleCtrl_Config[i][1];
 8002706:	4931      	ldr	r1, [pc, #196]	; (80027cc <PID_Init+0x1c8>)
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	440b      	add	r3, r1
 8002714:	3304      	adds	r3, #4
 8002716:	6819      	ldr	r1, [r3, #0]
 8002718:	482d      	ldr	r0, [pc, #180]	; (80027d0 <PID_Init+0x1cc>)
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	4403      	add	r3, r0
 8002726:	3304      	adds	r3, #4
 8002728:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Kd = PID_AngleCtrl_Config[i][2];
 800272a:	4928      	ldr	r1, [pc, #160]	; (80027cc <PID_Init+0x1c8>)
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	440b      	add	r3, r1
 8002738:	3308      	adds	r3, #8
 800273a:	6819      	ldr	r1, [r3, #0]
 800273c:	4824      	ldr	r0, [pc, #144]	; (80027d0 <PID_Init+0x1cc>)
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	4613      	mov	r3, r2
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	4413      	add	r3, r2
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	4403      	add	r3, r0
 800274a:	3308      	adds	r3, #8
 800274c:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Output_Max = PID_AngleCtrl_Config[i][3];
 800274e:	491f      	ldr	r1, [pc, #124]	; (80027cc <PID_Init+0x1c8>)
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	330c      	adds	r3, #12
 800275e:	6819      	ldr	r1, [r3, #0]
 8002760:	481b      	ldr	r0, [pc, #108]	; (80027d0 <PID_Init+0x1cc>)
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	4613      	mov	r3, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4413      	add	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	4403      	add	r3, r0
 800276e:	3324      	adds	r3, #36	; 0x24
 8002770:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Err_sum_Max = PID_AngleCtrl_Config[i][4];
 8002772:	4916      	ldr	r1, [pc, #88]	; (80027cc <PID_Init+0x1c8>)
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	4613      	mov	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	440b      	add	r3, r1
 8002780:	3310      	adds	r3, #16
 8002782:	6819      	ldr	r1, [r3, #0]
 8002784:	4812      	ldr	r0, [pc, #72]	; (80027d0 <PID_Init+0x1cc>)
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	4613      	mov	r3, r2
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	4413      	add	r3, r2
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	4403      	add	r3, r0
 8002792:	3328      	adds	r3, #40	; 0x28
 8002794:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].PID_Type = Angle;
 8002796:	490e      	ldr	r1, [pc, #56]	; (80027d0 <PID_Init+0x1cc>)
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	4413      	add	r3, r2
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	440b      	add	r3, r1
 80027a4:	332c      	adds	r3, #44	; 0x2c
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	3301      	adds	r3, #1
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2b07      	cmp	r3, #7
 80027b4:	dd97      	ble.n	80026e6 <PID_Init+0xe2>
	}
}
 80027b6:	bf00      	nop
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	20000000 	.word	0x20000000
 80027c8:	200004c4 	.word	0x200004c4
 80027cc:	200000a0 	.word	0x200000a0
 80027d0:	20000644 	.word	0x20000644

080027d4 <PID_Clear>:
void PID_Clear(PID_TypeDef *hpid)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	hpid->Err_former = 0;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f04f 0200 	mov.w	r2, #0
 80027e2:	60da      	str	r2, [r3, #12]
	hpid->Err_last = 0;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
	hpid->Err_now = 0;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	615a      	str	r2, [r3, #20]
	hpid->Output = 0;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f04f 0200 	mov.w	r2, #0
 80027fa:	621a      	str	r2, [r3, #32]
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <PID_Origin>:
void PID_Origin(PID_TypeDef *hpid, float val_now, float target_now)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	ed87 0a02 	vstr	s0, [r7, #8]
 8002814:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_now - val_now > 4096) val_now += 8192;
 8002818:	ed97 7a01 	vldr	s14, [r7, #4]
 800281c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002820:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002824:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80029b0 <PID_Origin+0x1a8>
 8002828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800282c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002830:	dd07      	ble.n	8002842 <PID_Origin+0x3a>
 8002832:	edd7 7a02 	vldr	s15, [r7, #8]
 8002836:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80029b4 <PID_Origin+0x1ac>
 800283a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800283e:	edc7 7a02 	vstr	s15, [r7, #8]
	if(val_now - target_now > 4096) val_now -= 8192;
 8002842:	ed97 7a02 	vldr	s14, [r7, #8]
 8002846:	edd7 7a01 	vldr	s15, [r7, #4]
 800284a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800284e:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80029b0 <PID_Origin+0x1a8>
 8002852:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285a:	dd07      	ble.n	800286c <PID_Origin+0x64>
 800285c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002860:	ed9f 7a54 	vldr	s14, [pc, #336]	; 80029b4 <PID_Origin+0x1ac>
 8002864:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002868:	edc7 7a02 	vstr	s15, [r7, #8]
	switch(hpid->PID_Type)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <PID_Origin+0x72>
 8002874:	2b01      	cmp	r3, #1
 8002876:	d00c      	beq.n	8002892 <PID_Origin+0x8a>
 8002878:	e014      	b.n	80028a4 <PID_Origin+0x9c>
	{
	case Speed:
		hpid->Err_now = 2*target_now - val_now;
 800287a:	edd7 7a01 	vldr	s15, [r7, #4]
 800287e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002882:	edd7 7a02 	vldr	s15, [r7, #8]
 8002886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	edc3 7a05 	vstr	s15, [r3, #20]
		break;
 8002890:	e008      	b.n	80028a4 <PID_Origin+0x9c>
	case Angle:
		hpid->Err_now = target_now - val_now;
 8002892:	ed97 7a01 	vldr	s14, [r7, #4]
 8002896:	edd7 7a02 	vldr	s15, [r7, #8]
 800289a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	hpid->Err_sum += hpid->Err_now;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80028b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	edc3 7a06 	vstr	s15, [r3, #24]
    if(hpid->Err_sum < -hpid->Err_sum_Max) hpid->Err_sum = -hpid->Err_sum_Max;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	ed93 7a06 	vldr	s14, [r3, #24]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80028c6:	eef1 7a67 	vneg.f32	s15, s15
 80028ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d2:	d507      	bpl.n	80028e4 <PID_Origin+0xdc>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80028da:	eef1 7a67 	vneg.f32	s15, s15
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	edc3 7a06 	vstr	s15, [r3, #24]
	if(hpid->Err_sum > hpid->Err_sum_Max) hpid->Err_sum = hpid->Err_sum_Max;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80028f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f8:	dd03      	ble.n	8002902 <PID_Origin+0xfa>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	619a      	str	r2, [r3, #24]

	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	ed93 7a00 	vldr	s14, [r3]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	edd3 7a05 	vldr	s15, [r3, #20]
 800290e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	edd3 6a01 	vldr	s13, [r3, #4]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	edd3 7a06 	vldr	s15, [r3, #24]
 800291e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002922:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (hpid->Kd)*(hpid->Err_now - hpid->Err_last);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	edd3 6a02 	vldr	s13, [r3, #8]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	ed93 6a05 	vldr	s12, [r3, #20]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	edd3 7a04 	vldr	s15, [r3, #16]
 8002938:	ee76 7a67 	vsub.f32	s15, s12, s15
 800293c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002940:	ee77 7a27 	vadd.f32	s15, s14, s15
	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	edc3 7a08 	vstr	s15, [r3, #32]
    if(hpid->Output > hpid->Output_Max)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	ed93 7a08 	vldr	s14, [r3, #32]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002956:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	dd03      	ble.n	8002968 <PID_Origin+0x160>
		hpid->Output = hpid->Output_Max;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max )
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	ed93 7a08 	vldr	s14, [r3, #32]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002974:	eef1 7a67 	vneg.f32	s15, s15
 8002978:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800297c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002980:	d507      	bpl.n	8002992 <PID_Origin+0x18a>
		hpid->Output = -hpid->Output_Max;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002988:	eef1 7a67 	vneg.f32	s15, s15
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	edc3 7a08 	vstr	s15, [r3, #32]

	hpid->Err_former = hpid->Err_last;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	60da      	str	r2, [r3, #12]
	hpid->Err_last = hpid->Err_now;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	611a      	str	r2, [r3, #16]
}
 80029a2:	bf00      	nop
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	45800000 	.word	0x45800000
 80029b4:	46000000 	.word	0x46000000

080029b8 <PID_Incr>:

void PID_Incr(PID_TypeDef *hpid, float val_now, float target_now)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80029c4:	edc7 0a01 	vstr	s1, [r7, #4]
	hpid->Err_now = target_now - val_now;
 80029c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80029cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	edc3 7a05 	vstr	s15, [r3, #20]
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	ed93 7a00 	vldr	s14, [r3]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	edd3 6a05 	vldr	s13, [r3, #20]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80029ec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	edd3 6a01 	vldr	s13, [r3, #4]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a04:	ee37 7a27 	vadd.f32	s14, s14, s15
    		+ hpid->Kd*(hpid->Err_now - hpid->Err_last - hpid->Err_diff);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	ed93 6a05 	vldr	s12, [r3, #20]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a24:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	edc3 7a08 	vstr	s15, [r3, #32]
	if(hpid->Output > hpid->Output_Max) hpid->Output = hpid->Output_Max;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	ed93 7a08 	vldr	s14, [r3, #32]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4a:	dd03      	ble.n	8002a54 <PID_Incr+0x9c>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max) hpid->Output = -hpid->Output_Max;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	ed93 7a08 	vldr	s14, [r3, #32]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a60:	eef1 7a67 	vneg.f32	s15, s15
 8002a64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	d507      	bpl.n	8002a7e <PID_Incr+0xc6>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a74:	eef1 7a67 	vneg.f32	s15, s15
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	edc3 7a08 	vstr	s15, [r3, #32]
	hpid->Err_diff = hpid->Err_now - hpid->Err_last;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	edc3 7a07 	vstr	s15, [r3, #28]
	hpid->Err_last = hpid->Err_now;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	695a      	ldr	r2, [r3, #20]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	611a      	str	r2, [r3, #16]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_UART_RxCpltCallback>:
#include "main.h"
#include "string.h"
RC_Ctl_t RC_Ctl;
uint8_t RC_buff[18];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a74      	ldr	r2, [pc, #464]	; (8002c88 <HAL_UART_RxCpltCallback+0x1e0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	f040 813e 	bne.w	8002d38 <HAL_UART_RxCpltCallback+0x290>
	{
		RC_Ctl.rc.ch1 = (RC_buff[0] | RC_buff[1] << 8) & 0x07FF;
 8002abc:	4b73      	ldr	r3, [pc, #460]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	b21a      	sxth	r2, r3
 8002ac2:	4b72      	ldr	r3, [pc, #456]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002ac4:	785b      	ldrb	r3, [r3, #1]
 8002ac6:	021b      	lsls	r3, r3, #8
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b21b      	sxth	r3, r3
 8002ace:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ad2:	b21a      	sxth	r2, r3
 8002ad4:	4b6e      	ldr	r3, [pc, #440]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002ad6:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch1 -= 1024;
 8002ad8:	4b6d      	ldr	r3, [pc, #436]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002ada:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	b21a      	sxth	r2, r3
 8002ae8:	4b69      	ldr	r3, [pc, #420]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002aea:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch2 = (RC_buff[1] >> 3 | RC_buff[2] << 5) & 0x07FF;
 8002aec:	4b67      	ldr	r3, [pc, #412]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002aee:	785b      	ldrb	r3, [r3, #1]
 8002af0:	08db      	lsrs	r3, r3, #3
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	b21a      	sxth	r2, r3
 8002af6:	4b65      	ldr	r3, [pc, #404]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002af8:	789b      	ldrb	r3, [r3, #2]
 8002afa:	015b      	lsls	r3, r3, #5
 8002afc:	b21b      	sxth	r3, r3
 8002afe:	4313      	orrs	r3, r2
 8002b00:	b21b      	sxth	r3, r3
 8002b02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b06:	b21a      	sxth	r2, r3
 8002b08:	4b61      	ldr	r3, [pc, #388]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b0a:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch2 -= 1024;
 8002b0c:	4b60      	ldr	r3, [pc, #384]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b0e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	b21a      	sxth	r2, r3
 8002b1c:	4b5c      	ldr	r3, [pc, #368]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b1e:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch3 = (RC_buff[2] >> 6 | RC_buff[3] << 2 | RC_buff[4] << 10) & 0x07FF;
 8002b20:	4b5a      	ldr	r3, [pc, #360]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002b22:	789b      	ldrb	r3, [r3, #2]
 8002b24:	099b      	lsrs	r3, r3, #6
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	b21a      	sxth	r2, r3
 8002b2a:	4b58      	ldr	r3, [pc, #352]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002b2c:	78db      	ldrb	r3, [r3, #3]
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	b21b      	sxth	r3, r3
 8002b32:	4313      	orrs	r3, r2
 8002b34:	b21a      	sxth	r2, r3
 8002b36:	4b55      	ldr	r3, [pc, #340]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	029b      	lsls	r3, r3, #10
 8002b3c:	b21b      	sxth	r3, r3
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	b21b      	sxth	r3, r3
 8002b42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	4b51      	ldr	r3, [pc, #324]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b4a:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch3 -= 1024;
 8002b4c:	4b50      	ldr	r3, [pc, #320]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	b21a      	sxth	r2, r3
 8002b5c:	4b4c      	ldr	r3, [pc, #304]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b5e:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch4 = (RC_buff[4] >> 1 | RC_buff[5] << 7) & 0x07FF;
 8002b60:	4b4a      	ldr	r3, [pc, #296]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002b62:	791b      	ldrb	r3, [r3, #4]
 8002b64:	085b      	lsrs	r3, r3, #1
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	b21a      	sxth	r2, r3
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002b6c:	795b      	ldrb	r3, [r3, #5]
 8002b6e:	01db      	lsls	r3, r3, #7
 8002b70:	b21b      	sxth	r3, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	b21b      	sxth	r3, r3
 8002b76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b7a:	b21a      	sxth	r2, r3
 8002b7c:	4b44      	ldr	r3, [pc, #272]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b7e:	80da      	strh	r2, [r3, #6]
		RC_Ctl.rc.ch4 -= 1024;
 8002b80:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b82:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	b21a      	sxth	r2, r3
 8002b90:	4b3f      	ldr	r3, [pc, #252]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b92:	80da      	strh	r2, [r3, #6]
	    /* prevent remote control zero deviation */
	    if (RC_Ctl.rc.ch1 <= 5 && RC_Ctl.rc.ch1 >= -5)
 8002b94:	4b3e      	ldr	r3, [pc, #248]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002b96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b9a:	2b05      	cmp	r3, #5
 8002b9c:	dc08      	bgt.n	8002bb0 <HAL_UART_RxCpltCallback+0x108>
 8002b9e:	4b3c      	ldr	r3, [pc, #240]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002ba0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba4:	f113 0f05 	cmn.w	r3, #5
 8002ba8:	db02      	blt.n	8002bb0 <HAL_UART_RxCpltCallback+0x108>
	    {
	    	RC_Ctl.rc.ch1 = 0;
 8002baa:	4b39      	ldr	r3, [pc, #228]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	801a      	strh	r2, [r3, #0]
	    }
	    if (RC_Ctl.rc.ch2 <= 5 && RC_Ctl.rc.ch2 >= -5)
 8002bb0:	4b37      	ldr	r3, [pc, #220]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bb2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bb6:	2b05      	cmp	r3, #5
 8002bb8:	dc08      	bgt.n	8002bcc <HAL_UART_RxCpltCallback+0x124>
 8002bba:	4b35      	ldr	r3, [pc, #212]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bc0:	f113 0f05 	cmn.w	r3, #5
 8002bc4:	db02      	blt.n	8002bcc <HAL_UART_RxCpltCallback+0x124>
	    {
	    	RC_Ctl.rc.ch2 = 0;
 8002bc6:	4b32      	ldr	r3, [pc, #200]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	805a      	strh	r2, [r3, #2]
	    }
	    if (RC_Ctl.rc.ch3 <= 5 && RC_Ctl.rc.ch3 >= -5)
 8002bcc:	4b30      	ldr	r3, [pc, #192]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002bd2:	2b05      	cmp	r3, #5
 8002bd4:	dc08      	bgt.n	8002be8 <HAL_UART_RxCpltCallback+0x140>
 8002bd6:	4b2e      	ldr	r3, [pc, #184]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bd8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002bdc:	f113 0f05 	cmn.w	r3, #5
 8002be0:	db02      	blt.n	8002be8 <HAL_UART_RxCpltCallback+0x140>
	    {
	    	RC_Ctl.rc.ch3 = 0;
 8002be2:	4b2b      	ldr	r3, [pc, #172]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	809a      	strh	r2, [r3, #4]
	    }
	    if (RC_Ctl.rc.ch4 <= 5 && RC_Ctl.rc.ch4 >= -5)
 8002be8:	4b29      	ldr	r3, [pc, #164]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bea:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002bee:	2b05      	cmp	r3, #5
 8002bf0:	dc08      	bgt.n	8002c04 <HAL_UART_RxCpltCallback+0x15c>
 8002bf2:	4b27      	ldr	r3, [pc, #156]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002bf4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002bf8:	f113 0f05 	cmn.w	r3, #5
 8002bfc:	db02      	blt.n	8002c04 <HAL_UART_RxCpltCallback+0x15c>
	    {
	    	RC_Ctl.rc.ch4 = 0;
 8002bfe:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	80da      	strh	r2, [r3, #6]
	    }

	    RC_Ctl.rc.sw1 = ((RC_buff[5] >> 4) & 0x000C) >> 2;
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002c06:	795b      	ldrb	r3, [r3, #5]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	109b      	asrs	r3, r3, #2
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c18:	721a      	strb	r2, [r3, #8]
	    RC_Ctl.rc.sw2 = (RC_buff[5] >> 4) & 0x0003;
 8002c1a:	4b1c      	ldr	r3, [pc, #112]	; (8002c8c <HAL_UART_RxCpltCallback+0x1e4>)
 8002c1c:	795b      	ldrb	r3, [r3, #5]
 8002c1e:	091b      	lsrs	r3, r3, #4
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	4b19      	ldr	r3, [pc, #100]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c2a:	725a      	strb	r2, [r3, #9]
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 8002c2c:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bfb8      	it	lt
 8002c36:	425b      	neglt	r3, r3
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8002c3e:	d81d      	bhi.n	8002c7c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c42:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	bfb8      	it	lt
 8002c4a:	425b      	neglt	r3, r3
 8002c4c:	b29b      	uxth	r3, r3
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 8002c4e:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8002c52:	d813      	bhi.n	8002c7c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8002c54:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c56:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bfb8      	it	lt
 8002c5e:	425b      	neglt	r3, r3
 8002c60:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8002c62:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8002c66:	d809      	bhi.n	8002c7c <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch4) > 660))
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c6a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	bfb8      	it	lt
 8002c72:	425b      	neglt	r3, r3
 8002c74:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8002c76:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8002c7a:	d90b      	bls.n	8002c94 <HAL_UART_RxCpltCallback+0x1ec>
	    {
	        memset(&RC_Ctl, 0, sizeof(RC_Ctl));
 8002c7c:	2216      	movs	r2, #22
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4803      	ldr	r0, [pc, #12]	; (8002c90 <HAL_UART_RxCpltCallback+0x1e8>)
 8002c82:	f009 f947 	bl	800bf14 <memset>
	        return ;
 8002c86:	e057      	b.n	8002d38 <HAL_UART_RxCpltCallback+0x290>
 8002c88:	40004800 	.word	0x40004800
 8002c8c:	2000087c 	.word	0x2000087c
 8002c90:	20000864 	.word	0x20000864
	    }

	    RC_Ctl.rc.mouse.x = RC_buff[6] | (RC_buff[7] << 8); // x axis
 8002c94:	4b2a      	ldr	r3, [pc, #168]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002c96:	799b      	ldrb	r3, [r3, #6]
 8002c98:	b21a      	sxth	r2, r3
 8002c9a:	4b29      	ldr	r3, [pc, #164]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002c9c:	79db      	ldrb	r3, [r3, #7]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002ca8:	815a      	strh	r2, [r3, #10]
	    RC_Ctl.rc.mouse.y = RC_buff[8] | (RC_buff[9] << 8);
 8002caa:	4b25      	ldr	r3, [pc, #148]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cac:	7a1b      	ldrb	r3, [r3, #8]
 8002cae:	b21a      	sxth	r2, r3
 8002cb0:	4b23      	ldr	r3, [pc, #140]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cb2:	7a5b      	ldrb	r3, [r3, #9]
 8002cb4:	021b      	lsls	r3, r3, #8
 8002cb6:	b21b      	sxth	r3, r3
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b21a      	sxth	r2, r3
 8002cbc:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002cbe:	819a      	strh	r2, [r3, #12]
	    RC_Ctl.rc.mouse.z = RC_buff[10] | (RC_buff[11] << 8);
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cc2:	7a9b      	ldrb	r3, [r3, #10]
 8002cc4:	b21a      	sxth	r2, r3
 8002cc6:	4b1e      	ldr	r3, [pc, #120]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cc8:	7adb      	ldrb	r3, [r3, #11]
 8002cca:	021b      	lsls	r3, r3, #8
 8002ccc:	b21b      	sxth	r3, r3
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	b21a      	sxth	r2, r3
 8002cd2:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002cd4:	81da      	strh	r2, [r3, #14]

	    RC_Ctl.rc.mouse.l = RC_buff[12];
 8002cd6:	4b1a      	ldr	r3, [pc, #104]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cd8:	7b1a      	ldrb	r2, [r3, #12]
 8002cda:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002cdc:	741a      	strb	r2, [r3, #16]
	    RC_Ctl.rc.mouse.r = RC_buff[13];
 8002cde:	4b18      	ldr	r3, [pc, #96]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002ce0:	7b5a      	ldrb	r2, [r3, #13]
 8002ce2:	4b18      	ldr	r3, [pc, #96]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002ce4:	745a      	strb	r2, [r3, #17]

	    RC_Ctl.rc.kb.key_code = RC_buff[14] | RC_buff[15] << 8; // key borad code
 8002ce6:	4b16      	ldr	r3, [pc, #88]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002ce8:	7b9b      	ldrb	r3, [r3, #14]
 8002cea:	b21a      	sxth	r2, r3
 8002cec:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002cee:	7bdb      	ldrb	r3, [r3, #15]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b21b      	sxth	r3, r3
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002cfc:	825a      	strh	r2, [r3, #18]
	    RC_Ctl.rc.wheel = (RC_buff[16] | RC_buff[17] << 8) - 1024;
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002d00:	7c1b      	ldrb	r3, [r3, #16]
 8002d02:	b21a      	sxth	r2, r3
 8002d04:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002d06:	7c5b      	ldrb	r3, [r3, #17]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	b21b      	sxth	r3, r3
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	b21b      	sxth	r3, r3
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	b21a      	sxth	r2, r3
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_UART_RxCpltCallback+0x29c>)
 8002d1c:	829a      	strh	r2, [r3, #20]
	    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化DMA
 8002d1e:	2212      	movs	r2, #18
 8002d20:	4907      	ldr	r1, [pc, #28]	; (8002d40 <HAL_UART_RxCpltCallback+0x298>)
 8002d22:	4809      	ldr	r0, [pc, #36]	; (8002d48 <HAL_UART_RxCpltCallback+0x2a0>)
 8002d24:	f005 f9dd 	bl	80080e2 <HAL_UART_Receive_DMA>
	    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 8002d28:	4b07      	ldr	r3, [pc, #28]	; (8002d48 <HAL_UART_RxCpltCallback+0x2a0>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <HAL_UART_RxCpltCallback+0x2a0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0210 	orr.w	r2, r2, #16
 8002d36:	60da      	str	r2, [r3, #12]
	}
}
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	2000087c 	.word	0x2000087c
 8002d44:	20000864 	.word	0x20000864
 8002d48:	20000a04 	.word	0x20000a04

08002d4c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d50:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d52:	4a18      	ldr	r2, [pc, #96]	; (8002db4 <MX_SPI1_Init+0x68>)
 8002d54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d56:	4b16      	ldr	r3, [pc, #88]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d5e:	4b14      	ldr	r3, [pc, #80]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d64:	4b12      	ldr	r3, [pc, #72]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002d6a:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002d70:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d76:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d80:	2210      	movs	r2, #16
 8002d82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d84:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d8a:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d90:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d96:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d98:	220a      	movs	r2, #10
 8002d9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d9c:	4804      	ldr	r0, [pc, #16]	; (8002db0 <MX_SPI1_Init+0x64>)
 8002d9e:	f003 f8f7 	bl	8005f90 <HAL_SPI_Init>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002da8:	f7ff fc26 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dac:	bf00      	nop
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000890 	.word	0x20000890
 8002db4:	40013000 	.word	0x40013000

08002db8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	; 0x28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
 8002dce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a2c      	ldr	r2, [pc, #176]	; (8002e88 <HAL_SPI_MspInit+0xd0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d151      	bne.n	8002e7e <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	4b2b      	ldr	r3, [pc, #172]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	4a2a      	ldr	r2, [pc, #168]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002de4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002de8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dea:	4b28      	ldr	r3, [pc, #160]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002df2:	613b      	str	r3, [r7, #16]
 8002df4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	4a23      	ldr	r2, [pc, #140]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002e00:	f043 0302 	orr.w	r3, r3, #2
 8002e04:	6313      	str	r3, [r2, #48]	; 0x30
 8002e06:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	60bb      	str	r3, [r7, #8]
 8002e16:	4b1d      	ldr	r3, [pc, #116]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	4a1c      	ldr	r2, [pc, #112]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	6313      	str	r3, [r2, #48]	; 0x30
 8002e22:	4b1a      	ldr	r3, [pc, #104]	; (8002e8c <HAL_SPI_MspInit+0xd4>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	60bb      	str	r3, [r7, #8]
 8002e2c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8002e2e:	2318      	movs	r3, #24
 8002e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	2302      	movs	r3, #2
 8002e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e3e:	2305      	movs	r3, #5
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e42:	f107 0314 	add.w	r3, r7, #20
 8002e46:	4619      	mov	r1, r3
 8002e48:	4811      	ldr	r0, [pc, #68]	; (8002e90 <HAL_SPI_MspInit+0xd8>)
 8002e4a:	f002 fa2f 	bl	80052ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e4e:	2380      	movs	r3, #128	; 0x80
 8002e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e5e:	2305      	movs	r3, #5
 8002e60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e62:	f107 0314 	add.w	r3, r7, #20
 8002e66:	4619      	mov	r1, r3
 8002e68:	480a      	ldr	r0, [pc, #40]	; (8002e94 <HAL_SPI_MspInit+0xdc>)
 8002e6a:	f002 fa1f 	bl	80052ac <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2106      	movs	r1, #6
 8002e72:	2023      	movs	r0, #35	; 0x23
 8002e74:	f001 fc56 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002e78:	2023      	movs	r0, #35	; 0x23
 8002e7a:	f001 fc6f 	bl	800475c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e7e:	bf00      	nop
 8002e80:	3728      	adds	r7, #40	; 0x28
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40013000 	.word	0x40013000
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40020400 	.word	0x40020400
 8002e94:	40020000 	.word	0x40020000

08002e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	4b1a      	ldr	r3, [pc, #104]	; (8002f0c <HAL_MspInit+0x74>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	4a19      	ldr	r2, [pc, #100]	; (8002f0c <HAL_MspInit+0x74>)
 8002ea8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eac:	6453      	str	r3, [r2, #68]	; 0x44
 8002eae:	4b17      	ldr	r3, [pc, #92]	; (8002f0c <HAL_MspInit+0x74>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb6:	607b      	str	r3, [r7, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	603b      	str	r3, [r7, #0]
 8002ebe:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <HAL_MspInit+0x74>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	4a12      	ldr	r2, [pc, #72]	; (8002f0c <HAL_MspInit+0x74>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eca:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <HAL_MspInit+0x74>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	210f      	movs	r1, #15
 8002eda:	f06f 0001 	mvn.w	r0, #1
 8002ede:	f001 fc21 	bl	8004724 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	2105      	movs	r1, #5
 8002ee6:	2004      	movs	r0, #4
 8002ee8:	f001 fc1c 	bl	8004724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002eec:	2004      	movs	r0, #4
 8002eee:	f001 fc35 	bl	800475c <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2105      	movs	r1, #5
 8002ef6:	2005      	movs	r0, #5
 8002ef8:	f001 fc14 	bl	8004724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002efc:	2005      	movs	r0, #5
 8002efe:	f001 fc2d 	bl	800475c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f02:	bf00      	nop
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800

08002f10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08e      	sub	sp, #56	; 0x38
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	4b33      	ldr	r3, [pc, #204]	; (8002ff4 <HAL_InitTick+0xe4>)
 8002f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f28:	4a32      	ldr	r2, [pc, #200]	; (8002ff4 <HAL_InitTick+0xe4>)
 8002f2a:	f043 0310 	orr.w	r3, r3, #16
 8002f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f30:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <HAL_InitTick+0xe4>)
 8002f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f34:	f003 0310 	and.w	r3, r3, #16
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f3c:	f107 0210 	add.w	r2, r7, #16
 8002f40:	f107 0314 	add.w	r3, r7, #20
 8002f44:	4611      	mov	r1, r2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f002 fff0 	bl	8005f2c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d103      	bne.n	8002f5e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f56:	f002 ffc1 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8002f5a:	6378      	str	r0, [r7, #52]	; 0x34
 8002f5c:	e004      	b.n	8002f68 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f5e:	f002 ffbd 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8002f62:	4603      	mov	r3, r0
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f6a:	4a23      	ldr	r2, [pc, #140]	; (8002ff8 <HAL_InitTick+0xe8>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	0c9b      	lsrs	r3, r3, #18
 8002f72:	3b01      	subs	r3, #1
 8002f74:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002f76:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <HAL_InitTick+0xec>)
 8002f78:	4a21      	ldr	r2, [pc, #132]	; (8003000 <HAL_InitTick+0xf0>)
 8002f7a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002f7c:	4b1f      	ldr	r3, [pc, #124]	; (8002ffc <HAL_InitTick+0xec>)
 8002f7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f82:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002f84:	4a1d      	ldr	r2, [pc, #116]	; (8002ffc <HAL_InitTick+0xec>)
 8002f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f88:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002f8a:	4b1c      	ldr	r3, [pc, #112]	; (8002ffc <HAL_InitTick+0xec>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f90:	4b1a      	ldr	r3, [pc, #104]	; (8002ffc <HAL_InitTick+0xec>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f96:	4b19      	ldr	r3, [pc, #100]	; (8002ffc <HAL_InitTick+0xec>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002f9c:	4817      	ldr	r0, [pc, #92]	; (8002ffc <HAL_InitTick+0xec>)
 8002f9e:	f003 fecb 	bl	8006d38 <HAL_TIM_Base_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002fa8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d11b      	bne.n	8002fe8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002fb0:	4812      	ldr	r0, [pc, #72]	; (8002ffc <HAL_InitTick+0xec>)
 8002fb2:	f003 ff79 	bl	8006ea8 <HAL_TIM_Base_Start_IT>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002fbc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d111      	bne.n	8002fe8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002fc4:	2036      	movs	r0, #54	; 0x36
 8002fc6:	f001 fbc9 	bl	800475c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b0f      	cmp	r3, #15
 8002fce:	d808      	bhi.n	8002fe2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	2036      	movs	r0, #54	; 0x36
 8002fd6:	f001 fba5 	bl	8004724 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fda:	4a0a      	ldr	r2, [pc, #40]	; (8003004 <HAL_InitTick+0xf4>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	e002      	b.n	8002fe8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002fe8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3738      	adds	r7, #56	; 0x38
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	431bde83 	.word	0x431bde83
 8002ffc:	200008e8 	.word	0x200008e8
 8003000:	40001000 	.word	0x40001000
 8003004:	20000144 	.word	0x20000144

08003008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800300c:	e7fe      	b.n	800300c <NMI_Handler+0x4>

0800300e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800300e:	b480      	push	{r7}
 8003010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003012:	e7fe      	b.n	8003012 <HardFault_Handler+0x4>

08003014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003018:	e7fe      	b.n	8003018 <MemManage_Handler+0x4>

0800301a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800301a:	b480      	push	{r7}
 800301c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800301e:	e7fe      	b.n	800301e <BusFault_Handler+0x4>

08003020 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003024:	e7fe      	b.n	8003024 <UsageFault_Handler+0x4>

08003026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003026:	b480      	push	{r7}
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003038:	f001 ffa0 	bl	8004f7c <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}

08003040 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003044:	bf00      	nop
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
	...

08003050 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003054:	4802      	ldr	r0, [pc, #8]	; (8003060 <DMA1_Stream1_IRQHandler+0x10>)
 8003056:	f001 fd27 	bl	8004aa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	20000a48 	.word	0x20000a48

08003064 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003068:	4802      	ldr	r0, [pc, #8]	; (8003074 <CAN1_TX_IRQHandler+0x10>)
 800306a:	f001 f874 	bl	8004156 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	200003d0 	.word	0x200003d0

08003078 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <CAN1_RX0_IRQHandler+0x10>)
 800307e:	f001 f86a 	bl	8004156 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	200003d0 	.word	0x200003d0

0800308c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <CAN1_RX1_IRQHandler+0x10>)
 8003092:	f001 f860 	bl	8004156 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	200003d0 	.word	0x200003d0

080030a0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <CAN1_SCE_IRQHandler+0x10>)
 80030a6:	f001 f856 	bl	8004156 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	200003d0 	.word	0x200003d0

080030b4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030b8:	4802      	ldr	r0, [pc, #8]	; (80030c4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80030ba:	f004 f887 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000930 	.word	0x20000930

080030c8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030cc:	4802      	ldr	r0, [pc, #8]	; (80030d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030ce:	f004 f87d 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20000930 	.word	0x20000930

080030dc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030e0:	4802      	ldr	r0, [pc, #8]	; (80030ec <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80030e2:	f004 f873 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000930 	.word	0x20000930

080030f0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030f4:	4802      	ldr	r0, [pc, #8]	; (8003100 <TIM1_CC_IRQHandler+0x10>)
 80030f6:	f004 f869 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000930 	.word	0x20000930

08003104 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003108:	4802      	ldr	r0, [pc, #8]	; (8003114 <SPI1_IRQHandler+0x10>)
 800310a:	f003 fbb9 	bl	8006880 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000890 	.word	0x20000890

08003118 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800311c:	4802      	ldr	r0, [pc, #8]	; (8003128 <USART1_IRQHandler+0x10>)
 800311e:	f005 f811 	bl	8008144 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	200009c0 	.word	0x200009c0

0800312c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003130:	4802      	ldr	r0, [pc, #8]	; (800313c <USART3_IRQHandler+0x10>)
 8003132:	f005 f807 	bl	8008144 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20000a04 	.word	0x20000a04

08003140 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003144:	4802      	ldr	r0, [pc, #8]	; (8003150 <TIM5_IRQHandler+0x10>)
 8003146:	f004 f841 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000978 	.word	0x20000978

08003154 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003158:	4802      	ldr	r0, [pc, #8]	; (8003164 <TIM6_DAC_IRQHandler+0x10>)
 800315a:	f004 f837 	bl	80071cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	200008e8 	.word	0x200008e8

08003168 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800316c:	4b06      	ldr	r3, [pc, #24]	; (8003188 <SystemInit+0x20>)
 800316e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003172:	4a05      	ldr	r2, [pc, #20]	; (8003188 <SystemInit+0x20>)
 8003174:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003178:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b096      	sub	sp, #88	; 0x58
 8003190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003192:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	605a      	str	r2, [r3, #4]
 80031b4:	609a      	str	r2, [r3, #8]
 80031b6:	60da      	str	r2, [r3, #12]
 80031b8:	611a      	str	r2, [r3, #16]
 80031ba:	615a      	str	r2, [r3, #20]
 80031bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031be:	1d3b      	adds	r3, r7, #4
 80031c0:	2220      	movs	r2, #32
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f008 fea5 	bl	800bf14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031ca:	4b44      	ldr	r3, [pc, #272]	; (80032dc <MX_TIM1_Init+0x150>)
 80031cc:	4a44      	ldr	r2, [pc, #272]	; (80032e0 <MX_TIM1_Init+0x154>)
 80031ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 80031d0:	4b42      	ldr	r3, [pc, #264]	; (80032dc <MX_TIM1_Init+0x150>)
 80031d2:	229f      	movs	r2, #159	; 0x9f
 80031d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031d6:	4b41      	ldr	r3, [pc, #260]	; (80032dc <MX_TIM1_Init+0x150>)
 80031d8:	2200      	movs	r2, #0
 80031da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 80031dc:	4b3f      	ldr	r3, [pc, #252]	; (80032dc <MX_TIM1_Init+0x150>)
 80031de:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80031e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e4:	4b3d      	ldr	r3, [pc, #244]	; (80032dc <MX_TIM1_Init+0x150>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80031ea:	4b3c      	ldr	r3, [pc, #240]	; (80032dc <MX_TIM1_Init+0x150>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031f0:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <MX_TIM1_Init+0x150>)
 80031f2:	2280      	movs	r2, #128	; 0x80
 80031f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80031f6:	4839      	ldr	r0, [pc, #228]	; (80032dc <MX_TIM1_Init+0x150>)
 80031f8:	f003 fd9e 	bl	8006d38 <HAL_TIM_Base_Init>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003202:	f7ff f9f9 	bl	80025f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003206:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800320a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800320c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003210:	4619      	mov	r1, r3
 8003212:	4832      	ldr	r0, [pc, #200]	; (80032dc <MX_TIM1_Init+0x150>)
 8003214:	f004 f9a4 	bl	8007560 <HAL_TIM_ConfigClockSource>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800321e:	f7ff f9eb 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003222:	482e      	ldr	r0, [pc, #184]	; (80032dc <MX_TIM1_Init+0x150>)
 8003224:	f003 feb0 	bl	8006f88 <HAL_TIM_PWM_Init>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800322e:	f7ff f9e3 	bl	80025f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003236:	2300      	movs	r3, #0
 8003238:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800323a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800323e:	4619      	mov	r1, r3
 8003240:	4826      	ldr	r0, [pc, #152]	; (80032dc <MX_TIM1_Init+0x150>)
 8003242:	f004 fd8d 	bl	8007d60 <HAL_TIMEx_MasterConfigSynchronization>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800324c:	f7ff f9d4 	bl	80025f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003250:	2360      	movs	r3, #96	; 0x60
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003258:	2300      	movs	r3, #0
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800325c:	2300      	movs	r3, #0
 800325e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003260:	2300      	movs	r3, #0
 8003262:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003264:	2300      	movs	r3, #0
 8003266:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003268:	2300      	movs	r3, #0
 800326a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800326c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003270:	2200      	movs	r2, #0
 8003272:	4619      	mov	r1, r3
 8003274:	4819      	ldr	r0, [pc, #100]	; (80032dc <MX_TIM1_Init+0x150>)
 8003276:	f004 f8b1 	bl	80073dc <HAL_TIM_PWM_ConfigChannel>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003280:	f7ff f9ba 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003288:	2204      	movs	r2, #4
 800328a:	4619      	mov	r1, r3
 800328c:	4813      	ldr	r0, [pc, #76]	; (80032dc <MX_TIM1_Init+0x150>)
 800328e:	f004 f8a5 	bl	80073dc <HAL_TIM_PWM_ConfigChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003298:	f7ff f9ae 	bl	80025f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032ba:	1d3b      	adds	r3, r7, #4
 80032bc:	4619      	mov	r1, r3
 80032be:	4807      	ldr	r0, [pc, #28]	; (80032dc <MX_TIM1_Init+0x150>)
 80032c0:	f004 fdca 	bl	8007e58 <HAL_TIMEx_ConfigBreakDeadTime>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80032ca:	f7ff f995 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032ce:	4803      	ldr	r0, [pc, #12]	; (80032dc <MX_TIM1_Init+0x150>)
 80032d0:	f000 f8e8 	bl	80034a4 <HAL_TIM_MspPostInit>

}
 80032d4:	bf00      	nop
 80032d6:	3758      	adds	r7, #88	; 0x58
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000930 	.word	0x20000930
 80032e0:	40010000 	.word	0x40010000

080032e4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08e      	sub	sp, #56	; 0x38
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f8:	f107 0320 	add.w	r3, r7, #32
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003302:	1d3b      	adds	r3, r7, #4
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
 8003310:	615a      	str	r2, [r3, #20]
 8003312:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003314:	4b32      	ldr	r3, [pc, #200]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003316:	4a33      	ldr	r2, [pc, #204]	; (80033e4 <MX_TIM5_Init+0x100>)
 8003318:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 800331a:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <MX_TIM5_Init+0xfc>)
 800331c:	22a7      	movs	r2, #167	; 0xa7
 800331e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003320:	4b2f      	ldr	r3, [pc, #188]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003322:	2200      	movs	r2, #0
 8003324:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8003326:	4b2e      	ldr	r3, [pc, #184]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003328:	f240 32e7 	movw	r2, #999	; 0x3e7
 800332c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800332e:	4b2c      	ldr	r3, [pc, #176]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003330:	2200      	movs	r2, #0
 8003332:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003334:	4b2a      	ldr	r3, [pc, #168]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003336:	2280      	movs	r2, #128	; 0x80
 8003338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800333a:	4829      	ldr	r0, [pc, #164]	; (80033e0 <MX_TIM5_Init+0xfc>)
 800333c:	f003 fcfc 	bl	8006d38 <HAL_TIM_Base_Init>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8003346:	f7ff f957 	bl	80025f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800334a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800334e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003350:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003354:	4619      	mov	r1, r3
 8003356:	4822      	ldr	r0, [pc, #136]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003358:	f004 f902 	bl	8007560 <HAL_TIM_ConfigClockSource>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8003362:	f7ff f949 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003366:	481e      	ldr	r0, [pc, #120]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003368:	f003 fe0e 	bl	8006f88 <HAL_TIM_PWM_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8003372:	f7ff f941 	bl	80025f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800337e:	f107 0320 	add.w	r3, r7, #32
 8003382:	4619      	mov	r1, r3
 8003384:	4816      	ldr	r0, [pc, #88]	; (80033e0 <MX_TIM5_Init+0xfc>)
 8003386:	f004 fceb 	bl	8007d60 <HAL_TIMEx_MasterConfigSynchronization>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8003390:	f7ff f932 	bl	80025f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003394:	2360      	movs	r3, #96	; 0x60
 8003396:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	2200      	movs	r2, #0
 80033a8:	4619      	mov	r1, r3
 80033aa:	480d      	ldr	r0, [pc, #52]	; (80033e0 <MX_TIM5_Init+0xfc>)
 80033ac:	f004 f816 	bl	80073dc <HAL_TIM_PWM_ConfigChannel>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80033b6:	f7ff f91f 	bl	80025f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033ba:	1d3b      	adds	r3, r7, #4
 80033bc:	2208      	movs	r2, #8
 80033be:	4619      	mov	r1, r3
 80033c0:	4807      	ldr	r0, [pc, #28]	; (80033e0 <MX_TIM5_Init+0xfc>)
 80033c2:	f004 f80b 	bl	80073dc <HAL_TIM_PWM_ConfigChannel>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 80033cc:	f7ff f914 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80033d0:	4803      	ldr	r0, [pc, #12]	; (80033e0 <MX_TIM5_Init+0xfc>)
 80033d2:	f000 f867 	bl	80034a4 <HAL_TIM_MspPostInit>

}
 80033d6:	bf00      	nop
 80033d8:	3738      	adds	r7, #56	; 0x38
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	20000978 	.word	0x20000978
 80033e4:	40000c00 	.word	0x40000c00

080033e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a28      	ldr	r2, [pc, #160]	; (8003498 <HAL_TIM_Base_MspInit+0xb0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d12e      	bne.n	8003458 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	4b27      	ldr	r3, [pc, #156]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 8003400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003402:	4a26      	ldr	r2, [pc, #152]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	6453      	str	r3, [r2, #68]	; 0x44
 800340a:	4b24      	ldr	r3, [pc, #144]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 800340c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003416:	2200      	movs	r2, #0
 8003418:	2105      	movs	r1, #5
 800341a:	2018      	movs	r0, #24
 800341c:	f001 f982 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003420:	2018      	movs	r0, #24
 8003422:	f001 f99b 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8003426:	2200      	movs	r2, #0
 8003428:	2105      	movs	r1, #5
 800342a:	2019      	movs	r0, #25
 800342c:	f001 f97a 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003430:	2019      	movs	r0, #25
 8003432:	f001 f993 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8003436:	2200      	movs	r2, #0
 8003438:	2105      	movs	r1, #5
 800343a:	201a      	movs	r0, #26
 800343c:	f001 f972 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003440:	201a      	movs	r0, #26
 8003442:	f001 f98b 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8003446:	2200      	movs	r2, #0
 8003448:	2105      	movs	r1, #5
 800344a:	201b      	movs	r0, #27
 800344c:	f001 f96a 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003450:	201b      	movs	r0, #27
 8003452:	f001 f983 	bl	800475c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003456:	e01a      	b.n	800348e <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a10      	ldr	r2, [pc, #64]	; (80034a0 <HAL_TIM_Base_MspInit+0xb8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d115      	bne.n	800348e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003462:	2300      	movs	r3, #0
 8003464:	60bb      	str	r3, [r7, #8]
 8003466:	4b0d      	ldr	r3, [pc, #52]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	4a0c      	ldr	r2, [pc, #48]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 800346c:	f043 0308 	orr.w	r3, r3, #8
 8003470:	6413      	str	r3, [r2, #64]	; 0x40
 8003472:	4b0a      	ldr	r3, [pc, #40]	; (800349c <HAL_TIM_Base_MspInit+0xb4>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800347e:	2200      	movs	r2, #0
 8003480:	2105      	movs	r1, #5
 8003482:	2032      	movs	r0, #50	; 0x32
 8003484:	f001 f94e 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003488:	2032      	movs	r0, #50	; 0x32
 800348a:	f001 f967 	bl	800475c <HAL_NVIC_EnableIRQ>
}
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40010000 	.word	0x40010000
 800349c:	40023800 	.word	0x40023800
 80034a0:	40000c00 	.word	0x40000c00

080034a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08a      	sub	sp, #40	; 0x28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ac:	f107 0314 	add.w	r3, r7, #20
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a25      	ldr	r2, [pc, #148]	; (8003558 <HAL_TIM_MspPostInit+0xb4>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d11f      	bne.n	8003506 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	4b24      	ldr	r3, [pc, #144]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 80034cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ce:	4a23      	ldr	r2, [pc, #140]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 80034d0:	f043 0310 	orr.w	r3, r3, #16
 80034d4:	6313      	str	r3, [r2, #48]	; 0x30
 80034d6:	4b21      	ldr	r3, [pc, #132]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 80034d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034da:	f003 0310 	and.w	r3, r3, #16
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80034e2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80034e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e8:	2302      	movs	r3, #2
 80034ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034f0:	2302      	movs	r3, #2
 80034f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034f4:	2301      	movs	r3, #1
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034f8:	f107 0314 	add.w	r3, r7, #20
 80034fc:	4619      	mov	r1, r3
 80034fe:	4818      	ldr	r0, [pc, #96]	; (8003560 <HAL_TIM_MspPostInit+0xbc>)
 8003500:	f001 fed4 	bl	80052ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003504:	e023      	b.n	800354e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a16      	ldr	r2, [pc, #88]	; (8003564 <HAL_TIM_MspPostInit+0xc0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d11e      	bne.n	800354e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	4b11      	ldr	r3, [pc, #68]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003518:	4a10      	ldr	r2, [pc, #64]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 800351a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800351e:	6313      	str	r3, [r2, #48]	; 0x30
 8003520:	4b0e      	ldr	r3, [pc, #56]	; (800355c <HAL_TIM_MspPostInit+0xb8>)
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin;
 800352c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003530:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003532:	2302      	movs	r3, #2
 8003534:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003536:	2300      	movs	r3, #0
 8003538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800353a:	2302      	movs	r3, #2
 800353c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800353e:	2302      	movs	r3, #2
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003542:	f107 0314 	add.w	r3, r7, #20
 8003546:	4619      	mov	r1, r3
 8003548:	4807      	ldr	r0, [pc, #28]	; (8003568 <HAL_TIM_MspPostInit+0xc4>)
 800354a:	f001 feaf 	bl	80052ac <HAL_GPIO_Init>
}
 800354e:	bf00      	nop
 8003550:	3728      	adds	r7, #40	; 0x28
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40010000 	.word	0x40010000
 800355c:	40023800 	.word	0x40023800
 8003560:	40021000 	.word	0x40021000
 8003564:	40000c00 	.word	0x40000c00
 8003568:	40021c00 	.word	0x40021c00

0800356c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003570:	4b11      	ldr	r3, [pc, #68]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003572:	4a12      	ldr	r2, [pc, #72]	; (80035bc <MX_USART1_UART_Init+0x50>)
 8003574:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003576:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003578:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800357c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800357e:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003584:	4b0c      	ldr	r3, [pc, #48]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003586:	2200      	movs	r2, #0
 8003588:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800358a:	4b0b      	ldr	r3, [pc, #44]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 800358c:	2200      	movs	r2, #0
 800358e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003590:	4b09      	ldr	r3, [pc, #36]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003592:	220c      	movs	r2, #12
 8003594:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003596:	4b08      	ldr	r3, [pc, #32]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 8003598:	2200      	movs	r2, #0
 800359a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800359c:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 800359e:	2200      	movs	r2, #0
 80035a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035a2:	4805      	ldr	r0, [pc, #20]	; (80035b8 <MX_USART1_UART_Init+0x4c>)
 80035a4:	f004 fcbe 	bl	8007f24 <HAL_UART_Init>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80035ae:	f7ff f823 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	200009c0 	.word	0x200009c0
 80035bc:	40011000 	.word	0x40011000

080035c0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80035c4:	4b11      	ldr	r3, [pc, #68]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035c6:	4a12      	ldr	r2, [pc, #72]	; (8003610 <MX_USART3_UART_Init+0x50>)
 80035c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 80035ca:	4b10      	ldr	r3, [pc, #64]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035cc:	4a11      	ldr	r2, [pc, #68]	; (8003614 <MX_USART3_UART_Init+0x54>)
 80035ce:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80035d0:	4b0e      	ldr	r3, [pc, #56]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80035d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80035d8:	4b0c      	ldr	r3, [pc, #48]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035da:	2200      	movs	r2, #0
 80035dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035e4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 80035e6:	4b09      	ldr	r3, [pc, #36]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035e8:	2204      	movs	r2, #4
 80035ea:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035ec:	4b07      	ldr	r3, [pc, #28]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80035f2:	4b06      	ldr	r3, [pc, #24]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80035f8:	4804      	ldr	r0, [pc, #16]	; (800360c <MX_USART3_UART_Init+0x4c>)
 80035fa:	f004 fc93 	bl	8007f24 <HAL_UART_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8003604:	f7fe fff8 	bl	80025f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003608:	bf00      	nop
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000a04 	.word	0x20000a04
 8003610:	40004800 	.word	0x40004800
 8003614:	000186a0 	.word	0x000186a0

08003618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08c      	sub	sp, #48	; 0x30
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	f107 031c 	add.w	r3, r7, #28
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a5e      	ldr	r2, [pc, #376]	; (80037b0 <HAL_UART_MspInit+0x198>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d153      	bne.n	80036e2 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
 800363e:	4b5d      	ldr	r3, [pc, #372]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003642:	4a5c      	ldr	r2, [pc, #368]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003644:	f043 0310 	orr.w	r3, r3, #16
 8003648:	6453      	str	r3, [r2, #68]	; 0x44
 800364a:	4b5a      	ldr	r3, [pc, #360]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	61bb      	str	r3, [r7, #24]
 8003654:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	4b56      	ldr	r3, [pc, #344]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	4a55      	ldr	r2, [pc, #340]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003660:	f043 0302 	orr.w	r3, r3, #2
 8003664:	6313      	str	r3, [r2, #48]	; 0x30
 8003666:	4b53      	ldr	r3, [pc, #332]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	617b      	str	r3, [r7, #20]
 8003670:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	4b4f      	ldr	r3, [pc, #316]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	4a4e      	ldr	r2, [pc, #312]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	6313      	str	r3, [r2, #48]	; 0x30
 8003682:	4b4c      	ldr	r3, [pc, #304]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	613b      	str	r3, [r7, #16]
 800368c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003692:	2302      	movs	r3, #2
 8003694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800369a:	2303      	movs	r3, #3
 800369c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800369e:	2307      	movs	r3, #7
 80036a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a2:	f107 031c 	add.w	r3, r7, #28
 80036a6:	4619      	mov	r1, r3
 80036a8:	4843      	ldr	r0, [pc, #268]	; (80037b8 <HAL_UART_MspInit+0x1a0>)
 80036aa:	f001 fdff 	bl	80052ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b4:	2302      	movs	r3, #2
 80036b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036bc:	2303      	movs	r3, #3
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80036c0:	2307      	movs	r3, #7
 80036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c4:	f107 031c 	add.w	r3, r7, #28
 80036c8:	4619      	mov	r1, r3
 80036ca:	483c      	ldr	r0, [pc, #240]	; (80037bc <HAL_UART_MspInit+0x1a4>)
 80036cc:	f001 fdee 	bl	80052ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80036d0:	2200      	movs	r2, #0
 80036d2:	2107      	movs	r1, #7
 80036d4:	2025      	movs	r0, #37	; 0x25
 80036d6:	f001 f825 	bl	8004724 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036da:	2025      	movs	r0, #37	; 0x25
 80036dc:	f001 f83e 	bl	800475c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80036e0:	e061      	b.n	80037a6 <HAL_UART_MspInit+0x18e>
  else if(uartHandle->Instance==USART3)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a36      	ldr	r2, [pc, #216]	; (80037c0 <HAL_UART_MspInit+0x1a8>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d15c      	bne.n	80037a6 <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036ec:	2300      	movs	r3, #0
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	4a2f      	ldr	r2, [pc, #188]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 80036f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036fa:	6413      	str	r3, [r2, #64]	; 0x40
 80036fc:	4b2d      	ldr	r3, [pc, #180]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003708:	2300      	movs	r3, #0
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	4b29      	ldr	r3, [pc, #164]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	4a28      	ldr	r2, [pc, #160]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 8003712:	f043 0304 	orr.w	r3, r3, #4
 8003716:	6313      	str	r3, [r2, #48]	; 0x30
 8003718:	4b26      	ldr	r3, [pc, #152]	; (80037b4 <HAL_UART_MspInit+0x19c>)
 800371a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8003724:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372a:	2302      	movs	r3, #2
 800372c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372e:	2300      	movs	r3, #0
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003732:	2303      	movs	r3, #3
 8003734:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003736:	2307      	movs	r3, #7
 8003738:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373a:	f107 031c 	add.w	r3, r7, #28
 800373e:	4619      	mov	r1, r3
 8003740:	4820      	ldr	r0, [pc, #128]	; (80037c4 <HAL_UART_MspInit+0x1ac>)
 8003742:	f001 fdb3 	bl	80052ac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003746:	4b20      	ldr	r3, [pc, #128]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003748:	4a20      	ldr	r2, [pc, #128]	; (80037cc <HAL_UART_MspInit+0x1b4>)
 800374a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800374c:	4b1e      	ldr	r3, [pc, #120]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800374e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003752:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003754:	4b1c      	ldr	r3, [pc, #112]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800375a:	4b1b      	ldr	r3, [pc, #108]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800375c:	2200      	movs	r2, #0
 800375e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003760:	4b19      	ldr	r3, [pc, #100]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003762:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003766:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003768:	4b17      	ldr	r3, [pc, #92]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800376a:	2200      	movs	r2, #0
 800376c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800376e:	4b16      	ldr	r3, [pc, #88]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003770:	2200      	movs	r2, #0
 8003772:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003774:	4b14      	ldr	r3, [pc, #80]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800377a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800377c:	4b12      	ldr	r3, [pc, #72]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800377e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003782:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003784:	4b10      	ldr	r3, [pc, #64]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 8003786:	2200      	movs	r2, #0
 8003788:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800378a:	480f      	ldr	r0, [pc, #60]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800378c:	f000 fff4 	bl	8004778 <HAL_DMA_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_UART_MspInit+0x182>
      Error_Handler();
 8003796:	f7fe ff2f 	bl	80025f8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a0a      	ldr	r2, [pc, #40]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 800379e:	639a      	str	r2, [r3, #56]	; 0x38
 80037a0:	4a09      	ldr	r2, [pc, #36]	; (80037c8 <HAL_UART_MspInit+0x1b0>)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80037a6:	bf00      	nop
 80037a8:	3730      	adds	r7, #48	; 0x30
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40011000 	.word	0x40011000
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40020400 	.word	0x40020400
 80037bc:	40020000 	.word	0x40020000
 80037c0:	40004800 	.word	0x40004800
 80037c4:	40020800 	.word	0x40020800
 80037c8:	20000a48 	.word	0x20000a48
 80037cc:	40026028 	.word	0x40026028

080037d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80037d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003808 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037d4:	480d      	ldr	r0, [pc, #52]	; (800380c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80037d6:	490e      	ldr	r1, [pc, #56]	; (8003810 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80037d8:	4a0e      	ldr	r2, [pc, #56]	; (8003814 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037dc:	e002      	b.n	80037e4 <LoopCopyDataInit>

080037de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037e2:	3304      	adds	r3, #4

080037e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037e8:	d3f9      	bcc.n	80037de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037ea:	4a0b      	ldr	r2, [pc, #44]	; (8003818 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80037ec:	4c0b      	ldr	r4, [pc, #44]	; (800381c <LoopFillZerobss+0x26>)
  movs r3, #0
 80037ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037f0:	e001      	b.n	80037f6 <LoopFillZerobss>

080037f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037f4:	3204      	adds	r2, #4

080037f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037f8:	d3fb      	bcc.n	80037f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80037fa:	f7ff fcb5 	bl	8003168 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037fe:	f008 fb55 	bl	800beac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003802:	f7fe fdc9 	bl	8002398 <main>
  bx  lr    
 8003806:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800380c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003810:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8003814:	0800c2c4 	.word	0x0800c2c4
  ldr r2, =_sbss
 8003818:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 800381c:	200054e4 	.word	0x200054e4

08003820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003820:	e7fe      	b.n	8003820 <ADC_IRQHandler>
	...

08003824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003828:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <HAL_Init+0x40>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0d      	ldr	r2, [pc, #52]	; (8003864 <HAL_Init+0x40>)
 800382e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003832:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003834:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <HAL_Init+0x40>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a0a      	ldr	r2, [pc, #40]	; (8003864 <HAL_Init+0x40>)
 800383a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800383e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <HAL_Init+0x40>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a07      	ldr	r2, [pc, #28]	; (8003864 <HAL_Init+0x40>)
 8003846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800384a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800384c:	2003      	movs	r0, #3
 800384e:	f000 ff5e 	bl	800470e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003852:	200f      	movs	r0, #15
 8003854:	f7ff fb5c 	bl	8002f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003858:	f7ff fb1e 	bl	8002e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40023c00 	.word	0x40023c00

08003868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800386c:	4b06      	ldr	r3, [pc, #24]	; (8003888 <HAL_IncTick+0x20>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	461a      	mov	r2, r3
 8003872:	4b06      	ldr	r3, [pc, #24]	; (800388c <HAL_IncTick+0x24>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4413      	add	r3, r2
 8003878:	4a04      	ldr	r2, [pc, #16]	; (800388c <HAL_IncTick+0x24>)
 800387a:	6013      	str	r3, [r2, #0]
}
 800387c:	bf00      	nop
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20000148 	.word	0x20000148
 800388c:	20000aa8 	.word	0x20000aa8

08003890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  return uwTick;
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <HAL_GetTick+0x14>)
 8003896:	681b      	ldr	r3, [r3, #0]
}
 8003898:	4618      	mov	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20000aa8 	.word	0x20000aa8

080038a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038b0:	f7ff ffee 	bl	8003890 <HAL_GetTick>
 80038b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d005      	beq.n	80038ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038c2:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <HAL_Delay+0x44>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4413      	add	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038ce:	bf00      	nop
 80038d0:	f7ff ffde 	bl	8003890 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d8f7      	bhi.n	80038d0 <HAL_Delay+0x28>
  {
  }
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000148 	.word	0x20000148

080038f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e0ed      	b.n	8003ade <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d102      	bne.n	8003914 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7fd fee2 	bl	80016d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f042 0201 	orr.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003924:	f7ff ffb4 	bl	8003890 <HAL_GetTick>
 8003928:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800392a:	e012      	b.n	8003952 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800392c:	f7ff ffb0 	bl	8003890 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b0a      	cmp	r3, #10
 8003938:	d90b      	bls.n	8003952 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2205      	movs	r2, #5
 800394a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e0c5      	b.n	8003ade <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0e5      	beq.n	800392c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0202 	bic.w	r2, r2, #2
 800396e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003970:	f7ff ff8e 	bl	8003890 <HAL_GetTick>
 8003974:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003976:	e012      	b.n	800399e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003978:	f7ff ff8a 	bl	8003890 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b0a      	cmp	r3, #10
 8003984:	d90b      	bls.n	800399e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2205      	movs	r2, #5
 8003996:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e09f      	b.n	8003ade <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1e5      	bne.n	8003978 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	7e1b      	ldrb	r3, [r3, #24]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d108      	bne.n	80039c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	e007      	b.n	80039d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	7e5b      	ldrb	r3, [r3, #25]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d108      	bne.n	80039f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	e007      	b.n	8003a00 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	7e9b      	ldrb	r3, [r3, #26]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d108      	bne.n	8003a1a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0220 	orr.w	r2, r2, #32
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	e007      	b.n	8003a2a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0220 	bic.w	r2, r2, #32
 8003a28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	7edb      	ldrb	r3, [r3, #27]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d108      	bne.n	8003a44 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0210 	bic.w	r2, r2, #16
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	e007      	b.n	8003a54 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0210 	orr.w	r2, r2, #16
 8003a52:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	7f1b      	ldrb	r3, [r3, #28]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d108      	bne.n	8003a6e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0208 	orr.w	r2, r2, #8
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	e007      	b.n	8003a7e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0208 	bic.w	r2, r2, #8
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	7f5b      	ldrb	r3, [r3, #29]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d108      	bne.n	8003a98 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0204 	orr.w	r2, r2, #4
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	e007      	b.n	8003aa8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0204 	bic.w	r2, r2, #4
 8003aa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	ea42 0103 	orr.w	r1, r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	1e5a      	subs	r2, r3, #1
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003afe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d003      	beq.n	8003b0e <HAL_CAN_ConfigFilter+0x26>
 8003b06:	7cfb      	ldrb	r3, [r7, #19]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	f040 80be 	bne.w	8003c8a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003b0e:	4b65      	ldr	r3, [pc, #404]	; (8003ca4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003b10:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b18:	f043 0201 	orr.w	r2, r3, #1
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b28:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	021b      	lsls	r3, r3, #8
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f003 031f 	and.w	r3, r3, #31
 8003b4e:	2201      	movs	r2, #1
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	401a      	ands	r2, r3
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	69db      	ldr	r3, [r3, #28]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d123      	bne.n	8003bb8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b92:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	3248      	adds	r2, #72	; 0x48
 8003b98:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bae:	6979      	ldr	r1, [r7, #20]
 8003bb0:	3348      	adds	r3, #72	; 0x48
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	440b      	add	r3, r1
 8003bb6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d122      	bne.n	8003c06 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003be0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	3248      	adds	r2, #72	; 0x48
 8003be6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bfa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bfc:	6979      	ldr	r1, [r7, #20]
 8003bfe:	3348      	adds	r3, #72	; 0x48
 8003c00:	00db      	lsls	r3, r3, #3
 8003c02:	440b      	add	r3, r1
 8003c04:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d109      	bne.n	8003c22 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	43db      	mvns	r3, r3
 8003c18:	401a      	ands	r2, r3
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003c20:	e007      	b.n	8003c32 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	43db      	mvns	r3, r3
 8003c44:	401a      	ands	r2, r3
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003c4c:	e007      	b.n	8003c5e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	431a      	orrs	r2, r3
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d107      	bne.n	8003c76 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c7c:	f023 0201 	bic.w	r2, r3, #1
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e006      	b.n	8003c98 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
  }
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	371c      	adds	r7, #28
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	40006400 	.word	0x40006400

08003ca8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d12e      	bne.n	8003d1a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003cd4:	f7ff fddc 	bl	8003890 <HAL_GetTick>
 8003cd8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003cda:	e012      	b.n	8003d02 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cdc:	f7ff fdd8 	bl	8003890 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b0a      	cmp	r3, #10
 8003ce8:	d90b      	bls.n	8003d02 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2205      	movs	r2, #5
 8003cfa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e012      	b.n	8003d28 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1e5      	bne.n	8003cdc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003d16:	2300      	movs	r3, #0
 8003d18:	e006      	b.n	8003d28 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
  }
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b089      	sub	sp, #36	; 0x24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d44:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d4e:	7ffb      	ldrb	r3, [r7, #31]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d003      	beq.n	8003d5c <HAL_CAN_AddTxMessage+0x2c>
 8003d54:	7ffb      	ldrb	r3, [r7, #31]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	f040 80b8 	bne.w	8003ecc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10a      	bne.n	8003d7c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d105      	bne.n	8003d7c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 80a0 	beq.w	8003ebc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	0e1b      	lsrs	r3, r3, #24
 8003d80:	f003 0303 	and.w	r3, r3, #3
 8003d84:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d907      	bls.n	8003d9c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e09e      	b.n	8003eda <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	409a      	lsls	r2, r3
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10d      	bne.n	8003dca <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003db8:	68f9      	ldr	r1, [r7, #12]
 8003dba:	6809      	ldr	r1, [r1, #0]
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	3318      	adds	r3, #24
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	440b      	add	r3, r1
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	e00f      	b.n	8003dea <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dd4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dda:	68f9      	ldr	r1, [r7, #12]
 8003ddc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003dde:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	3318      	adds	r3, #24
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	440b      	add	r3, r1
 8003de8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6819      	ldr	r1, [r3, #0]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	691a      	ldr	r2, [r3, #16]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	3318      	adds	r3, #24
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	440b      	add	r3, r1
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	7d1b      	ldrb	r3, [r3, #20]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d111      	bne.n	8003e2a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	3318      	adds	r3, #24
 8003e0e:	011b      	lsls	r3, r3, #4
 8003e10:	4413      	add	r3, r2
 8003e12:	3304      	adds	r3, #4
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	6811      	ldr	r1, [r2, #0]
 8003e1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	3318      	adds	r3, #24
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	440b      	add	r3, r1
 8003e26:	3304      	adds	r3, #4
 8003e28:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3307      	adds	r3, #7
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	061a      	lsls	r2, r3, #24
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3306      	adds	r3, #6
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	041b      	lsls	r3, r3, #16
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	3305      	adds	r3, #5
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	021b      	lsls	r3, r3, #8
 8003e44:	4313      	orrs	r3, r2
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	3204      	adds	r2, #4
 8003e4a:	7812      	ldrb	r2, [r2, #0]
 8003e4c:	4610      	mov	r0, r2
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	6811      	ldr	r1, [r2, #0]
 8003e52:	ea43 0200 	orr.w	r2, r3, r0
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	011b      	lsls	r3, r3, #4
 8003e5a:	440b      	add	r3, r1
 8003e5c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003e60:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	3303      	adds	r3, #3
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	061a      	lsls	r2, r3, #24
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	3302      	adds	r3, #2
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	041b      	lsls	r3, r3, #16
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3301      	adds	r3, #1
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	021b      	lsls	r3, r3, #8
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	7812      	ldrb	r2, [r2, #0]
 8003e82:	4610      	mov	r0, r2
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	6811      	ldr	r1, [r2, #0]
 8003e88:	ea43 0200 	orr.w	r2, r3, r0
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	440b      	add	r3, r1
 8003e92:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003e96:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	3318      	adds	r3, #24
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	4413      	add	r3, r2
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	6811      	ldr	r1, [r2, #0]
 8003eaa:	f043 0201 	orr.w	r2, r3, #1
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	3318      	adds	r3, #24
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	440b      	add	r3, r1
 8003eb6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e00e      	b.n	8003eda <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e006      	b.n	8003eda <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
  }
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3724      	adds	r7, #36	; 0x24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b087      	sub	sp, #28
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	607a      	str	r2, [r7, #4]
 8003ef2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003efa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003efc:	7dfb      	ldrb	r3, [r7, #23]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d003      	beq.n	8003f0a <HAL_CAN_GetRxMessage+0x24>
 8003f02:	7dfb      	ldrb	r3, [r7, #23]
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	f040 80f3 	bne.w	80040f0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10e      	bne.n	8003f2e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d116      	bne.n	8003f4c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f22:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e0e7      	b.n	80040fe <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	f003 0303 	and.w	r3, r3, #3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d107      	bne.n	8003f4c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0d8      	b.n	80040fe <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	331b      	adds	r3, #27
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	4413      	add	r3, r2
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0204 	and.w	r2, r3, #4
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10c      	bne.n	8003f84 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	331b      	adds	r3, #27
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	4413      	add	r3, r2
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	0d5b      	lsrs	r3, r3, #21
 8003f7a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e00b      	b.n	8003f9c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	331b      	adds	r3, #27
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	4413      	add	r3, r2
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	08db      	lsrs	r3, r3, #3
 8003f94:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	331b      	adds	r3, #27
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	4413      	add	r3, r2
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0202 	and.w	r2, r3, #2
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	331b      	adds	r3, #27
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	4413      	add	r3, r2
 8003fbe:	3304      	adds	r3, #4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 020f 	and.w	r2, r3, #15
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	331b      	adds	r3, #27
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	4413      	add	r3, r2
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	0a1b      	lsrs	r3, r3, #8
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	331b      	adds	r3, #27
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	4413      	add	r3, r2
 8003fee:	3304      	adds	r3, #4
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	0c1b      	lsrs	r3, r3, #16
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	4413      	add	r3, r2
 8004004:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	4413      	add	r3, r2
 800401a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	0a1a      	lsrs	r2, r3, #8
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	3301      	adds	r3, #1
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	4413      	add	r3, r2
 8004034:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	0c1a      	lsrs	r2, r3, #16
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	3302      	adds	r3, #2
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	011b      	lsls	r3, r3, #4
 800404c:	4413      	add	r3, r2
 800404e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	0e1a      	lsrs	r2, r3, #24
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	3303      	adds	r3, #3
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	4413      	add	r3, r2
 8004068:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	3304      	adds	r3, #4
 8004072:	b2d2      	uxtb	r2, r2
 8004074:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	4413      	add	r3, r2
 8004080:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	0a1a      	lsrs	r2, r3, #8
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	3305      	adds	r3, #5
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	011b      	lsls	r3, r3, #4
 8004098:	4413      	add	r3, r2
 800409a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	0c1a      	lsrs	r2, r3, #16
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	3306      	adds	r3, #6
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	0e1a      	lsrs	r2, r3, #24
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	3307      	adds	r3, #7
 80040c0:	b2d2      	uxtb	r2, r2
 80040c2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d108      	bne.n	80040dc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68da      	ldr	r2, [r3, #12]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0220 	orr.w	r2, r2, #32
 80040d8:	60da      	str	r2, [r3, #12]
 80040da:	e007      	b.n	80040ec <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0220 	orr.w	r2, r2, #32
 80040ea:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80040ec:	2300      	movs	r3, #0
 80040ee:	e006      	b.n	80040fe <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
  }
}
 80040fe:	4618      	mov	r0, r3
 8004100:	371c      	adds	r7, #28
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800410a:	b480      	push	{r7}
 800410c:	b085      	sub	sp, #20
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
 8004112:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800411c:	7bfb      	ldrb	r3, [r7, #15]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d002      	beq.n	8004128 <HAL_CAN_ActivateNotification+0x1e>
 8004122:	7bfb      	ldrb	r3, [r7, #15]
 8004124:	2b02      	cmp	r3, #2
 8004126:	d109      	bne.n	800413c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6959      	ldr	r1, [r3, #20]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	430a      	orrs	r2, r1
 8004136:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	e006      	b.n	800414a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
  }
}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr

08004156 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b08a      	sub	sp, #40	; 0x28
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	d07c      	beq.n	8004296 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d023      	beq.n	80041ee <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2201      	movs	r2, #1
 80041ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f983 	bl	80044c4 <HAL_CAN_TxMailbox0CompleteCallback>
 80041be:	e016      	b.n	80041ee <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	f003 0304 	and.w	r3, r3, #4
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d004      	beq.n	80041d4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80041d0:	627b      	str	r3, [r7, #36]	; 0x24
 80041d2:	e00c      	b.n	80041ee <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d004      	beq.n	80041e8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
 80041e6:	e002      	b.n	80041ee <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 f989 	bl	8004500 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d024      	beq.n	8004242 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004200:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004208:	2b00      	cmp	r3, #0
 800420a:	d003      	beq.n	8004214 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f963 	bl	80044d8 <HAL_CAN_TxMailbox1CompleteCallback>
 8004212:	e016      	b.n	8004242 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800421a:	2b00      	cmp	r3, #0
 800421c:	d004      	beq.n	8004228 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004224:	627b      	str	r3, [r7, #36]	; 0x24
 8004226:	e00c      	b.n	8004242 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800422e:	2b00      	cmp	r3, #0
 8004230:	d004      	beq.n	800423c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
 800423a:	e002      	b.n	8004242 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f969 	bl	8004514 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d024      	beq.n	8004296 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004254:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f943 	bl	80044ec <HAL_CAN_TxMailbox2CompleteCallback>
 8004266:	e016      	b.n	8004296 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d004      	beq.n	800427c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
 800427a:	e00c      	b.n	8004296 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d004      	beq.n	8004290 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
 800428e:	e002      	b.n	8004296 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 f949 	bl	8004528 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00c      	beq.n	80042ba <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f003 0310 	and.w	r3, r3, #16
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d007      	beq.n	80042ba <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2210      	movs	r2, #16
 80042b8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00b      	beq.n	80042dc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d006      	beq.n	80042dc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2208      	movs	r2, #8
 80042d4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f930 	bl	800453c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80042dc:	6a3b      	ldr	r3, [r7, #32]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d009      	beq.n	80042fa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7fd fb1b 	bl	8001930 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00c      	beq.n	800431e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b00      	cmp	r3, #0
 800430c:	d007      	beq.n	800431e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800430e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004310:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004314:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2210      	movs	r2, #16
 800431c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00b      	beq.n	8004340 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f003 0308 	and.w	r3, r3, #8
 800432e:	2b00      	cmp	r3, #0
 8004330:	d006      	beq.n	8004340 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2208      	movs	r2, #8
 8004338:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f912 	bl	8004564 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	f003 0310 	and.w	r3, r3, #16
 8004346:	2b00      	cmp	r3, #0
 8004348:	d009      	beq.n	800435e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f8f9 	bl	8004550 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00b      	beq.n	8004380 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f003 0310 	and.w	r3, r3, #16
 800436e:	2b00      	cmp	r3, #0
 8004370:	d006      	beq.n	8004380 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2210      	movs	r2, #16
 8004378:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f8fc 	bl	8004578 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	2b00      	cmp	r3, #0
 8004392:	d006      	beq.n	80043a2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2208      	movs	r2, #8
 800439a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 f8f5 	bl	800458c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80043a2:	6a3b      	ldr	r3, [r7, #32]
 80043a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d07b      	beq.n	80044a4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d072      	beq.n	800449c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d008      	beq.n	80043d2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80043e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e8:	f043 0302 	orr.w	r3, r3, #2
 80043ec:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	f043 0304 	orr.w	r3, r3, #4
 8004408:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004410:	2b00      	cmp	r3, #0
 8004412:	d043      	beq.n	800449c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800441a:	2b00      	cmp	r3, #0
 800441c:	d03e      	beq.n	800449c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004424:	2b60      	cmp	r3, #96	; 0x60
 8004426:	d02b      	beq.n	8004480 <HAL_CAN_IRQHandler+0x32a>
 8004428:	2b60      	cmp	r3, #96	; 0x60
 800442a:	d82e      	bhi.n	800448a <HAL_CAN_IRQHandler+0x334>
 800442c:	2b50      	cmp	r3, #80	; 0x50
 800442e:	d022      	beq.n	8004476 <HAL_CAN_IRQHandler+0x320>
 8004430:	2b50      	cmp	r3, #80	; 0x50
 8004432:	d82a      	bhi.n	800448a <HAL_CAN_IRQHandler+0x334>
 8004434:	2b40      	cmp	r3, #64	; 0x40
 8004436:	d019      	beq.n	800446c <HAL_CAN_IRQHandler+0x316>
 8004438:	2b40      	cmp	r3, #64	; 0x40
 800443a:	d826      	bhi.n	800448a <HAL_CAN_IRQHandler+0x334>
 800443c:	2b30      	cmp	r3, #48	; 0x30
 800443e:	d010      	beq.n	8004462 <HAL_CAN_IRQHandler+0x30c>
 8004440:	2b30      	cmp	r3, #48	; 0x30
 8004442:	d822      	bhi.n	800448a <HAL_CAN_IRQHandler+0x334>
 8004444:	2b10      	cmp	r3, #16
 8004446:	d002      	beq.n	800444e <HAL_CAN_IRQHandler+0x2f8>
 8004448:	2b20      	cmp	r3, #32
 800444a:	d005      	beq.n	8004458 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800444c:	e01d      	b.n	800448a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	f043 0308 	orr.w	r3, r3, #8
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004456:	e019      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445a:	f043 0310 	orr.w	r3, r3, #16
 800445e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004460:	e014      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	f043 0320 	orr.w	r3, r3, #32
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800446a:	e00f      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004474:	e00a      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800447e:	e005      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004488:	e000      	b.n	800448c <HAL_CAN_IRQHandler+0x336>
            break;
 800448a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800449a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2204      	movs	r2, #4
 80044a2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 f872 	bl	80045a0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80044bc:	bf00      	nop
 80044be:	3728      	adds	r7, #40	; 0x28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045c4:	4b0c      	ldr	r3, [pc, #48]	; (80045f8 <__NVIC_SetPriorityGrouping+0x44>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045d0:	4013      	ands	r3, r2
 80045d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045e6:	4a04      	ldr	r2, [pc, #16]	; (80045f8 <__NVIC_SetPriorityGrouping+0x44>)
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	60d3      	str	r3, [r2, #12]
}
 80045ec:	bf00      	nop
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	e000ed00 	.word	0xe000ed00

080045fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004600:	4b04      	ldr	r3, [pc, #16]	; (8004614 <__NVIC_GetPriorityGrouping+0x18>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	0a1b      	lsrs	r3, r3, #8
 8004606:	f003 0307 	and.w	r3, r3, #7
}
 800460a:	4618      	mov	r0, r3
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	e000ed00 	.word	0xe000ed00

08004618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004626:	2b00      	cmp	r3, #0
 8004628:	db0b      	blt.n	8004642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	f003 021f 	and.w	r2, r3, #31
 8004630:	4907      	ldr	r1, [pc, #28]	; (8004650 <__NVIC_EnableIRQ+0x38>)
 8004632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	2001      	movs	r0, #1
 800463a:	fa00 f202 	lsl.w	r2, r0, r2
 800463e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	e000e100 	.word	0xe000e100

08004654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	6039      	str	r1, [r7, #0]
 800465e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004664:	2b00      	cmp	r3, #0
 8004666:	db0a      	blt.n	800467e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	b2da      	uxtb	r2, r3
 800466c:	490c      	ldr	r1, [pc, #48]	; (80046a0 <__NVIC_SetPriority+0x4c>)
 800466e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004672:	0112      	lsls	r2, r2, #4
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	440b      	add	r3, r1
 8004678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800467c:	e00a      	b.n	8004694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	b2da      	uxtb	r2, r3
 8004682:	4908      	ldr	r1, [pc, #32]	; (80046a4 <__NVIC_SetPriority+0x50>)
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	3b04      	subs	r3, #4
 800468c:	0112      	lsls	r2, r2, #4
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	440b      	add	r3, r1
 8004692:	761a      	strb	r2, [r3, #24]
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	e000e100 	.word	0xe000e100
 80046a4:	e000ed00 	.word	0xe000ed00

080046a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b089      	sub	sp, #36	; 0x24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f1c3 0307 	rsb	r3, r3, #7
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	bf28      	it	cs
 80046c6:	2304      	movcs	r3, #4
 80046c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3304      	adds	r3, #4
 80046ce:	2b06      	cmp	r3, #6
 80046d0:	d902      	bls.n	80046d8 <NVIC_EncodePriority+0x30>
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	3b03      	subs	r3, #3
 80046d6:	e000      	b.n	80046da <NVIC_EncodePriority+0x32>
 80046d8:	2300      	movs	r3, #0
 80046da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046dc:	f04f 32ff 	mov.w	r2, #4294967295
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	43da      	mvns	r2, r3
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	401a      	ands	r2, r3
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046f0:	f04f 31ff 	mov.w	r1, #4294967295
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	fa01 f303 	lsl.w	r3, r1, r3
 80046fa:	43d9      	mvns	r1, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004700:	4313      	orrs	r3, r2
         );
}
 8004702:	4618      	mov	r0, r3
 8004704:	3724      	adds	r7, #36	; 0x24
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff ff4c 	bl	80045b4 <__NVIC_SetPriorityGrouping>
}
 800471c:	bf00      	nop
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	4603      	mov	r3, r0
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
 8004730:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004736:	f7ff ff61 	bl	80045fc <__NVIC_GetPriorityGrouping>
 800473a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	6978      	ldr	r0, [r7, #20]
 8004742:	f7ff ffb1 	bl	80046a8 <NVIC_EncodePriority>
 8004746:	4602      	mov	r2, r0
 8004748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800474c:	4611      	mov	r1, r2
 800474e:	4618      	mov	r0, r3
 8004750:	f7ff ff80 	bl	8004654 <__NVIC_SetPriority>
}
 8004754:	bf00      	nop
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	4603      	mov	r3, r0
 8004764:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476a:	4618      	mov	r0, r3
 800476c:	f7ff ff54 	bl	8004618 <__NVIC_EnableIRQ>
}
 8004770:	bf00      	nop
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004784:	f7ff f884 	bl	8003890 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e099      	b.n	80048c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0201 	bic.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047b4:	e00f      	b.n	80047d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047b6:	f7ff f86b 	bl	8003890 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b05      	cmp	r3, #5
 80047c2:	d908      	bls.n	80047d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2203      	movs	r2, #3
 80047ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e078      	b.n	80048c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1e8      	bne.n	80047b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	4b38      	ldr	r3, [pc, #224]	; (80048d0 <HAL_DMA_Init+0x158>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004802:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800480e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800481a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	2b04      	cmp	r3, #4
 800482e:	d107      	bne.n	8004840 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004838:	4313      	orrs	r3, r2
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	4313      	orrs	r3, r2
 800483e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f023 0307 	bic.w	r3, r3, #7
 8004856:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	2b04      	cmp	r3, #4
 8004868:	d117      	bne.n	800489a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00e      	beq.n	800489a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 fb01 	bl	8004e84 <DMA_CheckFifoParam>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d008      	beq.n	800489a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2240      	movs	r2, #64	; 0x40
 800488c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004896:	2301      	movs	r3, #1
 8004898:	e016      	b.n	80048c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fab8 	bl	8004e18 <DMA_CalcBaseAndBitshift>
 80048a8:	4603      	mov	r3, r0
 80048aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b0:	223f      	movs	r2, #63	; 0x3f
 80048b2:	409a      	lsls	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	f010803f 	.word	0xf010803f

080048d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
 80048e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d101      	bne.n	80048fa <HAL_DMA_Start_IT+0x26>
 80048f6:	2302      	movs	r3, #2
 80048f8:	e040      	b.n	800497c <HAL_DMA_Start_IT+0xa8>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b01      	cmp	r3, #1
 800490c:	d12f      	bne.n	800496e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2202      	movs	r2, #2
 8004912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	68b9      	ldr	r1, [r7, #8]
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fa4a 	bl	8004dbc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800492c:	223f      	movs	r2, #63	; 0x3f
 800492e:	409a      	lsls	r2, r3
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0216 	orr.w	r2, r2, #22
 8004942:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	2b00      	cmp	r3, #0
 800494a:	d007      	beq.n	800495c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f042 0208 	orr.w	r2, r2, #8
 800495a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e005      	b.n	800497a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004976:	2302      	movs	r3, #2
 8004978:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800497a:	7dfb      	ldrb	r3, [r7, #23]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004990:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004992:	f7fe ff7d 	bl	8003890 <HAL_GetTick>
 8004996:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d008      	beq.n	80049b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2280      	movs	r2, #128	; 0x80
 80049a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e052      	b.n	8004a5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0216 	bic.w	r2, r2, #22
 80049c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d103      	bne.n	80049e6 <HAL_DMA_Abort+0x62>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d007      	beq.n	80049f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0208 	bic.w	r2, r2, #8
 80049f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0201 	bic.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a06:	e013      	b.n	8004a30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a08:	f7fe ff42 	bl	8003890 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b05      	cmp	r3, #5
 8004a14:	d90c      	bls.n	8004a30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2220      	movs	r2, #32
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2203      	movs	r2, #3
 8004a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e015      	b.n	8004a5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e4      	bne.n	8004a08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a42:	223f      	movs	r2, #63	; 0x3f
 8004a44:	409a      	lsls	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d004      	beq.n	8004a82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2280      	movs	r2, #128	; 0x80
 8004a7c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e00c      	b.n	8004a9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2205      	movs	r2, #5
 8004a86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 0201 	bic.w	r2, r2, #1
 8004a98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ab4:	4b8e      	ldr	r3, [pc, #568]	; (8004cf0 <HAL_DMA_IRQHandler+0x248>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a8e      	ldr	r2, [pc, #568]	; (8004cf4 <HAL_DMA_IRQHandler+0x24c>)
 8004aba:	fba2 2303 	umull	r2, r3, r2, r3
 8004abe:	0a9b      	lsrs	r3, r3, #10
 8004ac0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad2:	2208      	movs	r2, #8
 8004ad4:	409a      	lsls	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d01a      	beq.n	8004b14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d013      	beq.n	8004b14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0204 	bic.w	r2, r2, #4
 8004afa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b00:	2208      	movs	r2, #8
 8004b02:	409a      	lsls	r2, r3
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b0c:	f043 0201 	orr.w	r2, r3, #1
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b18:	2201      	movs	r2, #1
 8004b1a:	409a      	lsls	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d012      	beq.n	8004b4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b36:	2201      	movs	r2, #1
 8004b38:	409a      	lsls	r2, r3
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b42:	f043 0202 	orr.w	r2, r3, #2
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4e:	2204      	movs	r2, #4
 8004b50:	409a      	lsls	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d012      	beq.n	8004b80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d00b      	beq.n	8004b80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6c:	2204      	movs	r2, #4
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b78:	f043 0204 	orr.w	r2, r3, #4
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b84:	2210      	movs	r2, #16
 8004b86:	409a      	lsls	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d043      	beq.n	8004c18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0308 	and.w	r3, r3, #8
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d03c      	beq.n	8004c18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba2:	2210      	movs	r2, #16
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d018      	beq.n	8004bea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d108      	bne.n	8004bd8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d024      	beq.n	8004c18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	4798      	blx	r3
 8004bd6:	e01f      	b.n	8004c18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d01b      	beq.n	8004c18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4798      	blx	r3
 8004be8:	e016      	b.n	8004c18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d107      	bne.n	8004c08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0208 	bic.w	r2, r2, #8
 8004c06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	409a      	lsls	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 808f 	beq.w	8004d48 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0310 	and.w	r3, r3, #16
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 8087 	beq.w	8004d48 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c3e:	2220      	movs	r2, #32
 8004c40:	409a      	lsls	r2, r3
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b05      	cmp	r3, #5
 8004c50:	d136      	bne.n	8004cc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0216 	bic.w	r2, r2, #22
 8004c60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695a      	ldr	r2, [r3, #20]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d103      	bne.n	8004c82 <HAL_DMA_IRQHandler+0x1da>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d007      	beq.n	8004c92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0208 	bic.w	r2, r2, #8
 8004c90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c96:	223f      	movs	r2, #63	; 0x3f
 8004c98:	409a      	lsls	r2, r3
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d07e      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	4798      	blx	r3
        }
        return;
 8004cbe:	e079      	b.n	8004db4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d01d      	beq.n	8004d0a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10d      	bne.n	8004cf8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d031      	beq.n	8004d48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	4798      	blx	r3
 8004cec:	e02c      	b.n	8004d48 <HAL_DMA_IRQHandler+0x2a0>
 8004cee:	bf00      	nop
 8004cf0:	20000140 	.word	0x20000140
 8004cf4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d023      	beq.n	8004d48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	4798      	blx	r3
 8004d08:	e01e      	b.n	8004d48 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10f      	bne.n	8004d38 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0210 	bic.w	r2, r2, #16
 8004d26:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d032      	beq.n	8004db6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d022      	beq.n	8004da2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2205      	movs	r2, #5
 8004d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	3301      	adds	r3, #1
 8004d78:	60bb      	str	r3, [r7, #8]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d307      	bcc.n	8004d90 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f2      	bne.n	8004d74 <HAL_DMA_IRQHandler+0x2cc>
 8004d8e:	e000      	b.n	8004d92 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004d90:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d005      	beq.n	8004db6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
 8004db2:	e000      	b.n	8004db6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004db4:	bf00      	nop
    }
  }
}
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004dd8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b40      	cmp	r3, #64	; 0x40
 8004de8:	d108      	bne.n	8004dfc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004dfa:	e007      	b.n	8004e0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	60da      	str	r2, [r3, #12]
}
 8004e0c:	bf00      	nop
 8004e0e:	3714      	adds	r7, #20
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	3b10      	subs	r3, #16
 8004e28:	4a14      	ldr	r2, [pc, #80]	; (8004e7c <DMA_CalcBaseAndBitshift+0x64>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	091b      	lsrs	r3, r3, #4
 8004e30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e32:	4a13      	ldr	r2, [pc, #76]	; (8004e80 <DMA_CalcBaseAndBitshift+0x68>)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4413      	add	r3, r2
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2b03      	cmp	r3, #3
 8004e44:	d909      	bls.n	8004e5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e4e:	f023 0303 	bic.w	r3, r3, #3
 8004e52:	1d1a      	adds	r2, r3, #4
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	659a      	str	r2, [r3, #88]	; 0x58
 8004e58:	e007      	b.n	8004e6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e62:	f023 0303 	bic.w	r3, r3, #3
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	aaaaaaab 	.word	0xaaaaaaab
 8004e80:	0800c24c 	.word	0x0800c24c

08004e84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d11f      	bne.n	8004ede <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d856      	bhi.n	8004f52 <DMA_CheckFifoParam+0xce>
 8004ea4:	a201      	add	r2, pc, #4	; (adr r2, 8004eac <DMA_CheckFifoParam+0x28>)
 8004ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eaa:	bf00      	nop
 8004eac:	08004ebd 	.word	0x08004ebd
 8004eb0:	08004ecf 	.word	0x08004ecf
 8004eb4:	08004ebd 	.word	0x08004ebd
 8004eb8:	08004f53 	.word	0x08004f53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d046      	beq.n	8004f56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ecc:	e043      	b.n	8004f56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ed6:	d140      	bne.n	8004f5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004edc:	e03d      	b.n	8004f5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee6:	d121      	bne.n	8004f2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d837      	bhi.n	8004f5e <DMA_CheckFifoParam+0xda>
 8004eee:	a201      	add	r2, pc, #4	; (adr r2, 8004ef4 <DMA_CheckFifoParam+0x70>)
 8004ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef4:	08004f05 	.word	0x08004f05
 8004ef8:	08004f0b 	.word	0x08004f0b
 8004efc:	08004f05 	.word	0x08004f05
 8004f00:	08004f1d 	.word	0x08004f1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
      break;
 8004f08:	e030      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d025      	beq.n	8004f62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f1a:	e022      	b.n	8004f62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f24:	d11f      	bne.n	8004f66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f2a:	e01c      	b.n	8004f66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d903      	bls.n	8004f3a <DMA_CheckFifoParam+0xb6>
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b03      	cmp	r3, #3
 8004f36:	d003      	beq.n	8004f40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f38:	e018      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004f3e:	e015      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00e      	beq.n	8004f6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f50:	e00b      	b.n	8004f6a <DMA_CheckFifoParam+0xe6>
      break;
 8004f52:	bf00      	nop
 8004f54:	e00a      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;
 8004f56:	bf00      	nop
 8004f58:	e008      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;
 8004f5a:	bf00      	nop
 8004f5c:	e006      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;
 8004f5e:	bf00      	nop
 8004f60:	e004      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;
 8004f62:	bf00      	nop
 8004f64:	e002      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;   
 8004f66:	bf00      	nop
 8004f68:	e000      	b.n	8004f6c <DMA_CheckFifoParam+0xe8>
      break;
 8004f6a:	bf00      	nop
    }
  } 
  
  return status; 
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3714      	adds	r7, #20
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop

08004f7c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004f86:	4b4b      	ldr	r3, [pc, #300]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d020      	beq.n	8004fd4 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004f92:	4b49      	ldr	r3, [pc, #292]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d107      	bne.n	8004fac <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004f9c:	4b46      	ldr	r3, [pc, #280]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8004fa2:	4b45      	ldr	r3, [pc, #276]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fa8:	60da      	str	r2, [r3, #12]
 8004faa:	e00b      	b.n	8004fc4 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004fac:	4b42      	ldr	r3, [pc, #264]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d103      	bne.n	8004fbe <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8004fb6:	4b40      	ldr	r3, [pc, #256]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	607b      	str	r3, [r7, #4]
 8004fbc:	e002      	b.n	8004fc4 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004fbe:	4b3e      	ldr	r3, [pc, #248]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004fc4:	f000 f88e 	bl	80050e4 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 f881 	bl	80050d0 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004fce:	4b3a      	ldr	r3, [pc, #232]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004fd4:	4b37      	ldr	r3, [pc, #220]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d04a      	beq.n	8005076 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004fe0:	4b34      	ldr	r3, [pc, #208]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004fe6:	4b34      	ldr	r3, [pc, #208]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d12d      	bne.n	800504c <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8004ff0:	4b31      	ldr	r3, [pc, #196]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	4a30      	ldr	r2, [pc, #192]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004ff8:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8004ffa:	4b2f      	ldr	r3, [pc, #188]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d015      	beq.n	800502e <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8005002:	4b2d      	ldr	r3, [pc, #180]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 f857 	bl	80050bc <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 800500e:	4b2a      	ldr	r3, [pc, #168]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	3301      	adds	r3, #1
 8005014:	4a28      	ldr	r2, [pc, #160]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005016:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8005018:	4b27      	ldr	r3, [pc, #156]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 800501e:	4b26      	ldr	r3, [pc, #152]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005020:	7a1b      	ldrb	r3, [r3, #8]
 8005022:	b2db      	uxtb	r3, r3
 8005024:	4619      	mov	r1, r3
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f8b2 	bl	8005190 <FLASH_Erase_Sector>
 800502c:	e023      	b.n	8005076 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 800502e:	f04f 33ff 	mov.w	r3, #4294967295
 8005032:	607b      	str	r3, [r7, #4]
 8005034:	4a20      	ldr	r2, [pc, #128]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800503a:	4b1f      	ldr	r3, [pc, #124]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 800503c:	2200      	movs	r2, #0
 800503e:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8005040:	f000 f8ee 	bl	8005220 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 f839 	bl	80050bc <HAL_FLASH_EndOfOperationCallback>
 800504a:	e014      	b.n	8005076 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800504c:	4b1a      	ldr	r3, [pc, #104]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d107      	bne.n	8005066 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8005056:	f000 f8e3 	bl	8005220 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800505a:	4b17      	ldr	r3, [pc, #92]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	4618      	mov	r0, r3
 8005060:	f000 f82c 	bl	80050bc <HAL_FLASH_EndOfOperationCallback>
 8005064:	e004      	b.n	8005070 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005066:	4b14      	ldr	r3, [pc, #80]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	4618      	mov	r0, r3
 800506c:	f000 f826 	bl	80050bc <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005070:	4b11      	ldr	r3, [pc, #68]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005072:	2200      	movs	r2, #0
 8005074:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8005076:	4b10      	ldr	r3, [pc, #64]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d114      	bne.n	80050aa <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8005080:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	4a0b      	ldr	r2, [pc, #44]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8005086:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800508a:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800508c:	4b09      	ldr	r3, [pc, #36]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	4a08      	ldr	r2, [pc, #32]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 8005092:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005096:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8005098:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	4a05      	ldr	r2, [pc, #20]	; (80050b4 <HAL_FLASH_IRQHandler+0x138>)
 800509e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80050a2:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80050a4:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <HAL_FLASH_IRQHandler+0x13c>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	761a      	strb	r2, [r3, #24]
  }
}
 80050aa:	bf00      	nop
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	40023c00 	.word	0x40023c00
 80050b8:	20000aac 	.word	0x20000aac

080050bc <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80050e8:	4b27      	ldr	r3, [pc, #156]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d008      	beq.n	8005106 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80050f4:	4b25      	ldr	r3, [pc, #148]	; (800518c <FLASH_SetErrorCode+0xa8>)
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f043 0310 	orr.w	r3, r3, #16
 80050fc:	4a23      	ldr	r2, [pc, #140]	; (800518c <FLASH_SetErrorCode+0xa8>)
 80050fe:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005100:	4b21      	ldr	r3, [pc, #132]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005102:	2210      	movs	r2, #16
 8005104:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005106:	4b20      	ldr	r3, [pc, #128]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b00      	cmp	r3, #0
 8005110:	d008      	beq.n	8005124 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005112:	4b1e      	ldr	r3, [pc, #120]	; (800518c <FLASH_SetErrorCode+0xa8>)
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f043 0308 	orr.w	r3, r3, #8
 800511a:	4a1c      	ldr	r2, [pc, #112]	; (800518c <FLASH_SetErrorCode+0xa8>)
 800511c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800511e:	4b1a      	ldr	r3, [pc, #104]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005120:	2220      	movs	r2, #32
 8005122:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005124:	4b18      	ldr	r3, [pc, #96]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005130:	4b16      	ldr	r3, [pc, #88]	; (800518c <FLASH_SetErrorCode+0xa8>)
 8005132:	69db      	ldr	r3, [r3, #28]
 8005134:	f043 0304 	orr.w	r3, r3, #4
 8005138:	4a14      	ldr	r2, [pc, #80]	; (800518c <FLASH_SetErrorCode+0xa8>)
 800513a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800513c:	4b12      	ldr	r3, [pc, #72]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 800513e:	2240      	movs	r2, #64	; 0x40
 8005140:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005142:	4b11      	ldr	r3, [pc, #68]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800514a:	2b00      	cmp	r3, #0
 800514c:	d008      	beq.n	8005160 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800514e:	4b0f      	ldr	r3, [pc, #60]	; (800518c <FLASH_SetErrorCode+0xa8>)
 8005150:	69db      	ldr	r3, [r3, #28]
 8005152:	f043 0302 	orr.w	r3, r3, #2
 8005156:	4a0d      	ldr	r2, [pc, #52]	; (800518c <FLASH_SetErrorCode+0xa8>)
 8005158:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800515a:	4b0b      	ldr	r3, [pc, #44]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 800515c:	2280      	movs	r2, #128	; 0x80
 800515e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005160:	4b09      	ldr	r3, [pc, #36]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d008      	beq.n	800517e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800516c:	4b07      	ldr	r3, [pc, #28]	; (800518c <FLASH_SetErrorCode+0xa8>)
 800516e:	69db      	ldr	r3, [r3, #28]
 8005170:	f043 0320 	orr.w	r3, r3, #32
 8005174:	4a05      	ldr	r2, [pc, #20]	; (800518c <FLASH_SetErrorCode+0xa8>)
 8005176:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005178:	4b03      	ldr	r3, [pc, #12]	; (8005188 <FLASH_SetErrorCode+0xa4>)
 800517a:	2202      	movs	r2, #2
 800517c:	60da      	str	r2, [r3, #12]
  }
}
 800517e:	bf00      	nop
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	40023c00 	.word	0x40023c00
 800518c:	20000aac 	.word	0x20000aac

08005190 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	460b      	mov	r3, r1
 800519a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80051a0:	78fb      	ldrb	r3, [r7, #3]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d102      	bne.n	80051ac <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	e010      	b.n	80051ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80051ac:	78fb      	ldrb	r3, [r7, #3]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d103      	bne.n	80051ba <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80051b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	e009      	b.n	80051ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80051ba:	78fb      	ldrb	r3, [r7, #3]
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d103      	bne.n	80051c8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80051c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	e002      	b.n	80051ce <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80051c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80051cc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80051ce:	4b13      	ldr	r3, [pc, #76]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	4a12      	ldr	r2, [pc, #72]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80051da:	4b10      	ldr	r3, [pc, #64]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051dc:	691a      	ldr	r2, [r3, #16]
 80051de:	490f      	ldr	r1, [pc, #60]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80051e6:	4b0d      	ldr	r3, [pc, #52]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	4a0c      	ldr	r2, [pc, #48]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80051f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80051f2:	4b0a      	ldr	r3, [pc, #40]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	4313      	orrs	r3, r2
 80051fc:	4a07      	ldr	r2, [pc, #28]	; (800521c <FLASH_Erase_Sector+0x8c>)
 80051fe:	f043 0302 	orr.w	r3, r3, #2
 8005202:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005204:	4b05      	ldr	r3, [pc, #20]	; (800521c <FLASH_Erase_Sector+0x8c>)
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	4a04      	ldr	r2, [pc, #16]	; (800521c <FLASH_Erase_Sector+0x8c>)
 800520a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800520e:	6113      	str	r3, [r2, #16]
}
 8005210:	bf00      	nop
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40023c00 	.word	0x40023c00

08005220 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005220:	b480      	push	{r7}
 8005222:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005224:	4b20      	ldr	r3, [pc, #128]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800522c:	2b00      	cmp	r3, #0
 800522e:	d017      	beq.n	8005260 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005230:	4b1d      	ldr	r3, [pc, #116]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a1c      	ldr	r2, [pc, #112]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005236:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800523a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800523c:	4b1a      	ldr	r3, [pc, #104]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005242:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005246:	6013      	str	r3, [r2, #0]
 8005248:	4b17      	ldr	r3, [pc, #92]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a16      	ldr	r2, [pc, #88]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800524e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005252:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005254:	4b14      	ldr	r3, [pc, #80]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a13      	ldr	r2, [pc, #76]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800525a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800525e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005260:	4b11      	ldr	r3, [pc, #68]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005268:	2b00      	cmp	r3, #0
 800526a:	d017      	beq.n	800529c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800526c:	4b0e      	ldr	r3, [pc, #56]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a0d      	ldr	r2, [pc, #52]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005272:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005276:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005278:	4b0b      	ldr	r3, [pc, #44]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a0a      	ldr	r2, [pc, #40]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800527e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	4b08      	ldr	r3, [pc, #32]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a07      	ldr	r2, [pc, #28]	; (80052a8 <FLASH_FlushCaches+0x88>)
 800528a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800528e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005290:	4b05      	ldr	r3, [pc, #20]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a04      	ldr	r2, [pc, #16]	; (80052a8 <FLASH_FlushCaches+0x88>)
 8005296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800529a:	6013      	str	r3, [r2, #0]
  }
}
 800529c:	bf00      	nop
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40023c00 	.word	0x40023c00

080052ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b089      	sub	sp, #36	; 0x24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80052be:	2300      	movs	r3, #0
 80052c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052c2:	2300      	movs	r3, #0
 80052c4:	61fb      	str	r3, [r7, #28]
 80052c6:	e16b      	b.n	80055a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80052c8:	2201      	movs	r2, #1
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	fa02 f303 	lsl.w	r3, r2, r3
 80052d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	4013      	ands	r3, r2
 80052da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	f040 815a 	bne.w	800559a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f003 0303 	and.w	r3, r3, #3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d005      	beq.n	80052fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d130      	bne.n	8005360 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	2203      	movs	r2, #3
 800530a:	fa02 f303 	lsl.w	r3, r2, r3
 800530e:	43db      	mvns	r3, r3
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	4013      	ands	r3, r2
 8005314:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	69ba      	ldr	r2, [r7, #24]
 8005324:	4313      	orrs	r3, r2
 8005326:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005334:	2201      	movs	r2, #1
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	fa02 f303 	lsl.w	r3, r2, r3
 800533c:	43db      	mvns	r3, r3
 800533e:	69ba      	ldr	r2, [r7, #24]
 8005340:	4013      	ands	r3, r2
 8005342:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	091b      	lsrs	r3, r3, #4
 800534a:	f003 0201 	and.w	r2, r3, #1
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	fa02 f303 	lsl.w	r3, r2, r3
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	4313      	orrs	r3, r2
 8005358:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	2b03      	cmp	r3, #3
 800536a:	d017      	beq.n	800539c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	2203      	movs	r2, #3
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	43db      	mvns	r3, r3
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	4013      	ands	r3, r2
 8005382:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	4313      	orrs	r3, r2
 8005394:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f003 0303 	and.w	r3, r3, #3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d123      	bne.n	80053f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	08da      	lsrs	r2, r3, #3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3208      	adds	r2, #8
 80053b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	220f      	movs	r2, #15
 80053c0:	fa02 f303 	lsl.w	r3, r2, r3
 80053c4:	43db      	mvns	r3, r3
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	4013      	ands	r3, r2
 80053ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	691a      	ldr	r2, [r3, #16]
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	fa02 f303 	lsl.w	r3, r2, r3
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	4313      	orrs	r3, r2
 80053e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	08da      	lsrs	r2, r3, #3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	3208      	adds	r2, #8
 80053ea:	69b9      	ldr	r1, [r7, #24]
 80053ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	005b      	lsls	r3, r3, #1
 80053fa:	2203      	movs	r2, #3
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	43db      	mvns	r3, r3
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	4013      	ands	r3, r2
 8005406:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f003 0203 	and.w	r2, r3, #3
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	4313      	orrs	r3, r2
 800541c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800542c:	2b00      	cmp	r3, #0
 800542e:	f000 80b4 	beq.w	800559a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005432:	2300      	movs	r3, #0
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	4b60      	ldr	r3, [pc, #384]	; (80055b8 <HAL_GPIO_Init+0x30c>)
 8005438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800543a:	4a5f      	ldr	r2, [pc, #380]	; (80055b8 <HAL_GPIO_Init+0x30c>)
 800543c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005440:	6453      	str	r3, [r2, #68]	; 0x44
 8005442:	4b5d      	ldr	r3, [pc, #372]	; (80055b8 <HAL_GPIO_Init+0x30c>)
 8005444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800544e:	4a5b      	ldr	r2, [pc, #364]	; (80055bc <HAL_GPIO_Init+0x310>)
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	089b      	lsrs	r3, r3, #2
 8005454:	3302      	adds	r3, #2
 8005456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800545a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	220f      	movs	r2, #15
 8005466:	fa02 f303 	lsl.w	r3, r2, r3
 800546a:	43db      	mvns	r3, r3
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	4013      	ands	r3, r2
 8005470:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a52      	ldr	r2, [pc, #328]	; (80055c0 <HAL_GPIO_Init+0x314>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d02b      	beq.n	80054d2 <HAL_GPIO_Init+0x226>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a51      	ldr	r2, [pc, #324]	; (80055c4 <HAL_GPIO_Init+0x318>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d025      	beq.n	80054ce <HAL_GPIO_Init+0x222>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a50      	ldr	r2, [pc, #320]	; (80055c8 <HAL_GPIO_Init+0x31c>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d01f      	beq.n	80054ca <HAL_GPIO_Init+0x21e>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a4f      	ldr	r2, [pc, #316]	; (80055cc <HAL_GPIO_Init+0x320>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d019      	beq.n	80054c6 <HAL_GPIO_Init+0x21a>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a4e      	ldr	r2, [pc, #312]	; (80055d0 <HAL_GPIO_Init+0x324>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d013      	beq.n	80054c2 <HAL_GPIO_Init+0x216>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a4d      	ldr	r2, [pc, #308]	; (80055d4 <HAL_GPIO_Init+0x328>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d00d      	beq.n	80054be <HAL_GPIO_Init+0x212>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a4c      	ldr	r2, [pc, #304]	; (80055d8 <HAL_GPIO_Init+0x32c>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d007      	beq.n	80054ba <HAL_GPIO_Init+0x20e>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a4b      	ldr	r2, [pc, #300]	; (80055dc <HAL_GPIO_Init+0x330>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d101      	bne.n	80054b6 <HAL_GPIO_Init+0x20a>
 80054b2:	2307      	movs	r3, #7
 80054b4:	e00e      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054b6:	2308      	movs	r3, #8
 80054b8:	e00c      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054ba:	2306      	movs	r3, #6
 80054bc:	e00a      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054be:	2305      	movs	r3, #5
 80054c0:	e008      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054c2:	2304      	movs	r3, #4
 80054c4:	e006      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054c6:	2303      	movs	r3, #3
 80054c8:	e004      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054ca:	2302      	movs	r3, #2
 80054cc:	e002      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054ce:	2301      	movs	r3, #1
 80054d0:	e000      	b.n	80054d4 <HAL_GPIO_Init+0x228>
 80054d2:	2300      	movs	r3, #0
 80054d4:	69fa      	ldr	r2, [r7, #28]
 80054d6:	f002 0203 	and.w	r2, r2, #3
 80054da:	0092      	lsls	r2, r2, #2
 80054dc:	4093      	lsls	r3, r2
 80054de:	69ba      	ldr	r2, [r7, #24]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054e4:	4935      	ldr	r1, [pc, #212]	; (80055bc <HAL_GPIO_Init+0x310>)
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	089b      	lsrs	r3, r3, #2
 80054ea:	3302      	adds	r3, #2
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054f2:	4b3b      	ldr	r3, [pc, #236]	; (80055e0 <HAL_GPIO_Init+0x334>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	43db      	mvns	r3, r3
 80054fc:	69ba      	ldr	r2, [r7, #24]
 80054fe:	4013      	ands	r3, r2
 8005500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800550e:	69ba      	ldr	r2, [r7, #24]
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005516:	4a32      	ldr	r2, [pc, #200]	; (80055e0 <HAL_GPIO_Init+0x334>)
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800551c:	4b30      	ldr	r3, [pc, #192]	; (80055e0 <HAL_GPIO_Init+0x334>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	43db      	mvns	r3, r3
 8005526:	69ba      	ldr	r2, [r7, #24]
 8005528:	4013      	ands	r3, r2
 800552a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	4313      	orrs	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005540:	4a27      	ldr	r2, [pc, #156]	; (80055e0 <HAL_GPIO_Init+0x334>)
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005546:	4b26      	ldr	r3, [pc, #152]	; (80055e0 <HAL_GPIO_Init+0x334>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	43db      	mvns	r3, r3
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	4013      	ands	r3, r2
 8005554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005562:	69ba      	ldr	r2, [r7, #24]
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	4313      	orrs	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800556a:	4a1d      	ldr	r2, [pc, #116]	; (80055e0 <HAL_GPIO_Init+0x334>)
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005570:	4b1b      	ldr	r3, [pc, #108]	; (80055e0 <HAL_GPIO_Init+0x334>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	43db      	mvns	r3, r3
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	4013      	ands	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	4313      	orrs	r3, r2
 8005592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005594:	4a12      	ldr	r2, [pc, #72]	; (80055e0 <HAL_GPIO_Init+0x334>)
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	3301      	adds	r3, #1
 800559e:	61fb      	str	r3, [r7, #28]
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	2b0f      	cmp	r3, #15
 80055a4:	f67f ae90 	bls.w	80052c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80055a8:	bf00      	nop
 80055aa:	bf00      	nop
 80055ac:	3724      	adds	r7, #36	; 0x24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	40023800 	.word	0x40023800
 80055bc:	40013800 	.word	0x40013800
 80055c0:	40020000 	.word	0x40020000
 80055c4:	40020400 	.word	0x40020400
 80055c8:	40020800 	.word	0x40020800
 80055cc:	40020c00 	.word	0x40020c00
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40021400 	.word	0x40021400
 80055d8:	40021800 	.word	0x40021800
 80055dc:	40021c00 	.word	0x40021c00
 80055e0:	40013c00 	.word	0x40013c00

080055e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	460b      	mov	r3, r1
 80055ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	691a      	ldr	r2, [r3, #16]
 80055f4:	887b      	ldrh	r3, [r7, #2]
 80055f6:	4013      	ands	r3, r2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055fc:	2301      	movs	r3, #1
 80055fe:	73fb      	strb	r3, [r7, #15]
 8005600:	e001      	b.n	8005606 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005602:	2300      	movs	r3, #0
 8005604:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005606:	7bfb      	ldrb	r3, [r7, #15]
}
 8005608:	4618      	mov	r0, r3
 800560a:	3714      	adds	r7, #20
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	460b      	mov	r3, r1
 800561e:	807b      	strh	r3, [r7, #2]
 8005620:	4613      	mov	r3, r2
 8005622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005624:	787b      	ldrb	r3, [r7, #1]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800562a:	887a      	ldrh	r2, [r7, #2]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005630:	e003      	b.n	800563a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005632:	887b      	ldrh	r3, [r7, #2]
 8005634:	041a      	lsls	r2, r3, #16
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	619a      	str	r2, [r3, #24]
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005646:	b480      	push	{r7}
 8005648:	b085      	sub	sp, #20
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
 800564e:	460b      	mov	r3, r1
 8005650:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005658:	887a      	ldrh	r2, [r7, #2]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4013      	ands	r3, r2
 800565e:	041a      	lsls	r2, r3, #16
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	43d9      	mvns	r1, r3
 8005664:	887b      	ldrh	r3, [r7, #2]
 8005666:	400b      	ands	r3, r1
 8005668:	431a      	orrs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	619a      	str	r2, [r3, #24]
}
 800566e:	bf00      	nop
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
	...

0800567c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e267      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d075      	beq.n	8005786 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800569a:	4b88      	ldr	r3, [pc, #544]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 030c 	and.w	r3, r3, #12
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d00c      	beq.n	80056c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056a6:	4b85      	ldr	r3, [pc, #532]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056ae:	2b08      	cmp	r3, #8
 80056b0:	d112      	bne.n	80056d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056b2:	4b82      	ldr	r3, [pc, #520]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056be:	d10b      	bne.n	80056d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056c0:	4b7e      	ldr	r3, [pc, #504]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d05b      	beq.n	8005784 <HAL_RCC_OscConfig+0x108>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d157      	bne.n	8005784 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e242      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056e0:	d106      	bne.n	80056f0 <HAL_RCC_OscConfig+0x74>
 80056e2:	4b76      	ldr	r3, [pc, #472]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a75      	ldr	r2, [pc, #468]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	e01d      	b.n	800572c <HAL_RCC_OscConfig+0xb0>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056f8:	d10c      	bne.n	8005714 <HAL_RCC_OscConfig+0x98>
 80056fa:	4b70      	ldr	r3, [pc, #448]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a6f      	ldr	r2, [pc, #444]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	4b6d      	ldr	r3, [pc, #436]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a6c      	ldr	r2, [pc, #432]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 800570c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	e00b      	b.n	800572c <HAL_RCC_OscConfig+0xb0>
 8005714:	4b69      	ldr	r3, [pc, #420]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a68      	ldr	r2, [pc, #416]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 800571a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	4b66      	ldr	r3, [pc, #408]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a65      	ldr	r2, [pc, #404]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800572a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d013      	beq.n	800575c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005734:	f7fe f8ac 	bl	8003890 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800573c:	f7fe f8a8 	bl	8003890 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b64      	cmp	r3, #100	; 0x64
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e207      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800574e:	4b5b      	ldr	r3, [pc, #364]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d0f0      	beq.n	800573c <HAL_RCC_OscConfig+0xc0>
 800575a:	e014      	b.n	8005786 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575c:	f7fe f898 	bl	8003890 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005764:	f7fe f894 	bl	8003890 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	; 0x64
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e1f3      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005776:	4b51      	ldr	r3, [pc, #324]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0xe8>
 8005782:	e000      	b.n	8005786 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d063      	beq.n	800585a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005792:	4b4a      	ldr	r3, [pc, #296]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 030c 	and.w	r3, r3, #12
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00b      	beq.n	80057b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057a6:	2b08      	cmp	r3, #8
 80057a8:	d11c      	bne.n	80057e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057aa:	4b44      	ldr	r3, [pc, #272]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d116      	bne.n	80057e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057b6:	4b41      	ldr	r3, [pc, #260]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d005      	beq.n	80057ce <HAL_RCC_OscConfig+0x152>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d001      	beq.n	80057ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e1c7      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ce:	4b3b      	ldr	r3, [pc, #236]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	00db      	lsls	r3, r3, #3
 80057dc:	4937      	ldr	r1, [pc, #220]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057e2:	e03a      	b.n	800585a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d020      	beq.n	800582e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057ec:	4b34      	ldr	r3, [pc, #208]	; (80058c0 <HAL_RCC_OscConfig+0x244>)
 80057ee:	2201      	movs	r2, #1
 80057f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f2:	f7fe f84d 	bl	8003890 <HAL_GetTick>
 80057f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f8:	e008      	b.n	800580c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057fa:	f7fe f849 	bl	8003890 <HAL_GetTick>
 80057fe:	4602      	mov	r2, r0
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	2b02      	cmp	r3, #2
 8005806:	d901      	bls.n	800580c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005808:	2303      	movs	r3, #3
 800580a:	e1a8      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800580c:	4b2b      	ldr	r3, [pc, #172]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d0f0      	beq.n	80057fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005818:	4b28      	ldr	r3, [pc, #160]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	4925      	ldr	r1, [pc, #148]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005828:	4313      	orrs	r3, r2
 800582a:	600b      	str	r3, [r1, #0]
 800582c:	e015      	b.n	800585a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800582e:	4b24      	ldr	r3, [pc, #144]	; (80058c0 <HAL_RCC_OscConfig+0x244>)
 8005830:	2200      	movs	r2, #0
 8005832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fe f82c 	bl	8003890 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800583c:	f7fe f828 	bl	8003890 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e187      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800584e:	4b1b      	ldr	r3, [pc, #108]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1f0      	bne.n	800583c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0308 	and.w	r3, r3, #8
 8005862:	2b00      	cmp	r3, #0
 8005864:	d036      	beq.n	80058d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d016      	beq.n	800589c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800586e:	4b15      	ldr	r3, [pc, #84]	; (80058c4 <HAL_RCC_OscConfig+0x248>)
 8005870:	2201      	movs	r2, #1
 8005872:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005874:	f7fe f80c 	bl	8003890 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800587a:	e008      	b.n	800588e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800587c:	f7fe f808 	bl	8003890 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d901      	bls.n	800588e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e167      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800588e:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <HAL_RCC_OscConfig+0x240>)
 8005890:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d0f0      	beq.n	800587c <HAL_RCC_OscConfig+0x200>
 800589a:	e01b      	b.n	80058d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800589c:	4b09      	ldr	r3, [pc, #36]	; (80058c4 <HAL_RCC_OscConfig+0x248>)
 800589e:	2200      	movs	r2, #0
 80058a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a2:	f7fd fff5 	bl	8003890 <HAL_GetTick>
 80058a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058a8:	e00e      	b.n	80058c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058aa:	f7fd fff1 	bl	8003890 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d907      	bls.n	80058c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e150      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
 80058bc:	40023800 	.word	0x40023800
 80058c0:	42470000 	.word	0x42470000
 80058c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c8:	4b88      	ldr	r3, [pc, #544]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80058ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1ea      	bne.n	80058aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8097 	beq.w	8005a10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058e2:	2300      	movs	r3, #0
 80058e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058e6:	4b81      	ldr	r3, [pc, #516]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80058e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10f      	bne.n	8005912 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058f2:	2300      	movs	r3, #0
 80058f4:	60bb      	str	r3, [r7, #8]
 80058f6:	4b7d      	ldr	r3, [pc, #500]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80058f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fa:	4a7c      	ldr	r2, [pc, #496]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80058fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005900:	6413      	str	r3, [r2, #64]	; 0x40
 8005902:	4b7a      	ldr	r3, [pc, #488]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800590a:	60bb      	str	r3, [r7, #8]
 800590c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800590e:	2301      	movs	r3, #1
 8005910:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005912:	4b77      	ldr	r3, [pc, #476]	; (8005af0 <HAL_RCC_OscConfig+0x474>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591a:	2b00      	cmp	r3, #0
 800591c:	d118      	bne.n	8005950 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800591e:	4b74      	ldr	r3, [pc, #464]	; (8005af0 <HAL_RCC_OscConfig+0x474>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a73      	ldr	r2, [pc, #460]	; (8005af0 <HAL_RCC_OscConfig+0x474>)
 8005924:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005928:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800592a:	f7fd ffb1 	bl	8003890 <HAL_GetTick>
 800592e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005932:	f7fd ffad 	bl	8003890 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e10c      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005944:	4b6a      	ldr	r3, [pc, #424]	; (8005af0 <HAL_RCC_OscConfig+0x474>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0f0      	beq.n	8005932 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d106      	bne.n	8005966 <HAL_RCC_OscConfig+0x2ea>
 8005958:	4b64      	ldr	r3, [pc, #400]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800595a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800595c:	4a63      	ldr	r2, [pc, #396]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800595e:	f043 0301 	orr.w	r3, r3, #1
 8005962:	6713      	str	r3, [r2, #112]	; 0x70
 8005964:	e01c      	b.n	80059a0 <HAL_RCC_OscConfig+0x324>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	2b05      	cmp	r3, #5
 800596c:	d10c      	bne.n	8005988 <HAL_RCC_OscConfig+0x30c>
 800596e:	4b5f      	ldr	r3, [pc, #380]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005972:	4a5e      	ldr	r2, [pc, #376]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005974:	f043 0304 	orr.w	r3, r3, #4
 8005978:	6713      	str	r3, [r2, #112]	; 0x70
 800597a:	4b5c      	ldr	r3, [pc, #368]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800597c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800597e:	4a5b      	ldr	r2, [pc, #364]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005980:	f043 0301 	orr.w	r3, r3, #1
 8005984:	6713      	str	r3, [r2, #112]	; 0x70
 8005986:	e00b      	b.n	80059a0 <HAL_RCC_OscConfig+0x324>
 8005988:	4b58      	ldr	r3, [pc, #352]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800598a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598c:	4a57      	ldr	r2, [pc, #348]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800598e:	f023 0301 	bic.w	r3, r3, #1
 8005992:	6713      	str	r3, [r2, #112]	; 0x70
 8005994:	4b55      	ldr	r3, [pc, #340]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005998:	4a54      	ldr	r2, [pc, #336]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 800599a:	f023 0304 	bic.w	r3, r3, #4
 800599e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d015      	beq.n	80059d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a8:	f7fd ff72 	bl	8003890 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059ae:	e00a      	b.n	80059c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059b0:	f7fd ff6e 	bl	8003890 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80059be:	4293      	cmp	r3, r2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e0cb      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c6:	4b49      	ldr	r3, [pc, #292]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80059c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d0ee      	beq.n	80059b0 <HAL_RCC_OscConfig+0x334>
 80059d2:	e014      	b.n	80059fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d4:	f7fd ff5c 	bl	8003890 <HAL_GetTick>
 80059d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059da:	e00a      	b.n	80059f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059dc:	f7fd ff58 	bl	8003890 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e0b5      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f2:	4b3e      	ldr	r3, [pc, #248]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 80059f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1ee      	bne.n	80059dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d105      	bne.n	8005a10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a04:	4b39      	ldr	r3, [pc, #228]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	4a38      	ldr	r2, [pc, #224]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005a0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a0e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 80a1 	beq.w	8005b5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a1a:	4b34      	ldr	r3, [pc, #208]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b08      	cmp	r3, #8
 8005a24:	d05c      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d141      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2e:	4b31      	ldr	r3, [pc, #196]	; (8005af4 <HAL_RCC_OscConfig+0x478>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a34:	f7fd ff2c 	bl	8003890 <HAL_GetTick>
 8005a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a3a:	e008      	b.n	8005a4e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a3c:	f7fd ff28 	bl	8003890 <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d901      	bls.n	8005a4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e087      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a4e:	4b27      	ldr	r3, [pc, #156]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1f0      	bne.n	8005a3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69da      	ldr	r2, [r3, #28]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	019b      	lsls	r3, r3, #6
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a70:	085b      	lsrs	r3, r3, #1
 8005a72:	3b01      	subs	r3, #1
 8005a74:	041b      	lsls	r3, r3, #16
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7c:	061b      	lsls	r3, r3, #24
 8005a7e:	491b      	ldr	r1, [pc, #108]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a84:	4b1b      	ldr	r3, [pc, #108]	; (8005af4 <HAL_RCC_OscConfig+0x478>)
 8005a86:	2201      	movs	r2, #1
 8005a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a8a:	f7fd ff01 	bl	8003890 <HAL_GetTick>
 8005a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a90:	e008      	b.n	8005aa4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a92:	f7fd fefd 	bl	8003890 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d901      	bls.n	8005aa4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e05c      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa4:	4b11      	ldr	r3, [pc, #68]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d0f0      	beq.n	8005a92 <HAL_RCC_OscConfig+0x416>
 8005ab0:	e054      	b.n	8005b5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ab2:	4b10      	ldr	r3, [pc, #64]	; (8005af4 <HAL_RCC_OscConfig+0x478>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab8:	f7fd feea 	bl	8003890 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ac0:	f7fd fee6 	bl	8003890 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e045      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad2:	4b06      	ldr	r3, [pc, #24]	; (8005aec <HAL_RCC_OscConfig+0x470>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1f0      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x444>
 8005ade:	e03d      	b.n	8005b5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d107      	bne.n	8005af8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e038      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
 8005aec:	40023800 	.word	0x40023800
 8005af0:	40007000 	.word	0x40007000
 8005af4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005af8:	4b1b      	ldr	r3, [pc, #108]	; (8005b68 <HAL_RCC_OscConfig+0x4ec>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d028      	beq.n	8005b58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d121      	bne.n	8005b58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d11a      	bne.n	8005b58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b28:	4013      	ands	r3, r2
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d111      	bne.n	8005b58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b3e:	085b      	lsrs	r3, r3, #1
 8005b40:	3b01      	subs	r3, #1
 8005b42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d107      	bne.n	8005b58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d001      	beq.n	8005b5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e000      	b.n	8005b5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3718      	adds	r7, #24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	40023800 	.word	0x40023800

08005b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e0cc      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b80:	4b68      	ldr	r3, [pc, #416]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d90c      	bls.n	8005ba8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b8e:	4b65      	ldr	r3, [pc, #404]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b96:	4b63      	ldr	r3, [pc, #396]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d001      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e0b8      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d020      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bc0:	4b59      	ldr	r3, [pc, #356]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	4a58      	ldr	r2, [pc, #352]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0308 	and.w	r3, r3, #8
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bd8:	4b53      	ldr	r3, [pc, #332]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	4a52      	ldr	r2, [pc, #328]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005be2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005be4:	4b50      	ldr	r3, [pc, #320]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	494d      	ldr	r1, [pc, #308]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d044      	beq.n	8005c8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d107      	bne.n	8005c1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c0a:	4b47      	ldr	r3, [pc, #284]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d119      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e07f      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d003      	beq.n	8005c2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c26:	2b03      	cmp	r3, #3
 8005c28:	d107      	bne.n	8005c3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c2a:	4b3f      	ldr	r3, [pc, #252]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d109      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e06f      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c3a:	4b3b      	ldr	r3, [pc, #236]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d101      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e067      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c4a:	4b37      	ldr	r3, [pc, #220]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f023 0203 	bic.w	r2, r3, #3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	4934      	ldr	r1, [pc, #208]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c5c:	f7fd fe18 	bl	8003890 <HAL_GetTick>
 8005c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c62:	e00a      	b.n	8005c7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c64:	f7fd fe14 	bl	8003890 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e04f      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7a:	4b2b      	ldr	r3, [pc, #172]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 020c 	and.w	r2, r3, #12
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d1eb      	bne.n	8005c64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c8c:	4b25      	ldr	r3, [pc, #148]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0307 	and.w	r3, r3, #7
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d20c      	bcs.n	8005cb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c9a:	4b22      	ldr	r3, [pc, #136]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005c9c:	683a      	ldr	r2, [r7, #0]
 8005c9e:	b2d2      	uxtb	r2, r2
 8005ca0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ca2:	4b20      	ldr	r3, [pc, #128]	; (8005d24 <HAL_RCC_ClockConfig+0x1b8>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0307 	and.w	r3, r3, #7
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d001      	beq.n	8005cb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e032      	b.n	8005d1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d008      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cc0:	4b19      	ldr	r3, [pc, #100]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	4916      	ldr	r1, [pc, #88]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0308 	and.w	r3, r3, #8
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d009      	beq.n	8005cf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cde:	4b12      	ldr	r3, [pc, #72]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	490e      	ldr	r1, [pc, #56]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005cf2:	f000 f821 	bl	8005d38 <HAL_RCC_GetSysClockFreq>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	091b      	lsrs	r3, r3, #4
 8005cfe:	f003 030f 	and.w	r3, r3, #15
 8005d02:	490a      	ldr	r1, [pc, #40]	; (8005d2c <HAL_RCC_ClockConfig+0x1c0>)
 8005d04:	5ccb      	ldrb	r3, [r1, r3]
 8005d06:	fa22 f303 	lsr.w	r3, r2, r3
 8005d0a:	4a09      	ldr	r2, [pc, #36]	; (8005d30 <HAL_RCC_ClockConfig+0x1c4>)
 8005d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d0e:	4b09      	ldr	r3, [pc, #36]	; (8005d34 <HAL_RCC_ClockConfig+0x1c8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fd f8fc 	bl	8002f10 <HAL_InitTick>

  return HAL_OK;
 8005d18:	2300      	movs	r3, #0
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	40023c00 	.word	0x40023c00
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	0800c234 	.word	0x0800c234
 8005d30:	20000140 	.word	0x20000140
 8005d34:	20000144 	.word	0x20000144

08005d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d3c:	b090      	sub	sp, #64	; 0x40
 8005d3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	637b      	str	r3, [r7, #52]	; 0x34
 8005d44:	2300      	movs	r3, #0
 8005d46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d48:	2300      	movs	r3, #0
 8005d4a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d50:	4b59      	ldr	r3, [pc, #356]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 030c 	and.w	r3, r3, #12
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d00d      	beq.n	8005d78 <HAL_RCC_GetSysClockFreq+0x40>
 8005d5c:	2b08      	cmp	r3, #8
 8005d5e:	f200 80a1 	bhi.w	8005ea4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_RCC_GetSysClockFreq+0x34>
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d003      	beq.n	8005d72 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d6a:	e09b      	b.n	8005ea4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d6c:	4b53      	ldr	r3, [pc, #332]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x184>)
 8005d6e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005d70:	e09b      	b.n	8005eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d72:	4b53      	ldr	r3, [pc, #332]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005d74:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005d76:	e098      	b.n	8005eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d78:	4b4f      	ldr	r3, [pc, #316]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d80:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d82:	4b4d      	ldr	r3, [pc, #308]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d028      	beq.n	8005de0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d8e:	4b4a      	ldr	r3, [pc, #296]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	099b      	lsrs	r3, r3, #6
 8005d94:	2200      	movs	r2, #0
 8005d96:	623b      	str	r3, [r7, #32]
 8005d98:	627a      	str	r2, [r7, #36]	; 0x24
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005da0:	2100      	movs	r1, #0
 8005da2:	4b47      	ldr	r3, [pc, #284]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005da4:	fb03 f201 	mul.w	r2, r3, r1
 8005da8:	2300      	movs	r3, #0
 8005daa:	fb00 f303 	mul.w	r3, r0, r3
 8005dae:	4413      	add	r3, r2
 8005db0:	4a43      	ldr	r2, [pc, #268]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005db2:	fba0 1202 	umull	r1, r2, r0, r2
 8005db6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005db8:	460a      	mov	r2, r1
 8005dba:	62ba      	str	r2, [r7, #40]	; 0x28
 8005dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dbe:	4413      	add	r3, r2
 8005dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	61bb      	str	r3, [r7, #24]
 8005dc8:	61fa      	str	r2, [r7, #28]
 8005dca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005dd2:	f7fa fea3 	bl	8000b1c <__aeabi_uldivmod>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4613      	mov	r3, r2
 8005ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dde:	e053      	b.n	8005e88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005de0:	4b35      	ldr	r3, [pc, #212]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	099b      	lsrs	r3, r3, #6
 8005de6:	2200      	movs	r2, #0
 8005de8:	613b      	str	r3, [r7, #16]
 8005dea:	617a      	str	r2, [r7, #20]
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005df2:	f04f 0b00 	mov.w	fp, #0
 8005df6:	4652      	mov	r2, sl
 8005df8:	465b      	mov	r3, fp
 8005dfa:	f04f 0000 	mov.w	r0, #0
 8005dfe:	f04f 0100 	mov.w	r1, #0
 8005e02:	0159      	lsls	r1, r3, #5
 8005e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e08:	0150      	lsls	r0, r2, #5
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	ebb2 080a 	subs.w	r8, r2, sl
 8005e12:	eb63 090b 	sbc.w	r9, r3, fp
 8005e16:	f04f 0200 	mov.w	r2, #0
 8005e1a:	f04f 0300 	mov.w	r3, #0
 8005e1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e2a:	ebb2 0408 	subs.w	r4, r2, r8
 8005e2e:	eb63 0509 	sbc.w	r5, r3, r9
 8005e32:	f04f 0200 	mov.w	r2, #0
 8005e36:	f04f 0300 	mov.w	r3, #0
 8005e3a:	00eb      	lsls	r3, r5, #3
 8005e3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e40:	00e2      	lsls	r2, r4, #3
 8005e42:	4614      	mov	r4, r2
 8005e44:	461d      	mov	r5, r3
 8005e46:	eb14 030a 	adds.w	r3, r4, sl
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	eb45 030b 	adc.w	r3, r5, fp
 8005e50:	607b      	str	r3, [r7, #4]
 8005e52:	f04f 0200 	mov.w	r2, #0
 8005e56:	f04f 0300 	mov.w	r3, #0
 8005e5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e5e:	4629      	mov	r1, r5
 8005e60:	028b      	lsls	r3, r1, #10
 8005e62:	4621      	mov	r1, r4
 8005e64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e68:	4621      	mov	r1, r4
 8005e6a:	028a      	lsls	r2, r1, #10
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	4619      	mov	r1, r3
 8005e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e72:	2200      	movs	r2, #0
 8005e74:	60bb      	str	r3, [r7, #8]
 8005e76:	60fa      	str	r2, [r7, #12]
 8005e78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e7c:	f7fa fe4e 	bl	8000b1c <__aeabi_uldivmod>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4613      	mov	r3, r2
 8005e86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e88:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	0c1b      	lsrs	r3, r3, #16
 8005e8e:	f003 0303 	and.w	r3, r3, #3
 8005e92:	3301      	adds	r3, #1
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005e98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ea2:	e002      	b.n	8005eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ea4:	4b05      	ldr	r3, [pc, #20]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x184>)
 8005ea6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3740      	adds	r7, #64	; 0x40
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eb6:	bf00      	nop
 8005eb8:	40023800 	.word	0x40023800
 8005ebc:	00f42400 	.word	0x00f42400
 8005ec0:	00b71b00 	.word	0x00b71b00

08005ec4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ec8:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005eca:	681b      	ldr	r3, [r3, #0]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	20000140 	.word	0x20000140

08005edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ee0:	f7ff fff0 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	4b05      	ldr	r3, [pc, #20]	; (8005efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	0a9b      	lsrs	r3, r3, #10
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	4903      	ldr	r1, [pc, #12]	; (8005f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ef2:	5ccb      	ldrb	r3, [r1, r3]
 8005ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40023800 	.word	0x40023800
 8005f00:	0800c244 	.word	0x0800c244

08005f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f08:	f7ff ffdc 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	4b05      	ldr	r3, [pc, #20]	; (8005f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	0b5b      	lsrs	r3, r3, #13
 8005f14:	f003 0307 	and.w	r3, r3, #7
 8005f18:	4903      	ldr	r1, [pc, #12]	; (8005f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f1a:	5ccb      	ldrb	r3, [r1, r3]
 8005f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40023800 	.word	0x40023800
 8005f28:	0800c244 	.word	0x0800c244

08005f2c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	220f      	movs	r2, #15
 8005f3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005f3c:	4b12      	ldr	r3, [pc, #72]	; (8005f88 <HAL_RCC_GetClockConfig+0x5c>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f003 0203 	and.w	r2, r3, #3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005f48:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <HAL_RCC_GetClockConfig+0x5c>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005f54:	4b0c      	ldr	r3, [pc, #48]	; (8005f88 <HAL_RCC_GetClockConfig+0x5c>)
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005f60:	4b09      	ldr	r3, [pc, #36]	; (8005f88 <HAL_RCC_GetClockConfig+0x5c>)
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	08db      	lsrs	r3, r3, #3
 8005f66:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005f6e:	4b07      	ldr	r3, [pc, #28]	; (8005f8c <HAL_RCC_GetClockConfig+0x60>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0207 	and.w	r2, r3, #7
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	601a      	str	r2, [r3, #0]
}
 8005f7a:	bf00      	nop
 8005f7c:	370c      	adds	r7, #12
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40023800 	.word	0x40023800
 8005f8c:	40023c00 	.word	0x40023c00

08005f90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e07b      	b.n	800609a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d108      	bne.n	8005fbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fb2:	d009      	beq.n	8005fc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	61da      	str	r2, [r3, #28]
 8005fba:	e005      	b.n	8005fc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d106      	bne.n	8005fe8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7fc fee8 	bl	8002db8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ffe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006010:	431a      	orrs	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006038:	431a      	orrs	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	69db      	ldr	r3, [r3, #28]
 800603e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604c:	ea42 0103 	orr.w	r1, r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006054:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	430a      	orrs	r2, r1
 800605e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	0c1b      	lsrs	r3, r3, #16
 8006066:	f003 0104 	and.w	r1, r3, #4
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606e:	f003 0210 	and.w	r2, r3, #16
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	69da      	ldr	r2, [r3, #28]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006088:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b088      	sub	sp, #32
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	60f8      	str	r0, [r7, #12]
 80060aa:	60b9      	str	r1, [r7, #8]
 80060ac:	603b      	str	r3, [r7, #0]
 80060ae:	4613      	mov	r3, r2
 80060b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060b2:	2300      	movs	r3, #0
 80060b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d101      	bne.n	80060c4 <HAL_SPI_Transmit+0x22>
 80060c0:	2302      	movs	r3, #2
 80060c2:	e126      	b.n	8006312 <HAL_SPI_Transmit+0x270>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060cc:	f7fd fbe0 	bl	8003890 <HAL_GetTick>
 80060d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060d2:	88fb      	ldrh	r3, [r7, #6]
 80060d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d002      	beq.n	80060e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80060e2:	2302      	movs	r3, #2
 80060e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060e6:	e10b      	b.n	8006300 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d002      	beq.n	80060f4 <HAL_SPI_Transmit+0x52>
 80060ee:	88fb      	ldrh	r3, [r7, #6]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d102      	bne.n	80060fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060f8:	e102      	b.n	8006300 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2203      	movs	r2, #3
 80060fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	88fa      	ldrh	r2, [r7, #6]
 8006112:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	88fa      	ldrh	r2, [r7, #6]
 8006118:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006140:	d10f      	bne.n	8006162 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006150:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006160:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800616c:	2b40      	cmp	r3, #64	; 0x40
 800616e:	d007      	beq.n	8006180 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800617e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006188:	d14b      	bne.n	8006222 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <HAL_SPI_Transmit+0xf6>
 8006192:	8afb      	ldrh	r3, [r7, #22]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d13e      	bne.n	8006216 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619c:	881a      	ldrh	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a8:	1c9a      	adds	r2, r3, #2
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061bc:	e02b      	b.n	8006216 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d112      	bne.n	80061f2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d0:	881a      	ldrh	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061dc:	1c9a      	adds	r2, r3, #2
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80061f0:	e011      	b.n	8006216 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061f2:	f7fd fb4d 	bl	8003890 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d803      	bhi.n	800620a <HAL_SPI_Transmit+0x168>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006208:	d102      	bne.n	8006210 <HAL_SPI_Transmit+0x16e>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d102      	bne.n	8006216 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006214:	e074      	b.n	8006300 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800621a:	b29b      	uxth	r3, r3
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1ce      	bne.n	80061be <HAL_SPI_Transmit+0x11c>
 8006220:	e04c      	b.n	80062bc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d002      	beq.n	8006230 <HAL_SPI_Transmit+0x18e>
 800622a:	8afb      	ldrh	r3, [r7, #22]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d140      	bne.n	80062b2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	330c      	adds	r3, #12
 800623a:	7812      	ldrb	r2, [r2, #0]
 800623c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800624c:	b29b      	uxth	r3, r3
 800624e:	3b01      	subs	r3, #1
 8006250:	b29a      	uxth	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006256:	e02c      	b.n	80062b2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b02      	cmp	r3, #2
 8006264:	d113      	bne.n	800628e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	330c      	adds	r3, #12
 8006270:	7812      	ldrb	r2, [r2, #0]
 8006272:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29a      	uxth	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	86da      	strh	r2, [r3, #54]	; 0x36
 800628c:	e011      	b.n	80062b2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800628e:	f7fd faff 	bl	8003890 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	429a      	cmp	r2, r3
 800629c:	d803      	bhi.n	80062a6 <HAL_SPI_Transmit+0x204>
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a4:	d102      	bne.n	80062ac <HAL_SPI_Transmit+0x20a>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d102      	bne.n	80062b2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80062b0:	e026      	b.n	8006300 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1cd      	bne.n	8006258 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062bc:	69ba      	ldr	r2, [r7, #24]
 80062be:	6839      	ldr	r1, [r7, #0]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f000 fcf7 	bl	8006cb4 <SPI_EndRxTxTransaction>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d002      	beq.n	80062d2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2220      	movs	r2, #32
 80062d0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10a      	bne.n	80062f0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062da:	2300      	movs	r3, #0
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	613b      	str	r3, [r7, #16]
 80062ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d002      	beq.n	80062fe <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	77fb      	strb	r3, [r7, #31]
 80062fc:	e000      	b.n	8006300 <HAL_SPI_Transmit+0x25e>
  }

error:
 80062fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006310:	7ffb      	ldrb	r3, [r7, #31]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3720      	adds	r7, #32
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b088      	sub	sp, #32
 800631e:	af02      	add	r7, sp, #8
 8006320:	60f8      	str	r0, [r7, #12]
 8006322:	60b9      	str	r1, [r7, #8]
 8006324:	603b      	str	r3, [r7, #0]
 8006326:	4613      	mov	r3, r2
 8006328:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800632a:	2300      	movs	r3, #0
 800632c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006336:	d112      	bne.n	800635e <HAL_SPI_Receive+0x44>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10e      	bne.n	800635e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2204      	movs	r2, #4
 8006344:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006348:	88fa      	ldrh	r2, [r7, #6]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	9300      	str	r3, [sp, #0]
 800634e:	4613      	mov	r3, r2
 8006350:	68ba      	ldr	r2, [r7, #8]
 8006352:	68b9      	ldr	r1, [r7, #8]
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f000 f8f1 	bl	800653c <HAL_SPI_TransmitReceive>
 800635a:	4603      	mov	r3, r0
 800635c:	e0ea      	b.n	8006534 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006364:	2b01      	cmp	r3, #1
 8006366:	d101      	bne.n	800636c <HAL_SPI_Receive+0x52>
 8006368:	2302      	movs	r3, #2
 800636a:	e0e3      	b.n	8006534 <HAL_SPI_Receive+0x21a>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006374:	f7fd fa8c 	bl	8003890 <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b01      	cmp	r3, #1
 8006384:	d002      	beq.n	800638c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006386:	2302      	movs	r3, #2
 8006388:	75fb      	strb	r3, [r7, #23]
    goto error;
 800638a:	e0ca      	b.n	8006522 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_SPI_Receive+0x7e>
 8006392:	88fb      	ldrh	r3, [r7, #6]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d102      	bne.n	800639e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800639c:	e0c1      	b.n	8006522 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2204      	movs	r2, #4
 80063a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	88fa      	ldrh	r2, [r7, #6]
 80063b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	88fa      	ldrh	r2, [r7, #6]
 80063bc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063e4:	d10f      	bne.n	8006406 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006404:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006410:	2b40      	cmp	r3, #64	; 0x40
 8006412:	d007      	beq.n	8006424 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006422:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d162      	bne.n	80064f2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800642c:	e02e      	b.n	800648c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b01      	cmp	r3, #1
 800643a:	d115      	bne.n	8006468 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f103 020c 	add.w	r2, r3, #12
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006448:	7812      	ldrb	r2, [r2, #0]
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006452:	1c5a      	adds	r2, r3, #1
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800645c:	b29b      	uxth	r3, r3
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006466:	e011      	b.n	800648c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006468:	f7fd fa12 	bl	8003890 <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d803      	bhi.n	8006480 <HAL_SPI_Receive+0x166>
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800647e:	d102      	bne.n	8006486 <HAL_SPI_Receive+0x16c>
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d102      	bne.n	800648c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	75fb      	strb	r3, [r7, #23]
          goto error;
 800648a:	e04a      	b.n	8006522 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006490:	b29b      	uxth	r3, r3
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1cb      	bne.n	800642e <HAL_SPI_Receive+0x114>
 8006496:	e031      	b.n	80064fc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d113      	bne.n	80064ce <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b0:	b292      	uxth	r2, r2
 80064b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b8:	1c9a      	adds	r2, r3, #2
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064cc:	e011      	b.n	80064f2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064ce:	f7fd f9df 	bl	8003890 <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d803      	bhi.n	80064e6 <HAL_SPI_Receive+0x1cc>
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e4:	d102      	bne.n	80064ec <HAL_SPI_Receive+0x1d2>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d102      	bne.n	80064f2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	75fb      	strb	r3, [r7, #23]
          goto error;
 80064f0:	e017      	b.n	8006522 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1cd      	bne.n	8006498 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	6839      	ldr	r1, [r7, #0]
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f000 fb71 	bl	8006be8 <SPI_EndRxTransaction>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2220      	movs	r2, #32
 8006510:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	75fb      	strb	r3, [r7, #23]
 800651e:	e000      	b.n	8006522 <HAL_SPI_Receive+0x208>
  }

error :
 8006520:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006532:	7dfb      	ldrb	r3, [r7, #23]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3718      	adds	r7, #24
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08c      	sub	sp, #48	; 0x30
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800654a:	2301      	movs	r3, #1
 800654c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <HAL_SPI_TransmitReceive+0x26>
 800655e:	2302      	movs	r3, #2
 8006560:	e18a      	b.n	8006878 <HAL_SPI_TransmitReceive+0x33c>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800656a:	f7fd f991 	bl	8003890 <HAL_GetTick>
 800656e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006580:	887b      	ldrh	r3, [r7, #2]
 8006582:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006584:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006588:	2b01      	cmp	r3, #1
 800658a:	d00f      	beq.n	80065ac <HAL_SPI_TransmitReceive+0x70>
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006592:	d107      	bne.n	80065a4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d103      	bne.n	80065a4 <HAL_SPI_TransmitReceive+0x68>
 800659c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80065a0:	2b04      	cmp	r3, #4
 80065a2:	d003      	beq.n	80065ac <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80065a4:	2302      	movs	r3, #2
 80065a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065aa:	e15b      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d005      	beq.n	80065be <HAL_SPI_TransmitReceive+0x82>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d002      	beq.n	80065be <HAL_SPI_TransmitReceive+0x82>
 80065b8:	887b      	ldrh	r3, [r7, #2]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d103      	bne.n	80065c6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065c4:	e14e      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d003      	beq.n	80065da <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2205      	movs	r2, #5
 80065d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	887a      	ldrh	r2, [r7, #2]
 80065ea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	887a      	ldrh	r2, [r7, #2]
 80065f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	887a      	ldrh	r2, [r7, #2]
 80065fc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	887a      	ldrh	r2, [r7, #2]
 8006602:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800661a:	2b40      	cmp	r3, #64	; 0x40
 800661c:	d007      	beq.n	800662e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800662c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006636:	d178      	bne.n	800672a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <HAL_SPI_TransmitReceive+0x10a>
 8006640:	8b7b      	ldrh	r3, [r7, #26]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d166      	bne.n	8006714 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664a:	881a      	ldrh	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006656:	1c9a      	adds	r2, r3, #2
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006660:	b29b      	uxth	r3, r3
 8006662:	3b01      	subs	r3, #1
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800666a:	e053      	b.n	8006714 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b02      	cmp	r3, #2
 8006678:	d11b      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x176>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800667e:	b29b      	uxth	r3, r3
 8006680:	2b00      	cmp	r3, #0
 8006682:	d016      	beq.n	80066b2 <HAL_SPI_TransmitReceive+0x176>
 8006684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006686:	2b01      	cmp	r3, #1
 8006688:	d113      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668e:	881a      	ldrh	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669a:	1c9a      	adds	r2, r3, #2
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d119      	bne.n	80066f4 <HAL_SPI_TransmitReceive+0x1b8>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d014      	beq.n	80066f4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68da      	ldr	r2, [r3, #12]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d4:	b292      	uxth	r2, r2
 80066d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066dc:	1c9a      	adds	r2, r3, #2
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	3b01      	subs	r3, #1
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066f0:	2301      	movs	r3, #1
 80066f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066f4:	f7fd f8cc 	bl	8003890 <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006700:	429a      	cmp	r2, r3
 8006702:	d807      	bhi.n	8006714 <HAL_SPI_TransmitReceive+0x1d8>
 8006704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670a:	d003      	beq.n	8006714 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006712:	e0a7      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006718:	b29b      	uxth	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1a6      	bne.n	800666c <HAL_SPI_TransmitReceive+0x130>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006722:	b29b      	uxth	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1a1      	bne.n	800666c <HAL_SPI_TransmitReceive+0x130>
 8006728:	e07c      	b.n	8006824 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <HAL_SPI_TransmitReceive+0x1fc>
 8006732:	8b7b      	ldrh	r3, [r7, #26]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d16b      	bne.n	8006810 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	330c      	adds	r3, #12
 8006742:	7812      	ldrb	r2, [r2, #0]
 8006744:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674a:	1c5a      	adds	r2, r3, #1
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006754:	b29b      	uxth	r3, r3
 8006756:	3b01      	subs	r3, #1
 8006758:	b29a      	uxth	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800675e:	e057      	b.n	8006810 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b02      	cmp	r3, #2
 800676c:	d11c      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x26c>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006772:	b29b      	uxth	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d017      	beq.n	80067a8 <HAL_SPI_TransmitReceive+0x26c>
 8006778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800677a:	2b01      	cmp	r3, #1
 800677c:	d114      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	330c      	adds	r3, #12
 8006788:	7812      	ldrb	r2, [r2, #0]
 800678a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d119      	bne.n	80067ea <HAL_SPI_TransmitReceive+0x2ae>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d014      	beq.n	80067ea <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68da      	ldr	r2, [r3, #12]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d2:	1c5a      	adds	r2, r3, #1
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067dc:	b29b      	uxth	r3, r3
 80067de:	3b01      	subs	r3, #1
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067e6:	2301      	movs	r3, #1
 80067e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067ea:	f7fd f851 	bl	8003890 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d803      	bhi.n	8006802 <HAL_SPI_TransmitReceive+0x2c6>
 80067fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006800:	d102      	bne.n	8006808 <HAL_SPI_TransmitReceive+0x2cc>
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006804:	2b00      	cmp	r3, #0
 8006806:	d103      	bne.n	8006810 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800680e:	e029      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006814:	b29b      	uxth	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1a2      	bne.n	8006760 <HAL_SPI_TransmitReceive+0x224>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800681e:	b29b      	uxth	r3, r3
 8006820:	2b00      	cmp	r3, #0
 8006822:	d19d      	bne.n	8006760 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006826:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 fa43 	bl	8006cb4 <SPI_EndRxTxTransaction>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d006      	beq.n	8006842 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2220      	movs	r2, #32
 800683e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006840:	e010      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10b      	bne.n	8006862 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800684a:	2300      	movs	r3, #0
 800684c:	617b      	str	r3, [r7, #20]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	617b      	str	r3, [r7, #20]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	e000      	b.n	8006864 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006862:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006874:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006878:	4618      	mov	r0, r3
 800687a:	3730      	adds	r7, #48	; 0x30
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b088      	sub	sp, #32
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	099b      	lsrs	r3, r3, #6
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10f      	bne.n	80068c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	099b      	lsrs	r3, r3, #6
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d004      	beq.n	80068c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
    return;
 80068c2:	e0d7      	b.n	8006a74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	085b      	lsrs	r3, r3, #1
 80068c8:	f003 0301 	and.w	r3, r3, #1
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <HAL_SPI_IRQHandler+0x66>
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	09db      	lsrs	r3, r3, #7
 80068d4:	f003 0301 	and.w	r3, r3, #1
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d004      	beq.n	80068e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4798      	blx	r3
    return;
 80068e4:	e0c6      	b.n	8006a74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d10c      	bne.n	800690c <HAL_SPI_IRQHandler+0x8c>
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	099b      	lsrs	r3, r3, #6
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	0a1b      	lsrs	r3, r3, #8
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	f000 80b4 	beq.w	8006a74 <HAL_SPI_IRQHandler+0x1f4>
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	095b      	lsrs	r3, r3, #5
 8006910:	f003 0301 	and.w	r3, r3, #1
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80ad 	beq.w	8006a74 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	099b      	lsrs	r3, r3, #6
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b00      	cmp	r3, #0
 8006924:	d023      	beq.n	800696e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800692c:	b2db      	uxtb	r3, r3
 800692e:	2b03      	cmp	r3, #3
 8006930:	d011      	beq.n	8006956 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006936:	f043 0204 	orr.w	r2, r3, #4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800693e:	2300      	movs	r3, #0
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	617b      	str	r3, [r7, #20]
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	e00b      	b.n	800696e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006956:	2300      	movs	r3, #0
 8006958:	613b      	str	r3, [r7, #16]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	613b      	str	r3, [r7, #16]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	693b      	ldr	r3, [r7, #16]
        return;
 800696c:	e082      	b.n	8006a74 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	095b      	lsrs	r3, r3, #5
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d014      	beq.n	80069a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800697e:	f043 0201 	orr.w	r2, r3, #1
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006986:	2300      	movs	r3, #0
 8006988:	60fb      	str	r3, [r7, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	60fb      	str	r3, [r7, #12]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	0a1b      	lsrs	r3, r3, #8
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00c      	beq.n	80069ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b4:	f043 0208 	orr.w	r2, r3, #8
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80069bc:	2300      	movs	r3, #0
 80069be:	60bb      	str	r3, [r7, #8]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	60bb      	str	r3, [r7, #8]
 80069c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d04f      	beq.n	8006a72 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	f003 0302 	and.w	r3, r3, #2
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d104      	bne.n	80069fe <HAL_SPI_IRQHandler+0x17e>
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d034      	beq.n	8006a68 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f022 0203 	bic.w	r2, r2, #3
 8006a0c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d011      	beq.n	8006a3a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a1a:	4a18      	ldr	r2, [pc, #96]	; (8006a7c <HAL_SPI_IRQHandler+0x1fc>)
 8006a1c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fe f81e 	bl	8004a64 <HAL_DMA_Abort_IT>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d005      	beq.n	8006a3a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a32:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d016      	beq.n	8006a70 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a46:	4a0d      	ldr	r2, [pc, #52]	; (8006a7c <HAL_SPI_IRQHandler+0x1fc>)
 8006a48:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe f808 	bl	8004a64 <HAL_DMA_Abort_IT>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00a      	beq.n	8006a70 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006a66:	e003      	b.n	8006a70 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f809 	bl	8006a80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a6e:	e000      	b.n	8006a72 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006a70:	bf00      	nop
    return;
 8006a72:	bf00      	nop
  }
}
 8006a74:	3720      	adds	r7, #32
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	08006ab1 	.word	0x08006ab1

08006a80 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006aa2:	b2db      	uxtb	r3, r3
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f7ff ffd8 	bl	8006a80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ad0:	bf00      	nop
 8006ad2:	3710      	adds	r7, #16
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b088      	sub	sp, #32
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	603b      	str	r3, [r7, #0]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ae8:	f7fc fed2 	bl	8003890 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af0:	1a9b      	subs	r3, r3, r2
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	4413      	add	r3, r2
 8006af6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006af8:	f7fc feca 	bl	8003890 <HAL_GetTick>
 8006afc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006afe:	4b39      	ldr	r3, [pc, #228]	; (8006be4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	015b      	lsls	r3, r3, #5
 8006b04:	0d1b      	lsrs	r3, r3, #20
 8006b06:	69fa      	ldr	r2, [r7, #28]
 8006b08:	fb02 f303 	mul.w	r3, r2, r3
 8006b0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b0e:	e054      	b.n	8006bba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b16:	d050      	beq.n	8006bba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b18:	f7fc feba 	bl	8003890 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	69fa      	ldr	r2, [r7, #28]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d902      	bls.n	8006b2e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d13d      	bne.n	8006baa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b46:	d111      	bne.n	8006b6c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b50:	d004      	beq.n	8006b5c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b5a:	d107      	bne.n	8006b6c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b6a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b74:	d10f      	bne.n	8006b96 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b84:	601a      	str	r2, [r3, #0]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b94:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e017      	b.n	8006bda <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	bf0c      	ite	eq
 8006bca:	2301      	moveq	r3, #1
 8006bcc:	2300      	movne	r3, #0
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	79fb      	ldrb	r3, [r7, #7]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d19b      	bne.n	8006b10 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3720      	adds	r7, #32
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20000140 	.word	0x20000140

08006be8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af02      	add	r7, sp, #8
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bfc:	d111      	bne.n	8006c22 <SPI_EndRxTransaction+0x3a>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c06:	d004      	beq.n	8006c12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c10:	d107      	bne.n	8006c22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c2a:	d12a      	bne.n	8006c82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c34:	d012      	beq.n	8006c5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2180      	movs	r1, #128	; 0x80
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f7ff ff49 	bl	8006ad8 <SPI_WaitFlagStateUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d02d      	beq.n	8006ca8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c50:	f043 0220 	orr.w	r2, r3, #32
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e026      	b.n	8006caa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2200      	movs	r2, #0
 8006c64:	2101      	movs	r1, #1
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f7ff ff36 	bl	8006ad8 <SPI_WaitFlagStateUntilTimeout>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d01a      	beq.n	8006ca8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c76:	f043 0220 	orr.w	r2, r3, #32
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e013      	b.n	8006caa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f7ff ff23 	bl	8006ad8 <SPI_WaitFlagStateUntilTimeout>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d007      	beq.n	8006ca8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c9c:	f043 0220 	orr.w	r2, r3, #32
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e000      	b.n	8006caa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b088      	sub	sp, #32
 8006cb8:	af02      	add	r7, sp, #8
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006cc0:	4b1b      	ldr	r3, [pc, #108]	; (8006d30 <SPI_EndRxTxTransaction+0x7c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a1b      	ldr	r2, [pc, #108]	; (8006d34 <SPI_EndRxTxTransaction+0x80>)
 8006cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cca:	0d5b      	lsrs	r3, r3, #21
 8006ccc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006cd0:	fb02 f303 	mul.w	r3, r2, r3
 8006cd4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cde:	d112      	bne.n	8006d06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	2180      	movs	r1, #128	; 0x80
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f7ff fef4 	bl	8006ad8 <SPI_WaitFlagStateUntilTimeout>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d016      	beq.n	8006d24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfa:	f043 0220 	orr.w	r2, r3, #32
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e00f      	b.n	8006d26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00a      	beq.n	8006d22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1c:	2b80      	cmp	r3, #128	; 0x80
 8006d1e:	d0f2      	beq.n	8006d06 <SPI_EndRxTxTransaction+0x52>
 8006d20:	e000      	b.n	8006d24 <SPI_EndRxTxTransaction+0x70>
        break;
 8006d22:	bf00      	nop
  }

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000140 	.word	0x20000140
 8006d34:	165e9f81 	.word	0x165e9f81

08006d38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e041      	b.n	8006dce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d106      	bne.n	8006d64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7fc fb42 	bl	80033e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2202      	movs	r2, #2
 8006d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	3304      	adds	r3, #4
 8006d74:	4619      	mov	r1, r3
 8006d76:	4610      	mov	r0, r2
 8006d78:	f000 fce2 	bl	8007740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
	...

08006dd8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d001      	beq.n	8006df0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e046      	b.n	8006e7e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2202      	movs	r2, #2
 8006df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a23      	ldr	r2, [pc, #140]	; (8006e8c <HAL_TIM_Base_Start+0xb4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d022      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e0a:	d01d      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a1f      	ldr	r2, [pc, #124]	; (8006e90 <HAL_TIM_Base_Start+0xb8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d018      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1e      	ldr	r2, [pc, #120]	; (8006e94 <HAL_TIM_Base_Start+0xbc>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d013      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a1c      	ldr	r2, [pc, #112]	; (8006e98 <HAL_TIM_Base_Start+0xc0>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d00e      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a1b      	ldr	r2, [pc, #108]	; (8006e9c <HAL_TIM_Base_Start+0xc4>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d009      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a19      	ldr	r2, [pc, #100]	; (8006ea0 <HAL_TIM_Base_Start+0xc8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d004      	beq.n	8006e48 <HAL_TIM_Base_Start+0x70>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a18      	ldr	r2, [pc, #96]	; (8006ea4 <HAL_TIM_Base_Start+0xcc>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d111      	bne.n	8006e6c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	f003 0307 	and.w	r3, r3, #7
 8006e52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2b06      	cmp	r3, #6
 8006e58:	d010      	beq.n	8006e7c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f042 0201 	orr.w	r2, r2, #1
 8006e68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e6a:	e007      	b.n	8006e7c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f042 0201 	orr.w	r2, r2, #1
 8006e7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	40010000 	.word	0x40010000
 8006e90:	40000400 	.word	0x40000400
 8006e94:	40000800 	.word	0x40000800
 8006e98:	40000c00 	.word	0x40000c00
 8006e9c:	40010400 	.word	0x40010400
 8006ea0:	40014000 	.word	0x40014000
 8006ea4:	40001800 	.word	0x40001800

08006ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d001      	beq.n	8006ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e04e      	b.n	8006f5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68da      	ldr	r2, [r3, #12]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f042 0201 	orr.w	r2, r2, #1
 8006ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a23      	ldr	r2, [pc, #140]	; (8006f6c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d022      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eea:	d01d      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a1f      	ldr	r2, [pc, #124]	; (8006f70 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d018      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1e      	ldr	r2, [pc, #120]	; (8006f74 <HAL_TIM_Base_Start_IT+0xcc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d013      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a1c      	ldr	r2, [pc, #112]	; (8006f78 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d00e      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1b      	ldr	r2, [pc, #108]	; (8006f7c <HAL_TIM_Base_Start_IT+0xd4>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d009      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a19      	ldr	r2, [pc, #100]	; (8006f80 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d004      	beq.n	8006f28 <HAL_TIM_Base_Start_IT+0x80>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a18      	ldr	r2, [pc, #96]	; (8006f84 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d111      	bne.n	8006f4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f003 0307 	and.w	r3, r3, #7
 8006f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2b06      	cmp	r3, #6
 8006f38:	d010      	beq.n	8006f5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f042 0201 	orr.w	r2, r2, #1
 8006f48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f4a:	e007      	b.n	8006f5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f042 0201 	orr.w	r2, r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	40010000 	.word	0x40010000
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40000800 	.word	0x40000800
 8006f78:	40000c00 	.word	0x40000c00
 8006f7c:	40010400 	.word	0x40010400
 8006f80:	40014000 	.word	0x40014000
 8006f84:	40001800 	.word	0x40001800

08006f88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e041      	b.n	800701e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d106      	bne.n	8006fb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f839 	bl	8007026 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3304      	adds	r3, #4
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	4610      	mov	r0, r2
 8006fc8:	f000 fbba 	bl	8007740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007026:	b480      	push	{r7}
 8007028:	b083      	sub	sp, #12
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
	...

0800703c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d109      	bne.n	8007060 <HAL_TIM_PWM_Start+0x24>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b01      	cmp	r3, #1
 8007056:	bf14      	ite	ne
 8007058:	2301      	movne	r3, #1
 800705a:	2300      	moveq	r3, #0
 800705c:	b2db      	uxtb	r3, r3
 800705e:	e022      	b.n	80070a6 <HAL_TIM_PWM_Start+0x6a>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	2b04      	cmp	r3, #4
 8007064:	d109      	bne.n	800707a <HAL_TIM_PWM_Start+0x3e>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b01      	cmp	r3, #1
 8007070:	bf14      	ite	ne
 8007072:	2301      	movne	r3, #1
 8007074:	2300      	moveq	r3, #0
 8007076:	b2db      	uxtb	r3, r3
 8007078:	e015      	b.n	80070a6 <HAL_TIM_PWM_Start+0x6a>
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b08      	cmp	r3, #8
 800707e:	d109      	bne.n	8007094 <HAL_TIM_PWM_Start+0x58>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b01      	cmp	r3, #1
 800708a:	bf14      	ite	ne
 800708c:	2301      	movne	r3, #1
 800708e:	2300      	moveq	r3, #0
 8007090:	b2db      	uxtb	r3, r3
 8007092:	e008      	b.n	80070a6 <HAL_TIM_PWM_Start+0x6a>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b01      	cmp	r3, #1
 800709e:	bf14      	ite	ne
 80070a0:	2301      	movne	r3, #1
 80070a2:	2300      	moveq	r3, #0
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e07c      	b.n	80071a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d104      	bne.n	80070be <HAL_TIM_PWM_Start+0x82>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070bc:	e013      	b.n	80070e6 <HAL_TIM_PWM_Start+0xaa>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b04      	cmp	r3, #4
 80070c2:	d104      	bne.n	80070ce <HAL_TIM_PWM_Start+0x92>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2202      	movs	r2, #2
 80070c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070cc:	e00b      	b.n	80070e6 <HAL_TIM_PWM_Start+0xaa>
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2b08      	cmp	r3, #8
 80070d2:	d104      	bne.n	80070de <HAL_TIM_PWM_Start+0xa2>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2202      	movs	r2, #2
 80070d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070dc:	e003      	b.n	80070e6 <HAL_TIM_PWM_Start+0xaa>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2202      	movs	r2, #2
 80070e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2201      	movs	r2, #1
 80070ec:	6839      	ldr	r1, [r7, #0]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fe10 	bl	8007d14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a2d      	ldr	r2, [pc, #180]	; (80071b0 <HAL_TIM_PWM_Start+0x174>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d004      	beq.n	8007108 <HAL_TIM_PWM_Start+0xcc>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a2c      	ldr	r2, [pc, #176]	; (80071b4 <HAL_TIM_PWM_Start+0x178>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d101      	bne.n	800710c <HAL_TIM_PWM_Start+0xd0>
 8007108:	2301      	movs	r3, #1
 800710a:	e000      	b.n	800710e <HAL_TIM_PWM_Start+0xd2>
 800710c:	2300      	movs	r3, #0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d007      	beq.n	8007122 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007120:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a22      	ldr	r2, [pc, #136]	; (80071b0 <HAL_TIM_PWM_Start+0x174>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d022      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007134:	d01d      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a1f      	ldr	r2, [pc, #124]	; (80071b8 <HAL_TIM_PWM_Start+0x17c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d018      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a1d      	ldr	r2, [pc, #116]	; (80071bc <HAL_TIM_PWM_Start+0x180>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d013      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1c      	ldr	r2, [pc, #112]	; (80071c0 <HAL_TIM_PWM_Start+0x184>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d00e      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a16      	ldr	r2, [pc, #88]	; (80071b4 <HAL_TIM_PWM_Start+0x178>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d009      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a18      	ldr	r2, [pc, #96]	; (80071c4 <HAL_TIM_PWM_Start+0x188>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d004      	beq.n	8007172 <HAL_TIM_PWM_Start+0x136>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a16      	ldr	r2, [pc, #88]	; (80071c8 <HAL_TIM_PWM_Start+0x18c>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d111      	bne.n	8007196 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2b06      	cmp	r3, #6
 8007182:	d010      	beq.n	80071a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f042 0201 	orr.w	r2, r2, #1
 8007192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007194:	e007      	b.n	80071a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f042 0201 	orr.w	r2, r2, #1
 80071a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	40010000 	.word	0x40010000
 80071b4:	40010400 	.word	0x40010400
 80071b8:	40000400 	.word	0x40000400
 80071bc:	40000800 	.word	0x40000800
 80071c0:	40000c00 	.word	0x40000c00
 80071c4:	40014000 	.word	0x40014000
 80071c8:	40001800 	.word	0x40001800

080071cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d122      	bne.n	8007228 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	d11b      	bne.n	8007228 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f06f 0202 	mvn.w	r2, #2
 80071f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	f003 0303 	and.w	r3, r3, #3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa77 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 8007214:	e005      	b.n	8007222 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fa69 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fa7a 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	f003 0304 	and.w	r3, r3, #4
 8007232:	2b04      	cmp	r3, #4
 8007234:	d122      	bne.n	800727c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b04      	cmp	r3, #4
 8007242:	d11b      	bne.n	800727c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f06f 0204 	mvn.w	r2, #4
 800724c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2202      	movs	r2, #2
 8007252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800725e:	2b00      	cmp	r3, #0
 8007260:	d003      	beq.n	800726a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fa4d 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 8007268:	e005      	b.n	8007276 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fa3f 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fa50 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	f003 0308 	and.w	r3, r3, #8
 8007286:	2b08      	cmp	r3, #8
 8007288:	d122      	bne.n	80072d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f003 0308 	and.w	r3, r3, #8
 8007294:	2b08      	cmp	r3, #8
 8007296:	d11b      	bne.n	80072d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f06f 0208 	mvn.w	r2, #8
 80072a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2204      	movs	r2, #4
 80072a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	69db      	ldr	r3, [r3, #28]
 80072ae:	f003 0303 	and.w	r3, r3, #3
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d003      	beq.n	80072be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fa23 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 80072bc:	e005      	b.n	80072ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fa15 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 fa26 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	f003 0310 	and.w	r3, r3, #16
 80072da:	2b10      	cmp	r3, #16
 80072dc:	d122      	bne.n	8007324 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	f003 0310 	and.w	r3, r3, #16
 80072e8:	2b10      	cmp	r3, #16
 80072ea:	d11b      	bne.n	8007324 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f06f 0210 	mvn.w	r2, #16
 80072f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2208      	movs	r2, #8
 80072fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	69db      	ldr	r3, [r3, #28]
 8007302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 f9f9 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 8007310:	e005      	b.n	800731e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f9eb 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 f9fc 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b01      	cmp	r3, #1
 8007330:	d10e      	bne.n	8007350 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b01      	cmp	r3, #1
 800733e:	d107      	bne.n	8007350 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f06f 0201 	mvn.w	r2, #1
 8007348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7fb f942 	bl	80025d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735a:	2b80      	cmp	r3, #128	; 0x80
 800735c:	d10e      	bne.n	800737c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007368:	2b80      	cmp	r3, #128	; 0x80
 800736a:	d107      	bne.n	800737c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fdca 	bl	8007f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007386:	2b40      	cmp	r3, #64	; 0x40
 8007388:	d10e      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007394:	2b40      	cmp	r3, #64	; 0x40
 8007396:	d107      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f9c1 	bl	800772a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f003 0320 	and.w	r3, r3, #32
 80073b2:	2b20      	cmp	r3, #32
 80073b4:	d10e      	bne.n	80073d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f003 0320 	and.w	r3, r3, #32
 80073c0:	2b20      	cmp	r3, #32
 80073c2:	d107      	bne.n	80073d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f06f 0220 	mvn.w	r2, #32
 80073cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fd94 	bl	8007efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073d4:	bf00      	nop
 80073d6:	3708      	adds	r7, #8
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073e8:	2300      	movs	r3, #0
 80073ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d101      	bne.n	80073fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073f6:	2302      	movs	r3, #2
 80073f8:	e0ae      	b.n	8007558 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b0c      	cmp	r3, #12
 8007406:	f200 809f 	bhi.w	8007548 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800740a:	a201      	add	r2, pc, #4	; (adr r2, 8007410 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800740c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007410:	08007445 	.word	0x08007445
 8007414:	08007549 	.word	0x08007549
 8007418:	08007549 	.word	0x08007549
 800741c:	08007549 	.word	0x08007549
 8007420:	08007485 	.word	0x08007485
 8007424:	08007549 	.word	0x08007549
 8007428:	08007549 	.word	0x08007549
 800742c:	08007549 	.word	0x08007549
 8007430:	080074c7 	.word	0x080074c7
 8007434:	08007549 	.word	0x08007549
 8007438:	08007549 	.word	0x08007549
 800743c:	08007549 	.word	0x08007549
 8007440:	08007507 	.word	0x08007507
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68b9      	ldr	r1, [r7, #8]
 800744a:	4618      	mov	r0, r3
 800744c:	f000 fa18 	bl	8007880 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	699a      	ldr	r2, [r3, #24]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f042 0208 	orr.w	r2, r2, #8
 800745e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	699a      	ldr	r2, [r3, #24]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 0204 	bic.w	r2, r2, #4
 800746e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6999      	ldr	r1, [r3, #24]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	691a      	ldr	r2, [r3, #16]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	430a      	orrs	r2, r1
 8007480:	619a      	str	r2, [r3, #24]
      break;
 8007482:	e064      	b.n	800754e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68b9      	ldr	r1, [r7, #8]
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fa68 	bl	8007960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	699a      	ldr	r2, [r3, #24]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800749e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699a      	ldr	r2, [r3, #24]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6999      	ldr	r1, [r3, #24]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	021a      	lsls	r2, r3, #8
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	430a      	orrs	r2, r1
 80074c2:	619a      	str	r2, [r3, #24]
      break;
 80074c4:	e043      	b.n	800754e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68b9      	ldr	r1, [r7, #8]
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 fabd 	bl	8007a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	69da      	ldr	r2, [r3, #28]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f042 0208 	orr.w	r2, r2, #8
 80074e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	69da      	ldr	r2, [r3, #28]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f022 0204 	bic.w	r2, r2, #4
 80074f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	69d9      	ldr	r1, [r3, #28]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	691a      	ldr	r2, [r3, #16]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	430a      	orrs	r2, r1
 8007502:	61da      	str	r2, [r3, #28]
      break;
 8007504:	e023      	b.n	800754e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68b9      	ldr	r1, [r7, #8]
 800750c:	4618      	mov	r0, r3
 800750e:	f000 fb11 	bl	8007b34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69da      	ldr	r2, [r3, #28]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	69da      	ldr	r2, [r3, #28]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	69d9      	ldr	r1, [r3, #28]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	021a      	lsls	r2, r3, #8
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	430a      	orrs	r2, r1
 8007544:	61da      	str	r2, [r3, #28]
      break;
 8007546:	e002      	b.n	800754e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	75fb      	strb	r3, [r7, #23]
      break;
 800754c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007556:	7dfb      	ldrb	r3, [r7, #23]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3718      	adds	r7, #24
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007574:	2b01      	cmp	r3, #1
 8007576:	d101      	bne.n	800757c <HAL_TIM_ConfigClockSource+0x1c>
 8007578:	2302      	movs	r3, #2
 800757a:	e0b4      	b.n	80076e6 <HAL_TIM_ConfigClockSource+0x186>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800759a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075b4:	d03e      	beq.n	8007634 <HAL_TIM_ConfigClockSource+0xd4>
 80075b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075ba:	f200 8087 	bhi.w	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c2:	f000 8086 	beq.w	80076d2 <HAL_TIM_ConfigClockSource+0x172>
 80075c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ca:	d87f      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075cc:	2b70      	cmp	r3, #112	; 0x70
 80075ce:	d01a      	beq.n	8007606 <HAL_TIM_ConfigClockSource+0xa6>
 80075d0:	2b70      	cmp	r3, #112	; 0x70
 80075d2:	d87b      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075d4:	2b60      	cmp	r3, #96	; 0x60
 80075d6:	d050      	beq.n	800767a <HAL_TIM_ConfigClockSource+0x11a>
 80075d8:	2b60      	cmp	r3, #96	; 0x60
 80075da:	d877      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075dc:	2b50      	cmp	r3, #80	; 0x50
 80075de:	d03c      	beq.n	800765a <HAL_TIM_ConfigClockSource+0xfa>
 80075e0:	2b50      	cmp	r3, #80	; 0x50
 80075e2:	d873      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075e4:	2b40      	cmp	r3, #64	; 0x40
 80075e6:	d058      	beq.n	800769a <HAL_TIM_ConfigClockSource+0x13a>
 80075e8:	2b40      	cmp	r3, #64	; 0x40
 80075ea:	d86f      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075ec:	2b30      	cmp	r3, #48	; 0x30
 80075ee:	d064      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15a>
 80075f0:	2b30      	cmp	r3, #48	; 0x30
 80075f2:	d86b      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075f4:	2b20      	cmp	r3, #32
 80075f6:	d060      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15a>
 80075f8:	2b20      	cmp	r3, #32
 80075fa:	d867      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d05c      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15a>
 8007600:	2b10      	cmp	r3, #16
 8007602:	d05a      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15a>
 8007604:	e062      	b.n	80076cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	6899      	ldr	r1, [r3, #8]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f000 fb5d 	bl	8007cd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007628:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	609a      	str	r2, [r3, #8]
      break;
 8007632:	e04f      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6818      	ldr	r0, [r3, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	6899      	ldr	r1, [r3, #8]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	f000 fb46 	bl	8007cd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007656:	609a      	str	r2, [r3, #8]
      break;
 8007658:	e03c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6818      	ldr	r0, [r3, #0]
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	6859      	ldr	r1, [r3, #4]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	461a      	mov	r2, r3
 8007668:	f000 faba 	bl	8007be0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2150      	movs	r1, #80	; 0x50
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fb13 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 8007678:	e02c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6818      	ldr	r0, [r3, #0]
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	6859      	ldr	r1, [r3, #4]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	461a      	mov	r2, r3
 8007688:	f000 fad9 	bl	8007c3e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2160      	movs	r1, #96	; 0x60
 8007692:	4618      	mov	r0, r3
 8007694:	f000 fb03 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 8007698:	e01c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6818      	ldr	r0, [r3, #0]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	6859      	ldr	r1, [r3, #4]
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	461a      	mov	r2, r3
 80076a8:	f000 fa9a 	bl	8007be0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2140      	movs	r1, #64	; 0x40
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 faf3 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 80076b8:	e00c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4619      	mov	r1, r3
 80076c4:	4610      	mov	r0, r2
 80076c6:	f000 faea 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 80076ca:	e003      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	73fb      	strb	r3, [r7, #15]
      break;
 80076d0:	e000      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3710      	adds	r7, #16
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr

08007702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800770a:	bf00      	nop
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800772a:	b480      	push	{r7}
 800772c:	b083      	sub	sp, #12
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007732:	bf00      	nop
 8007734:	370c      	adds	r7, #12
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
	...

08007740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a40      	ldr	r2, [pc, #256]	; (8007854 <TIM_Base_SetConfig+0x114>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d013      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800775e:	d00f      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a3d      	ldr	r2, [pc, #244]	; (8007858 <TIM_Base_SetConfig+0x118>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00b      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a3c      	ldr	r2, [pc, #240]	; (800785c <TIM_Base_SetConfig+0x11c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d007      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a3b      	ldr	r2, [pc, #236]	; (8007860 <TIM_Base_SetConfig+0x120>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d003      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a3a      	ldr	r2, [pc, #232]	; (8007864 <TIM_Base_SetConfig+0x124>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d108      	bne.n	8007792 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	4313      	orrs	r3, r2
 8007790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a2f      	ldr	r2, [pc, #188]	; (8007854 <TIM_Base_SetConfig+0x114>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d02b      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077a0:	d027      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a2c      	ldr	r2, [pc, #176]	; (8007858 <TIM_Base_SetConfig+0x118>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d023      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a2b      	ldr	r2, [pc, #172]	; (800785c <TIM_Base_SetConfig+0x11c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d01f      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a2a      	ldr	r2, [pc, #168]	; (8007860 <TIM_Base_SetConfig+0x120>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d01b      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a29      	ldr	r2, [pc, #164]	; (8007864 <TIM_Base_SetConfig+0x124>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d017      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a28      	ldr	r2, [pc, #160]	; (8007868 <TIM_Base_SetConfig+0x128>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d013      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a27      	ldr	r2, [pc, #156]	; (800786c <TIM_Base_SetConfig+0x12c>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d00f      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a26      	ldr	r2, [pc, #152]	; (8007870 <TIM_Base_SetConfig+0x130>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d00b      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a25      	ldr	r2, [pc, #148]	; (8007874 <TIM_Base_SetConfig+0x134>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d007      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a24      	ldr	r2, [pc, #144]	; (8007878 <TIM_Base_SetConfig+0x138>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d003      	beq.n	80077f2 <TIM_Base_SetConfig+0xb2>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a23      	ldr	r2, [pc, #140]	; (800787c <TIM_Base_SetConfig+0x13c>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d108      	bne.n	8007804 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	4313      	orrs	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	695b      	ldr	r3, [r3, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	689a      	ldr	r2, [r3, #8]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a0a      	ldr	r2, [pc, #40]	; (8007854 <TIM_Base_SetConfig+0x114>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d003      	beq.n	8007838 <TIM_Base_SetConfig+0xf8>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a0c      	ldr	r2, [pc, #48]	; (8007864 <TIM_Base_SetConfig+0x124>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d103      	bne.n	8007840 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	691a      	ldr	r2, [r3, #16]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	615a      	str	r2, [r3, #20]
}
 8007846:	bf00      	nop
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	40010000 	.word	0x40010000
 8007858:	40000400 	.word	0x40000400
 800785c:	40000800 	.word	0x40000800
 8007860:	40000c00 	.word	0x40000c00
 8007864:	40010400 	.word	0x40010400
 8007868:	40014000 	.word	0x40014000
 800786c:	40014400 	.word	0x40014400
 8007870:	40014800 	.word	0x40014800
 8007874:	40001800 	.word	0x40001800
 8007878:	40001c00 	.word	0x40001c00
 800787c:	40002000 	.word	0x40002000

08007880 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007880:	b480      	push	{r7}
 8007882:	b087      	sub	sp, #28
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	f023 0201 	bic.w	r2, r3, #1
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f023 0303 	bic.w	r3, r3, #3
 80078b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	4313      	orrs	r3, r2
 80078c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f023 0302 	bic.w	r3, r3, #2
 80078c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a20      	ldr	r2, [pc, #128]	; (8007958 <TIM_OC1_SetConfig+0xd8>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d003      	beq.n	80078e4 <TIM_OC1_SetConfig+0x64>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a1f      	ldr	r2, [pc, #124]	; (800795c <TIM_OC1_SetConfig+0xdc>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d10c      	bne.n	80078fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f023 0308 	bic.w	r3, r3, #8
 80078ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	f023 0304 	bic.w	r3, r3, #4
 80078fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a15      	ldr	r2, [pc, #84]	; (8007958 <TIM_OC1_SetConfig+0xd8>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d003      	beq.n	800790e <TIM_OC1_SetConfig+0x8e>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a14      	ldr	r2, [pc, #80]	; (800795c <TIM_OC1_SetConfig+0xdc>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d111      	bne.n	8007932 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800791c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	4313      	orrs	r3, r2
 8007926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	4313      	orrs	r3, r2
 8007930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	693a      	ldr	r2, [r7, #16]
 8007936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	621a      	str	r2, [r3, #32]
}
 800794c:	bf00      	nop
 800794e:	371c      	adds	r7, #28
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	40010000 	.word	0x40010000
 800795c:	40010400 	.word	0x40010400

08007960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f023 0210 	bic.w	r2, r3, #16
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	021b      	lsls	r3, r3, #8
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0320 	bic.w	r3, r3, #32
 80079aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a22      	ldr	r2, [pc, #136]	; (8007a44 <TIM_OC2_SetConfig+0xe4>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d003      	beq.n	80079c8 <TIM_OC2_SetConfig+0x68>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a21      	ldr	r2, [pc, #132]	; (8007a48 <TIM_OC2_SetConfig+0xe8>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d10d      	bne.n	80079e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	011b      	lsls	r3, r3, #4
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4313      	orrs	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a17      	ldr	r2, [pc, #92]	; (8007a44 <TIM_OC2_SetConfig+0xe4>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d003      	beq.n	80079f4 <TIM_OC2_SetConfig+0x94>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a16      	ldr	r2, [pc, #88]	; (8007a48 <TIM_OC2_SetConfig+0xe8>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d113      	bne.n	8007a1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	621a      	str	r2, [r3, #32]
}
 8007a36:	bf00      	nop
 8007a38:	371c      	adds	r7, #28
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	40010000 	.word	0x40010000
 8007a48:	40010400 	.word	0x40010400

08007a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0303 	bic.w	r3, r3, #3
 8007a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	021b      	lsls	r3, r3, #8
 8007a9c:	697a      	ldr	r2, [r7, #20]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a21      	ldr	r2, [pc, #132]	; (8007b2c <TIM_OC3_SetConfig+0xe0>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d003      	beq.n	8007ab2 <TIM_OC3_SetConfig+0x66>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a20      	ldr	r2, [pc, #128]	; (8007b30 <TIM_OC3_SetConfig+0xe4>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d10d      	bne.n	8007ace <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	021b      	lsls	r3, r3, #8
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a16      	ldr	r2, [pc, #88]	; (8007b2c <TIM_OC3_SetConfig+0xe0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d003      	beq.n	8007ade <TIM_OC3_SetConfig+0x92>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a15      	ldr	r2, [pc, #84]	; (8007b30 <TIM_OC3_SetConfig+0xe4>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d113      	bne.n	8007b06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	621a      	str	r2, [r3, #32]
}
 8007b20:	bf00      	nop
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr
 8007b2c:	40010000 	.word	0x40010000
 8007b30:	40010400 	.word	0x40010400

08007b34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b087      	sub	sp, #28
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	69db      	ldr	r3, [r3, #28]
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	021b      	lsls	r3, r3, #8
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	031b      	lsls	r3, r3, #12
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a12      	ldr	r2, [pc, #72]	; (8007bd8 <TIM_OC4_SetConfig+0xa4>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d003      	beq.n	8007b9c <TIM_OC4_SetConfig+0x68>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a11      	ldr	r2, [pc, #68]	; (8007bdc <TIM_OC4_SetConfig+0xa8>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d109      	bne.n	8007bb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
 8007ba8:	019b      	lsls	r3, r3, #6
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	693a      	ldr	r2, [r7, #16]
 8007bc8:	621a      	str	r2, [r3, #32]
}
 8007bca:	bf00      	nop
 8007bcc:	371c      	adds	r7, #28
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	40010000 	.word	0x40010000
 8007bdc:	40010400 	.word	0x40010400

08007be0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b087      	sub	sp, #28
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	f023 0201 	bic.w	r2, r3, #1
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	011b      	lsls	r3, r3, #4
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f023 030a 	bic.w	r3, r3, #10
 8007c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	621a      	str	r2, [r3, #32]
}
 8007c32:	bf00      	nop
 8007c34:	371c      	adds	r7, #28
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b087      	sub	sp, #28
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6a1b      	ldr	r3, [r3, #32]
 8007c4e:	f023 0210 	bic.w	r2, r3, #16
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	699b      	ldr	r3, [r3, #24]
 8007c5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6a1b      	ldr	r3, [r3, #32]
 8007c60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	031b      	lsls	r3, r3, #12
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	011b      	lsls	r3, r3, #4
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	621a      	str	r2, [r3, #32]
}
 8007c92:	bf00      	nop
 8007c94:	371c      	adds	r7, #28
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cb6:	683a      	ldr	r2, [r7, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	f043 0307 	orr.w	r3, r3, #7
 8007cc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	609a      	str	r2, [r3, #8]
}
 8007cc8:	bf00      	nop
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b087      	sub	sp, #28
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
 8007ce0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	021a      	lsls	r2, r3, #8
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	431a      	orrs	r2, r3
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	609a      	str	r2, [r3, #8]
}
 8007d08:	bf00      	nop
 8007d0a:	371c      	adds	r7, #28
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	f003 031f 	and.w	r3, r3, #31
 8007d26:	2201      	movs	r2, #1
 8007d28:	fa02 f303 	lsl.w	r3, r2, r3
 8007d2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6a1a      	ldr	r2, [r3, #32]
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	43db      	mvns	r3, r3
 8007d36:	401a      	ands	r2, r3
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6a1a      	ldr	r2, [r3, #32]
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f003 031f 	and.w	r3, r3, #31
 8007d46:	6879      	ldr	r1, [r7, #4]
 8007d48:	fa01 f303 	lsl.w	r3, r1, r3
 8007d4c:	431a      	orrs	r2, r3
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	621a      	str	r2, [r3, #32]
}
 8007d52:	bf00      	nop
 8007d54:	371c      	adds	r7, #28
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr
	...

08007d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d101      	bne.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d74:	2302      	movs	r3, #2
 8007d76:	e05a      	b.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2202      	movs	r2, #2
 8007d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a21      	ldr	r2, [pc, #132]	; (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d022      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dc4:	d01d      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a1d      	ldr	r2, [pc, #116]	; (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d018      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a1b      	ldr	r2, [pc, #108]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d013      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a1a      	ldr	r2, [pc, #104]	; (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d00e      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a18      	ldr	r2, [pc, #96]	; (8007e4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d009      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a17      	ldr	r2, [pc, #92]	; (8007e50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d004      	beq.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a15      	ldr	r2, [pc, #84]	; (8007e54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d10c      	bne.n	8007e1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	40010000 	.word	0x40010000
 8007e40:	40000400 	.word	0x40000400
 8007e44:	40000800 	.word	0x40000800
 8007e48:	40000c00 	.word	0x40000c00
 8007e4c:	40010400 	.word	0x40010400
 8007e50:	40014000 	.word	0x40014000
 8007e54:	40001800 	.word	0x40001800

08007e58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d101      	bne.n	8007e74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007e70:	2302      	movs	r3, #2
 8007e72:	e03d      	b.n	8007ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	68db      	ldr	r3, [r3, #12]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	691b      	ldr	r3, [r3, #16]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	695b      	ldr	r3, [r3, #20]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e03f      	b.n	8007fb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d106      	bne.n	8007f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7fb fb64 	bl	8003618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2224      	movs	r2, #36	; 0x24
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68da      	ldr	r2, [r3, #12]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 ff69 	bl	8008e40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	691a      	ldr	r2, [r3, #16]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	695a      	ldr	r2, [r3, #20]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68da      	ldr	r2, [r3, #12]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2220      	movs	r2, #32
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b08a      	sub	sp, #40	; 0x28
 8007fc2:	af02      	add	r7, sp, #8
 8007fc4:	60f8      	str	r0, [r7, #12]
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	603b      	str	r3, [r7, #0]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b20      	cmp	r3, #32
 8007fdc:	d17c      	bne.n	80080d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d002      	beq.n	8007fea <HAL_UART_Transmit+0x2c>
 8007fe4:	88fb      	ldrh	r3, [r7, #6]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e075      	b.n	80080da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_UART_Transmit+0x3e>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e06e      	b.n	80080da <HAL_UART_Transmit+0x11c>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2221      	movs	r2, #33	; 0x21
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008012:	f7fb fc3d 	bl	8003890 <HAL_GetTick>
 8008016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	88fa      	ldrh	r2, [r7, #6]
 800801c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	88fa      	ldrh	r2, [r7, #6]
 8008022:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800802c:	d108      	bne.n	8008040 <HAL_UART_Transmit+0x82>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d104      	bne.n	8008040 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008036:	2300      	movs	r3, #0
 8008038:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	61bb      	str	r3, [r7, #24]
 800803e:	e003      	b.n	8008048 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008044:	2300      	movs	r3, #0
 8008046:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008050:	e02a      	b.n	80080a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	2200      	movs	r2, #0
 800805a:	2180      	movs	r1, #128	; 0x80
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fc21 	bl	80088a4 <UART_WaitOnFlagUntilTimeout>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e036      	b.n	80080da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10b      	bne.n	800808a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	881b      	ldrh	r3, [r3, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008080:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	3302      	adds	r3, #2
 8008086:	61bb      	str	r3, [r7, #24]
 8008088:	e007      	b.n	800809a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	781a      	ldrb	r2, [r3, #0]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	3301      	adds	r3, #1
 8008098:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800809e:	b29b      	uxth	r3, r3
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1cf      	bne.n	8008052 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	2200      	movs	r2, #0
 80080ba:	2140      	movs	r1, #64	; 0x40
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 fbf1 	bl	80088a4 <UART_WaitOnFlagUntilTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e006      	b.n	80080da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2220      	movs	r2, #32
 80080d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	e000      	b.n	80080da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80080d8:	2302      	movs	r3, #2
  }
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3720      	adds	r7, #32
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	60f8      	str	r0, [r7, #12]
 80080ea:	60b9      	str	r1, [r7, #8]
 80080ec:	4613      	mov	r3, r2
 80080ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b20      	cmp	r3, #32
 80080fa:	d11d      	bne.n	8008138 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_UART_Receive_DMA+0x26>
 8008102:	88fb      	ldrh	r3, [r7, #6]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e016      	b.n	800813a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008112:	2b01      	cmp	r3, #1
 8008114:	d101      	bne.n	800811a <HAL_UART_Receive_DMA+0x38>
 8008116:	2302      	movs	r3, #2
 8008118:	e00f      	b.n	800813a <HAL_UART_Receive_DMA+0x58>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008128:	88fb      	ldrh	r3, [r7, #6]
 800812a:	461a      	mov	r2, r3
 800812c:	68b9      	ldr	r1, [r7, #8]
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f000 fc26 	bl	8008980 <UART_Start_Receive_DMA>
 8008134:	4603      	mov	r3, r0
 8008136:	e000      	b.n	800813a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008138:	2302      	movs	r3, #2
  }
}
 800813a:	4618      	mov	r0, r3
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
	...

08008144 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b0ba      	sub	sp, #232	; 0xe8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800816a:	2300      	movs	r3, #0
 800816c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008170:	2300      	movs	r3, #0
 8008172:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800817a:	f003 030f 	and.w	r3, r3, #15
 800817e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008182:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10f      	bne.n	80081aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800818a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818e:	f003 0320 	and.w	r3, r3, #32
 8008192:	2b00      	cmp	r3, #0
 8008194:	d009      	beq.n	80081aa <HAL_UART_IRQHandler+0x66>
 8008196:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fd91 	bl	8008cca <UART_Receive_IT>
      return;
 80081a8:	e256      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80de 	beq.w	8008370 <HAL_UART_IRQHandler+0x22c>
 80081b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d106      	bne.n	80081ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 80d1 	beq.w	8008370 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00b      	beq.n	80081f2 <HAL_UART_IRQHandler+0xae>
 80081da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d005      	beq.n	80081f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ea:	f043 0201 	orr.w	r2, r3, #1
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f6:	f003 0304 	and.w	r3, r3, #4
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00b      	beq.n	8008216 <HAL_UART_IRQHandler+0xd2>
 80081fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d005      	beq.n	8008216 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820e:	f043 0202 	orr.w	r2, r3, #2
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821a:	f003 0302 	and.w	r3, r3, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00b      	beq.n	800823a <HAL_UART_IRQHandler+0xf6>
 8008222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	2b00      	cmp	r3, #0
 800822c:	d005      	beq.n	800823a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008232:	f043 0204 	orr.w	r2, r3, #4
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800823a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823e:	f003 0308 	and.w	r3, r3, #8
 8008242:	2b00      	cmp	r3, #0
 8008244:	d011      	beq.n	800826a <HAL_UART_IRQHandler+0x126>
 8008246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d105      	bne.n	800825e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d005      	beq.n	800826a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008262:	f043 0208 	orr.w	r2, r3, #8
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826e:	2b00      	cmp	r3, #0
 8008270:	f000 81ed 	beq.w	800864e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008278:	f003 0320 	and.w	r3, r3, #32
 800827c:	2b00      	cmp	r3, #0
 800827e:	d008      	beq.n	8008292 <HAL_UART_IRQHandler+0x14e>
 8008280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008284:	f003 0320 	and.w	r3, r3, #32
 8008288:	2b00      	cmp	r3, #0
 800828a:	d002      	beq.n	8008292 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fd1c 	bl	8008cca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829c:	2b40      	cmp	r3, #64	; 0x40
 800829e:	bf0c      	ite	eq
 80082a0:	2301      	moveq	r3, #1
 80082a2:	2300      	movne	r3, #0
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	f003 0308 	and.w	r3, r3, #8
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d103      	bne.n	80082be <HAL_UART_IRQHandler+0x17a>
 80082b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d04f      	beq.n	800835e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fc24 	bl	8008b0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ce:	2b40      	cmp	r3, #64	; 0x40
 80082d0:	d141      	bne.n	8008356 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3314      	adds	r3, #20
 80082d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082e0:	e853 3f00 	ldrex	r3, [r3]
 80082e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80082e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80082ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3314      	adds	r3, #20
 80082fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80082fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008302:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008306:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800830a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008316:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1d9      	bne.n	80082d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008322:	2b00      	cmp	r3, #0
 8008324:	d013      	beq.n	800834e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832a:	4a7d      	ldr	r2, [pc, #500]	; (8008520 <HAL_UART_IRQHandler+0x3dc>)
 800832c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	4618      	mov	r0, r3
 8008334:	f7fc fb96 	bl	8004a64 <HAL_DMA_Abort_IT>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d016      	beq.n	800836c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008348:	4610      	mov	r0, r2
 800834a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800834c:	e00e      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f99a 	bl	8008688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008354:	e00a      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 f996 	bl	8008688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800835c:	e006      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f992 	bl	8008688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800836a:	e170      	b.n	800864e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	bf00      	nop
    return;
 800836e:	e16e      	b.n	800864e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008374:	2b01      	cmp	r3, #1
 8008376:	f040 814a 	bne.w	800860e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800837a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800837e:	f003 0310 	and.w	r3, r3, #16
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 8143 	beq.w	800860e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838c:	f003 0310 	and.w	r3, r3, #16
 8008390:	2b00      	cmp	r3, #0
 8008392:	f000 813c 	beq.w	800860e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008396:	2300      	movs	r3, #0
 8008398:	60bb      	str	r3, [r7, #8]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60bb      	str	r3, [r7, #8]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	60bb      	str	r3, [r7, #8]
 80083aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b6:	2b40      	cmp	r3, #64	; 0x40
 80083b8:	f040 80b4 	bne.w	8008524 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f000 8140 	beq.w	8008652 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083da:	429a      	cmp	r2, r3
 80083dc:	f080 8139 	bcs.w	8008652 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ec:	69db      	ldr	r3, [r3, #28]
 80083ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083f2:	f000 8088 	beq.w	8008506 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	330c      	adds	r3, #12
 80083fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008400:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800840c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	330c      	adds	r3, #12
 800841e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008422:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008426:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800842e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800843a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1d9      	bne.n	80083f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008452:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3314      	adds	r3, #20
 8008462:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008466:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800846a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800846e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008472:	e841 2300 	strex	r3, r2, [r1]
 8008476:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008478:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1e1      	bne.n	8008442 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	3314      	adds	r3, #20
 8008484:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008486:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008488:	e853 3f00 	ldrex	r3, [r3]
 800848c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800848e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3314      	adds	r3, #20
 800849e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084aa:	e841 2300 	strex	r3, r2, [r1]
 80084ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e3      	bne.n	800847e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084d6:	f023 0310 	bic.w	r3, r3, #16
 80084da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	330c      	adds	r3, #12
 80084e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80084e8:	65ba      	str	r2, [r7, #88]	; 0x58
 80084ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80084ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084f0:	e841 2300 	strex	r3, r2, [r1]
 80084f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80084f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1e3      	bne.n	80084c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008500:	4618      	mov	r0, r3
 8008502:	f7fc fa3f 	bl	8004984 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800850e:	b29b      	uxth	r3, r3
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	b29b      	uxth	r3, r3
 8008514:	4619      	mov	r1, r3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f8c0 	bl	800869c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800851c:	e099      	b.n	8008652 <HAL_UART_IRQHandler+0x50e>
 800851e:	bf00      	nop
 8008520:	08008bd3 	.word	0x08008bd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800852c:	b29b      	uxth	r3, r3
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008538:	b29b      	uxth	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 808b 	beq.w	8008656 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 8086 	beq.w	8008656 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	330c      	adds	r3, #12
 8008550:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800855a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800855c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008560:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800856e:	647a      	str	r2, [r7, #68]	; 0x44
 8008570:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008572:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008574:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008576:	e841 2300 	strex	r3, r2, [r1]
 800857a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800857c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e3      	bne.n	800854a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3314      	adds	r3, #20
 8008588:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	623b      	str	r3, [r7, #32]
   return(result);
 8008592:	6a3b      	ldr	r3, [r7, #32]
 8008594:	f023 0301 	bic.w	r3, r3, #1
 8008598:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	3314      	adds	r3, #20
 80085a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085a6:	633a      	str	r2, [r7, #48]	; 0x30
 80085a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1e3      	bne.n	8008582 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2220      	movs	r2, #32
 80085be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	330c      	adds	r3, #12
 80085ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	e853 3f00 	ldrex	r3, [r3]
 80085d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0310 	bic.w	r3, r3, #16
 80085de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	330c      	adds	r3, #12
 80085e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80085ec:	61fa      	str	r2, [r7, #28]
 80085ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f0:	69b9      	ldr	r1, [r7, #24]
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	e841 2300 	strex	r3, r2, [r1]
 80085f8:	617b      	str	r3, [r7, #20]
   return(result);
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1e3      	bne.n	80085c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008600:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008604:	4619      	mov	r1, r3
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 f848 	bl	800869c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800860c:	e023      	b.n	8008656 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800860e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008616:	2b00      	cmp	r3, #0
 8008618:	d009      	beq.n	800862e <HAL_UART_IRQHandler+0x4ea>
 800861a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800861e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 fae7 	bl	8008bfa <UART_Transmit_IT>
    return;
 800862c:	e014      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800862e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00e      	beq.n	8008658 <HAL_UART_IRQHandler+0x514>
 800863a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800863e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008642:	2b00      	cmp	r3, #0
 8008644:	d008      	beq.n	8008658 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fb27 	bl	8008c9a <UART_EndTransmit_IT>
    return;
 800864c:	e004      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
    return;
 800864e:	bf00      	nop
 8008650:	e002      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
      return;
 8008652:	bf00      	nop
 8008654:	e000      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
      return;
 8008656:	bf00      	nop
  }
}
 8008658:	37e8      	adds	r7, #232	; 0xe8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop

08008660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	460b      	mov	r3, r1
 80086a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086a8:	bf00      	nop
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b09c      	sub	sp, #112	; 0x70
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d172      	bne.n	80087b6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80086d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086d2:	2200      	movs	r2, #0
 80086d4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	330c      	adds	r3, #12
 80086dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086e0:	e853 3f00 	ldrex	r3, [r3]
 80086e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80086e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80086ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	330c      	adds	r3, #12
 80086f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086f6:	65ba      	str	r2, [r7, #88]	; 0x58
 80086f8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80086fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80086fe:	e841 2300 	strex	r3, r2, [r1]
 8008702:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1e5      	bne.n	80086d6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800870a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	3314      	adds	r3, #20
 8008710:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008714:	e853 3f00 	ldrex	r3, [r3]
 8008718:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800871a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800871c:	f023 0301 	bic.w	r3, r3, #1
 8008720:	667b      	str	r3, [r7, #100]	; 0x64
 8008722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	3314      	adds	r3, #20
 8008728:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800872a:	647a      	str	r2, [r7, #68]	; 0x44
 800872c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008730:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008732:	e841 2300 	strex	r3, r2, [r1]
 8008736:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1e5      	bne.n	800870a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800873e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	3314      	adds	r3, #20
 8008744:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008748:	e853 3f00 	ldrex	r3, [r3]
 800874c:	623b      	str	r3, [r7, #32]
   return(result);
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008754:	663b      	str	r3, [r7, #96]	; 0x60
 8008756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	3314      	adds	r3, #20
 800875c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800875e:	633a      	str	r2, [r7, #48]	; 0x30
 8008760:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008762:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008764:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008766:	e841 2300 	strex	r3, r2, [r1]
 800876a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1e5      	bne.n	800873e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008772:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008774:	2220      	movs	r2, #32
 8008776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800877a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800877c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877e:	2b01      	cmp	r3, #1
 8008780:	d119      	bne.n	80087b6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	330c      	adds	r3, #12
 8008788:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	e853 3f00 	ldrex	r3, [r3]
 8008790:	60fb      	str	r3, [r7, #12]
   return(result);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f023 0310 	bic.w	r3, r3, #16
 8008798:	65fb      	str	r3, [r7, #92]	; 0x5c
 800879a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087a2:	61fa      	str	r2, [r7, #28]
 80087a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	69b9      	ldr	r1, [r7, #24]
 80087a8:	69fa      	ldr	r2, [r7, #28]
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	617b      	str	r3, [r7, #20]
   return(result);
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e5      	bne.n	8008782 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d106      	bne.n	80087cc <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80087c2:	4619      	mov	r1, r3
 80087c4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80087c6:	f7ff ff69 	bl	800869c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087ca:	e002      	b.n	80087d2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80087cc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80087ce:	f7fa f96b 	bl	8002aa8 <HAL_UART_RxCpltCallback>
}
 80087d2:	bf00      	nop
 80087d4:	3770      	adds	r7, #112	; 0x70
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d108      	bne.n	8008802 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80087f4:	085b      	lsrs	r3, r3, #1
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	4619      	mov	r1, r3
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f7ff ff4e 	bl	800869c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008800:	e002      	b.n	8008808 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f7ff ff36 	bl	8008674 <HAL_UART_RxHalfCpltCallback>
}
 8008808:	bf00      	nop
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008818:	2300      	movs	r3, #0
 800881a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008820:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800882c:	2b80      	cmp	r3, #128	; 0x80
 800882e:	bf0c      	ite	eq
 8008830:	2301      	moveq	r3, #1
 8008832:	2300      	movne	r3, #0
 8008834:	b2db      	uxtb	r3, r3
 8008836:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b21      	cmp	r3, #33	; 0x21
 8008842:	d108      	bne.n	8008856 <UART_DMAError+0x46>
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d005      	beq.n	8008856 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	2200      	movs	r2, #0
 800884e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008850:	68b8      	ldr	r0, [r7, #8]
 8008852:	f000 f933 	bl	8008abc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008860:	2b40      	cmp	r3, #64	; 0x40
 8008862:	bf0c      	ite	eq
 8008864:	2301      	moveq	r3, #1
 8008866:	2300      	movne	r3, #0
 8008868:	b2db      	uxtb	r3, r3
 800886a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008872:	b2db      	uxtb	r3, r3
 8008874:	2b22      	cmp	r3, #34	; 0x22
 8008876:	d108      	bne.n	800888a <UART_DMAError+0x7a>
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d005      	beq.n	800888a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2200      	movs	r2, #0
 8008882:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008884:	68b8      	ldr	r0, [r7, #8]
 8008886:	f000 f941 	bl	8008b0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800888e:	f043 0210 	orr.w	r2, r3, #16
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008896:	68b8      	ldr	r0, [r7, #8]
 8008898:	f7ff fef6 	bl	8008688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800889c:	bf00      	nop
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b090      	sub	sp, #64	; 0x40
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	603b      	str	r3, [r7, #0]
 80088b0:	4613      	mov	r3, r2
 80088b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088b4:	e050      	b.n	8008958 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088bc:	d04c      	beq.n	8008958 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80088be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d007      	beq.n	80088d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80088c4:	f7fa ffe4 	bl	8003890 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d241      	bcs.n	8008958 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	330c      	adds	r3, #12
 80088da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088de:	e853 3f00 	ldrex	r3, [r3]
 80088e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80088ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	330c      	adds	r3, #12
 80088f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80088f4:	637a      	str	r2, [r7, #52]	; 0x34
 80088f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e5      	bne.n	80088d4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	3314      	adds	r3, #20
 800890e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	613b      	str	r3, [r7, #16]
   return(result);
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	f023 0301 	bic.w	r3, r3, #1
 800891e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	3314      	adds	r3, #20
 8008926:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008928:	623a      	str	r2, [r7, #32]
 800892a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	69f9      	ldr	r1, [r7, #28]
 800892e:	6a3a      	ldr	r2, [r7, #32]
 8008930:	e841 2300 	strex	r3, r2, [r1]
 8008934:	61bb      	str	r3, [r7, #24]
   return(result);
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1e5      	bne.n	8008908 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2220      	movs	r2, #32
 8008940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2220      	movs	r2, #32
 8008948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008954:	2303      	movs	r3, #3
 8008956:	e00f      	b.n	8008978 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	4013      	ands	r3, r2
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	429a      	cmp	r2, r3
 8008966:	bf0c      	ite	eq
 8008968:	2301      	moveq	r3, #1
 800896a:	2300      	movne	r3, #0
 800896c:	b2db      	uxtb	r3, r3
 800896e:	461a      	mov	r2, r3
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	429a      	cmp	r2, r3
 8008974:	d09f      	beq.n	80088b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3740      	adds	r7, #64	; 0x40
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b098      	sub	sp, #96	; 0x60
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	4613      	mov	r3, r2
 800898c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	88fa      	ldrh	r2, [r7, #6]
 8008998:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2200      	movs	r2, #0
 800899e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2222      	movs	r2, #34	; 0x22
 80089a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ac:	4a40      	ldr	r2, [pc, #256]	; (8008ab0 <UART_Start_Receive_DMA+0x130>)
 80089ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b4:	4a3f      	ldr	r2, [pc, #252]	; (8008ab4 <UART_Start_Receive_DMA+0x134>)
 80089b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089bc:	4a3e      	ldr	r2, [pc, #248]	; (8008ab8 <UART_Start_Receive_DMA+0x138>)
 80089be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c4:	2200      	movs	r2, #0
 80089c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80089c8:	f107 0308 	add.w	r3, r7, #8
 80089cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	3304      	adds	r3, #4
 80089d8:	4619      	mov	r1, r3
 80089da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	88fb      	ldrh	r3, [r7, #6]
 80089e0:	f7fb ff78 	bl	80048d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80089e4:	2300      	movs	r3, #0
 80089e6:	613b      	str	r3, [r7, #16]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	613b      	str	r3, [r7, #16]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	613b      	str	r3, [r7, #16]
 80089f8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d019      	beq.n	8008a3e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	330c      	adds	r3, #12
 8008a10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a20:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	330c      	adds	r3, #12
 8008a28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a2a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008a2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008a30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a32:	e841 2300 	strex	r3, r2, [r1]
 8008a36:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008a38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1e5      	bne.n	8008a0a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3314      	adds	r3, #20
 8008a44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	f043 0301 	orr.w	r3, r3, #1
 8008a54:	657b      	str	r3, [r7, #84]	; 0x54
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3314      	adds	r3, #20
 8008a5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a5e:	63ba      	str	r2, [r7, #56]	; 0x38
 8008a60:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e5      	bne.n	8008a3e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3314      	adds	r3, #20
 8008a78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	e853 3f00 	ldrex	r3, [r3]
 8008a80:	617b      	str	r3, [r7, #20]
   return(result);
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a88:	653b      	str	r3, [r7, #80]	; 0x50
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	3314      	adds	r3, #20
 8008a90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a92:	627a      	str	r2, [r7, #36]	; 0x24
 8008a94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a96:	6a39      	ldr	r1, [r7, #32]
 8008a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a9a:	e841 2300 	strex	r3, r2, [r1]
 8008a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1e5      	bne.n	8008a72 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3760      	adds	r7, #96	; 0x60
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}
 8008ab0:	080086b5 	.word	0x080086b5
 8008ab4:	080087db 	.word	0x080087db
 8008ab8:	08008811 	.word	0x08008811

08008abc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b089      	sub	sp, #36	; 0x24
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	330c      	adds	r3, #12
 8008aca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	e853 3f00 	ldrex	r3, [r3]
 8008ad2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008ada:	61fb      	str	r3, [r7, #28]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	330c      	adds	r3, #12
 8008ae2:	69fa      	ldr	r2, [r7, #28]
 8008ae4:	61ba      	str	r2, [r7, #24]
 8008ae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae8:	6979      	ldr	r1, [r7, #20]
 8008aea:	69ba      	ldr	r2, [r7, #24]
 8008aec:	e841 2300 	strex	r3, r2, [r1]
 8008af0:	613b      	str	r3, [r7, #16]
   return(result);
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1e5      	bne.n	8008ac4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2220      	movs	r2, #32
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008b00:	bf00      	nop
 8008b02:	3724      	adds	r7, #36	; 0x24
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b095      	sub	sp, #84	; 0x54
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	330c      	adds	r3, #12
 8008b1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b1e:	e853 3f00 	ldrex	r3, [r3]
 8008b22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	330c      	adds	r3, #12
 8008b32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b34:	643a      	str	r2, [r7, #64]	; 0x40
 8008b36:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b3c:	e841 2300 	strex	r3, r2, [r1]
 8008b40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e5      	bne.n	8008b14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3314      	adds	r3, #20
 8008b4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b50:	6a3b      	ldr	r3, [r7, #32]
 8008b52:	e853 3f00 	ldrex	r3, [r3]
 8008b56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f023 0301 	bic.w	r3, r3, #1
 8008b5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	3314      	adds	r3, #20
 8008b66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b70:	e841 2300 	strex	r3, r2, [r1]
 8008b74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1e5      	bne.n	8008b48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d119      	bne.n	8008bb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f023 0310 	bic.w	r3, r3, #16
 8008b9a:	647b      	str	r3, [r7, #68]	; 0x44
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ba4:	61ba      	str	r2, [r7, #24]
 8008ba6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	6979      	ldr	r1, [r7, #20]
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e5      	bne.n	8008b84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008bc6:	bf00      	nop
 8008bc8:	3754      	adds	r7, #84	; 0x54
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b084      	sub	sp, #16
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2200      	movs	r2, #0
 8008be4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7ff fd4b 	bl	8008688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bf2:	bf00      	nop
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008bfa:	b480      	push	{r7}
 8008bfc:	b085      	sub	sp, #20
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b21      	cmp	r3, #33	; 0x21
 8008c0c:	d13e      	bne.n	8008c8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c16:	d114      	bne.n	8008c42 <UART_Transmit_IT+0x48>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	691b      	ldr	r3, [r3, #16]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d110      	bne.n	8008c42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6a1b      	ldr	r3, [r3, #32]
 8008c24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	1c9a      	adds	r2, r3, #2
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	621a      	str	r2, [r3, #32]
 8008c40:	e008      	b.n	8008c54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	1c59      	adds	r1, r3, #1
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	6211      	str	r1, [r2, #32]
 8008c4c:	781a      	ldrb	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	687a      	ldr	r2, [r7, #4]
 8008c60:	4619      	mov	r1, r3
 8008c62:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10f      	bne.n	8008c88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68da      	ldr	r2, [r3, #12]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68da      	ldr	r2, [r3, #12]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	e000      	b.n	8008c8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008c8c:	2302      	movs	r3, #2
  }
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3714      	adds	r7, #20
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b082      	sub	sp, #8
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68da      	ldr	r2, [r3, #12]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008cb0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2220      	movs	r2, #32
 8008cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7ff fcd0 	bl	8008660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008cca:	b580      	push	{r7, lr}
 8008ccc:	b08c      	sub	sp, #48	; 0x30
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	2b22      	cmp	r3, #34	; 0x22
 8008cdc:	f040 80ab 	bne.w	8008e36 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ce8:	d117      	bne.n	8008d1a <UART_Receive_IT+0x50>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d113      	bne.n	8008d1a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cfa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d08:	b29a      	uxth	r2, r3
 8008d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d12:	1c9a      	adds	r2, r3, #2
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	629a      	str	r2, [r3, #40]	; 0x28
 8008d18:	e026      	b.n	8008d68 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008d20:	2300      	movs	r3, #0
 8008d22:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d2c:	d007      	beq.n	8008d3e <UART_Receive_IT+0x74>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10a      	bne.n	8008d4c <UART_Receive_IT+0x82>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d106      	bne.n	8008d4c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	b2da      	uxtb	r2, r3
 8008d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d48:	701a      	strb	r2, [r3, #0]
 8008d4a:	e008      	b.n	8008d5e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d62:	1c5a      	adds	r2, r3, #1
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	4619      	mov	r1, r3
 8008d76:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d15a      	bne.n	8008e32 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	68da      	ldr	r2, [r3, #12]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f022 0220 	bic.w	r2, r2, #32
 8008d8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68da      	ldr	r2, [r3, #12]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	695a      	ldr	r2, [r3, #20]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0201 	bic.w	r2, r2, #1
 8008daa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d135      	bne.n	8008e28 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	330c      	adds	r3, #12
 8008dc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	e853 3f00 	ldrex	r3, [r3]
 8008dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	f023 0310 	bic.w	r3, r3, #16
 8008dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	330c      	adds	r3, #12
 8008de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008de2:	623a      	str	r2, [r7, #32]
 8008de4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de6:	69f9      	ldr	r1, [r7, #28]
 8008de8:	6a3a      	ldr	r2, [r7, #32]
 8008dea:	e841 2300 	strex	r3, r2, [r1]
 8008dee:	61bb      	str	r3, [r7, #24]
   return(result);
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1e5      	bne.n	8008dc2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f003 0310 	and.w	r3, r3, #16
 8008e00:	2b10      	cmp	r3, #16
 8008e02:	d10a      	bne.n	8008e1a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e04:	2300      	movs	r3, #0
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	60fb      	str	r3, [r7, #12]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e1e:	4619      	mov	r1, r3
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f7ff fc3b 	bl	800869c <HAL_UARTEx_RxEventCallback>
 8008e26:	e002      	b.n	8008e2e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f7f9 fe3d 	bl	8002aa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	e002      	b.n	8008e38 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	e000      	b.n	8008e38 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008e36:	2302      	movs	r3, #2
  }
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3730      	adds	r7, #48	; 0x30
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e44:	b0c0      	sub	sp, #256	; 0x100
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	691b      	ldr	r3, [r3, #16]
 8008e54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e5c:	68d9      	ldr	r1, [r3, #12]
 8008e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	ea40 0301 	orr.w	r3, r0, r1
 8008e68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e6e:	689a      	ldr	r2, [r3, #8]
 8008e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	431a      	orrs	r2, r3
 8008e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e7c:	695b      	ldr	r3, [r3, #20]
 8008e7e:	431a      	orrs	r2, r3
 8008e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e84:	69db      	ldr	r3, [r3, #28]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008e98:	f021 010c 	bic.w	r1, r1, #12
 8008e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ea6:	430b      	orrs	r3, r1
 8008ea8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	695b      	ldr	r3, [r3, #20]
 8008eb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eba:	6999      	ldr	r1, [r3, #24]
 8008ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	ea40 0301 	orr.w	r3, r0, r1
 8008ec6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	4b8f      	ldr	r3, [pc, #572]	; (800910c <UART_SetConfig+0x2cc>)
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d005      	beq.n	8008ee0 <UART_SetConfig+0xa0>
 8008ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	4b8d      	ldr	r3, [pc, #564]	; (8009110 <UART_SetConfig+0x2d0>)
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d104      	bne.n	8008eea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ee0:	f7fd f810 	bl	8005f04 <HAL_RCC_GetPCLK2Freq>
 8008ee4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008ee8:	e003      	b.n	8008ef2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008eea:	f7fc fff7 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8008eee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ef6:	69db      	ldr	r3, [r3, #28]
 8008ef8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008efc:	f040 810c 	bne.w	8009118 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f04:	2200      	movs	r2, #0
 8008f06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008f0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008f0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008f12:	4622      	mov	r2, r4
 8008f14:	462b      	mov	r3, r5
 8008f16:	1891      	adds	r1, r2, r2
 8008f18:	65b9      	str	r1, [r7, #88]	; 0x58
 8008f1a:	415b      	adcs	r3, r3
 8008f1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008f22:	4621      	mov	r1, r4
 8008f24:	eb12 0801 	adds.w	r8, r2, r1
 8008f28:	4629      	mov	r1, r5
 8008f2a:	eb43 0901 	adc.w	r9, r3, r1
 8008f2e:	f04f 0200 	mov.w	r2, #0
 8008f32:	f04f 0300 	mov.w	r3, #0
 8008f36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f42:	4690      	mov	r8, r2
 8008f44:	4699      	mov	r9, r3
 8008f46:	4623      	mov	r3, r4
 8008f48:	eb18 0303 	adds.w	r3, r8, r3
 8008f4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008f50:	462b      	mov	r3, r5
 8008f52:	eb49 0303 	adc.w	r3, r9, r3
 8008f56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008f66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008f6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008f6e:	460b      	mov	r3, r1
 8008f70:	18db      	adds	r3, r3, r3
 8008f72:	653b      	str	r3, [r7, #80]	; 0x50
 8008f74:	4613      	mov	r3, r2
 8008f76:	eb42 0303 	adc.w	r3, r2, r3
 8008f7a:	657b      	str	r3, [r7, #84]	; 0x54
 8008f7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008f80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008f84:	f7f7 fdca 	bl	8000b1c <__aeabi_uldivmod>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4b61      	ldr	r3, [pc, #388]	; (8009114 <UART_SetConfig+0x2d4>)
 8008f8e:	fba3 2302 	umull	r2, r3, r3, r2
 8008f92:	095b      	lsrs	r3, r3, #5
 8008f94:	011c      	lsls	r4, r3, #4
 8008f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008fa0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008fa4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008fa8:	4642      	mov	r2, r8
 8008faa:	464b      	mov	r3, r9
 8008fac:	1891      	adds	r1, r2, r2
 8008fae:	64b9      	str	r1, [r7, #72]	; 0x48
 8008fb0:	415b      	adcs	r3, r3
 8008fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008fb8:	4641      	mov	r1, r8
 8008fba:	eb12 0a01 	adds.w	sl, r2, r1
 8008fbe:	4649      	mov	r1, r9
 8008fc0:	eb43 0b01 	adc.w	fp, r3, r1
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	f04f 0300 	mov.w	r3, #0
 8008fcc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008fd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008fd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008fd8:	4692      	mov	sl, r2
 8008fda:	469b      	mov	fp, r3
 8008fdc:	4643      	mov	r3, r8
 8008fde:	eb1a 0303 	adds.w	r3, sl, r3
 8008fe2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008fe6:	464b      	mov	r3, r9
 8008fe8:	eb4b 0303 	adc.w	r3, fp, r3
 8008fec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ffc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009000:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009004:	460b      	mov	r3, r1
 8009006:	18db      	adds	r3, r3, r3
 8009008:	643b      	str	r3, [r7, #64]	; 0x40
 800900a:	4613      	mov	r3, r2
 800900c:	eb42 0303 	adc.w	r3, r2, r3
 8009010:	647b      	str	r3, [r7, #68]	; 0x44
 8009012:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009016:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800901a:	f7f7 fd7f 	bl	8000b1c <__aeabi_uldivmod>
 800901e:	4602      	mov	r2, r0
 8009020:	460b      	mov	r3, r1
 8009022:	4611      	mov	r1, r2
 8009024:	4b3b      	ldr	r3, [pc, #236]	; (8009114 <UART_SetConfig+0x2d4>)
 8009026:	fba3 2301 	umull	r2, r3, r3, r1
 800902a:	095b      	lsrs	r3, r3, #5
 800902c:	2264      	movs	r2, #100	; 0x64
 800902e:	fb02 f303 	mul.w	r3, r2, r3
 8009032:	1acb      	subs	r3, r1, r3
 8009034:	00db      	lsls	r3, r3, #3
 8009036:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800903a:	4b36      	ldr	r3, [pc, #216]	; (8009114 <UART_SetConfig+0x2d4>)
 800903c:	fba3 2302 	umull	r2, r3, r3, r2
 8009040:	095b      	lsrs	r3, r3, #5
 8009042:	005b      	lsls	r3, r3, #1
 8009044:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009048:	441c      	add	r4, r3
 800904a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800904e:	2200      	movs	r2, #0
 8009050:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009054:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009058:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800905c:	4642      	mov	r2, r8
 800905e:	464b      	mov	r3, r9
 8009060:	1891      	adds	r1, r2, r2
 8009062:	63b9      	str	r1, [r7, #56]	; 0x38
 8009064:	415b      	adcs	r3, r3
 8009066:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009068:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800906c:	4641      	mov	r1, r8
 800906e:	1851      	adds	r1, r2, r1
 8009070:	6339      	str	r1, [r7, #48]	; 0x30
 8009072:	4649      	mov	r1, r9
 8009074:	414b      	adcs	r3, r1
 8009076:	637b      	str	r3, [r7, #52]	; 0x34
 8009078:	f04f 0200 	mov.w	r2, #0
 800907c:	f04f 0300 	mov.w	r3, #0
 8009080:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009084:	4659      	mov	r1, fp
 8009086:	00cb      	lsls	r3, r1, #3
 8009088:	4651      	mov	r1, sl
 800908a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800908e:	4651      	mov	r1, sl
 8009090:	00ca      	lsls	r2, r1, #3
 8009092:	4610      	mov	r0, r2
 8009094:	4619      	mov	r1, r3
 8009096:	4603      	mov	r3, r0
 8009098:	4642      	mov	r2, r8
 800909a:	189b      	adds	r3, r3, r2
 800909c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80090a0:	464b      	mov	r3, r9
 80090a2:	460a      	mov	r2, r1
 80090a4:	eb42 0303 	adc.w	r3, r2, r3
 80090a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80090ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80090b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80090bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80090c0:	460b      	mov	r3, r1
 80090c2:	18db      	adds	r3, r3, r3
 80090c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80090c6:	4613      	mov	r3, r2
 80090c8:	eb42 0303 	adc.w	r3, r2, r3
 80090cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80090d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80090d6:	f7f7 fd21 	bl	8000b1c <__aeabi_uldivmod>
 80090da:	4602      	mov	r2, r0
 80090dc:	460b      	mov	r3, r1
 80090de:	4b0d      	ldr	r3, [pc, #52]	; (8009114 <UART_SetConfig+0x2d4>)
 80090e0:	fba3 1302 	umull	r1, r3, r3, r2
 80090e4:	095b      	lsrs	r3, r3, #5
 80090e6:	2164      	movs	r1, #100	; 0x64
 80090e8:	fb01 f303 	mul.w	r3, r1, r3
 80090ec:	1ad3      	subs	r3, r2, r3
 80090ee:	00db      	lsls	r3, r3, #3
 80090f0:	3332      	adds	r3, #50	; 0x32
 80090f2:	4a08      	ldr	r2, [pc, #32]	; (8009114 <UART_SetConfig+0x2d4>)
 80090f4:	fba2 2303 	umull	r2, r3, r2, r3
 80090f8:	095b      	lsrs	r3, r3, #5
 80090fa:	f003 0207 	and.w	r2, r3, #7
 80090fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4422      	add	r2, r4
 8009106:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009108:	e105      	b.n	8009316 <UART_SetConfig+0x4d6>
 800910a:	bf00      	nop
 800910c:	40011000 	.word	0x40011000
 8009110:	40011400 	.word	0x40011400
 8009114:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800911c:	2200      	movs	r2, #0
 800911e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009122:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009126:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800912a:	4642      	mov	r2, r8
 800912c:	464b      	mov	r3, r9
 800912e:	1891      	adds	r1, r2, r2
 8009130:	6239      	str	r1, [r7, #32]
 8009132:	415b      	adcs	r3, r3
 8009134:	627b      	str	r3, [r7, #36]	; 0x24
 8009136:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800913a:	4641      	mov	r1, r8
 800913c:	1854      	adds	r4, r2, r1
 800913e:	4649      	mov	r1, r9
 8009140:	eb43 0501 	adc.w	r5, r3, r1
 8009144:	f04f 0200 	mov.w	r2, #0
 8009148:	f04f 0300 	mov.w	r3, #0
 800914c:	00eb      	lsls	r3, r5, #3
 800914e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009152:	00e2      	lsls	r2, r4, #3
 8009154:	4614      	mov	r4, r2
 8009156:	461d      	mov	r5, r3
 8009158:	4643      	mov	r3, r8
 800915a:	18e3      	adds	r3, r4, r3
 800915c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009160:	464b      	mov	r3, r9
 8009162:	eb45 0303 	adc.w	r3, r5, r3
 8009166:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800916a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009176:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800917a:	f04f 0200 	mov.w	r2, #0
 800917e:	f04f 0300 	mov.w	r3, #0
 8009182:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009186:	4629      	mov	r1, r5
 8009188:	008b      	lsls	r3, r1, #2
 800918a:	4621      	mov	r1, r4
 800918c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009190:	4621      	mov	r1, r4
 8009192:	008a      	lsls	r2, r1, #2
 8009194:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009198:	f7f7 fcc0 	bl	8000b1c <__aeabi_uldivmod>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4b60      	ldr	r3, [pc, #384]	; (8009324 <UART_SetConfig+0x4e4>)
 80091a2:	fba3 2302 	umull	r2, r3, r3, r2
 80091a6:	095b      	lsrs	r3, r3, #5
 80091a8:	011c      	lsls	r4, r3, #4
 80091aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091ae:	2200      	movs	r2, #0
 80091b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80091b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80091b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80091bc:	4642      	mov	r2, r8
 80091be:	464b      	mov	r3, r9
 80091c0:	1891      	adds	r1, r2, r2
 80091c2:	61b9      	str	r1, [r7, #24]
 80091c4:	415b      	adcs	r3, r3
 80091c6:	61fb      	str	r3, [r7, #28]
 80091c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80091cc:	4641      	mov	r1, r8
 80091ce:	1851      	adds	r1, r2, r1
 80091d0:	6139      	str	r1, [r7, #16]
 80091d2:	4649      	mov	r1, r9
 80091d4:	414b      	adcs	r3, r1
 80091d6:	617b      	str	r3, [r7, #20]
 80091d8:	f04f 0200 	mov.w	r2, #0
 80091dc:	f04f 0300 	mov.w	r3, #0
 80091e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80091e4:	4659      	mov	r1, fp
 80091e6:	00cb      	lsls	r3, r1, #3
 80091e8:	4651      	mov	r1, sl
 80091ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091ee:	4651      	mov	r1, sl
 80091f0:	00ca      	lsls	r2, r1, #3
 80091f2:	4610      	mov	r0, r2
 80091f4:	4619      	mov	r1, r3
 80091f6:	4603      	mov	r3, r0
 80091f8:	4642      	mov	r2, r8
 80091fa:	189b      	adds	r3, r3, r2
 80091fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009200:	464b      	mov	r3, r9
 8009202:	460a      	mov	r2, r1
 8009204:	eb42 0303 	adc.w	r3, r2, r3
 8009208:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800920c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	67bb      	str	r3, [r7, #120]	; 0x78
 8009216:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009218:	f04f 0200 	mov.w	r2, #0
 800921c:	f04f 0300 	mov.w	r3, #0
 8009220:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009224:	4649      	mov	r1, r9
 8009226:	008b      	lsls	r3, r1, #2
 8009228:	4641      	mov	r1, r8
 800922a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800922e:	4641      	mov	r1, r8
 8009230:	008a      	lsls	r2, r1, #2
 8009232:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009236:	f7f7 fc71 	bl	8000b1c <__aeabi_uldivmod>
 800923a:	4602      	mov	r2, r0
 800923c:	460b      	mov	r3, r1
 800923e:	4b39      	ldr	r3, [pc, #228]	; (8009324 <UART_SetConfig+0x4e4>)
 8009240:	fba3 1302 	umull	r1, r3, r3, r2
 8009244:	095b      	lsrs	r3, r3, #5
 8009246:	2164      	movs	r1, #100	; 0x64
 8009248:	fb01 f303 	mul.w	r3, r1, r3
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	011b      	lsls	r3, r3, #4
 8009250:	3332      	adds	r3, #50	; 0x32
 8009252:	4a34      	ldr	r2, [pc, #208]	; (8009324 <UART_SetConfig+0x4e4>)
 8009254:	fba2 2303 	umull	r2, r3, r2, r3
 8009258:	095b      	lsrs	r3, r3, #5
 800925a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800925e:	441c      	add	r4, r3
 8009260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009264:	2200      	movs	r2, #0
 8009266:	673b      	str	r3, [r7, #112]	; 0x70
 8009268:	677a      	str	r2, [r7, #116]	; 0x74
 800926a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800926e:	4642      	mov	r2, r8
 8009270:	464b      	mov	r3, r9
 8009272:	1891      	adds	r1, r2, r2
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	415b      	adcs	r3, r3
 8009278:	60fb      	str	r3, [r7, #12]
 800927a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800927e:	4641      	mov	r1, r8
 8009280:	1851      	adds	r1, r2, r1
 8009282:	6039      	str	r1, [r7, #0]
 8009284:	4649      	mov	r1, r9
 8009286:	414b      	adcs	r3, r1
 8009288:	607b      	str	r3, [r7, #4]
 800928a:	f04f 0200 	mov.w	r2, #0
 800928e:	f04f 0300 	mov.w	r3, #0
 8009292:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009296:	4659      	mov	r1, fp
 8009298:	00cb      	lsls	r3, r1, #3
 800929a:	4651      	mov	r1, sl
 800929c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092a0:	4651      	mov	r1, sl
 80092a2:	00ca      	lsls	r2, r1, #3
 80092a4:	4610      	mov	r0, r2
 80092a6:	4619      	mov	r1, r3
 80092a8:	4603      	mov	r3, r0
 80092aa:	4642      	mov	r2, r8
 80092ac:	189b      	adds	r3, r3, r2
 80092ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80092b0:	464b      	mov	r3, r9
 80092b2:	460a      	mov	r2, r1
 80092b4:	eb42 0303 	adc.w	r3, r2, r3
 80092b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	663b      	str	r3, [r7, #96]	; 0x60
 80092c4:	667a      	str	r2, [r7, #100]	; 0x64
 80092c6:	f04f 0200 	mov.w	r2, #0
 80092ca:	f04f 0300 	mov.w	r3, #0
 80092ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80092d2:	4649      	mov	r1, r9
 80092d4:	008b      	lsls	r3, r1, #2
 80092d6:	4641      	mov	r1, r8
 80092d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092dc:	4641      	mov	r1, r8
 80092de:	008a      	lsls	r2, r1, #2
 80092e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80092e4:	f7f7 fc1a 	bl	8000b1c <__aeabi_uldivmod>
 80092e8:	4602      	mov	r2, r0
 80092ea:	460b      	mov	r3, r1
 80092ec:	4b0d      	ldr	r3, [pc, #52]	; (8009324 <UART_SetConfig+0x4e4>)
 80092ee:	fba3 1302 	umull	r1, r3, r3, r2
 80092f2:	095b      	lsrs	r3, r3, #5
 80092f4:	2164      	movs	r1, #100	; 0x64
 80092f6:	fb01 f303 	mul.w	r3, r1, r3
 80092fa:	1ad3      	subs	r3, r2, r3
 80092fc:	011b      	lsls	r3, r3, #4
 80092fe:	3332      	adds	r3, #50	; 0x32
 8009300:	4a08      	ldr	r2, [pc, #32]	; (8009324 <UART_SetConfig+0x4e4>)
 8009302:	fba2 2303 	umull	r2, r3, r2, r3
 8009306:	095b      	lsrs	r3, r3, #5
 8009308:	f003 020f 	and.w	r2, r3, #15
 800930c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4422      	add	r2, r4
 8009314:	609a      	str	r2, [r3, #8]
}
 8009316:	bf00      	nop
 8009318:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800931c:	46bd      	mov	sp, r7
 800931e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009322:	bf00      	nop
 8009324:	51eb851f 	.word	0x51eb851f

08009328 <__NVIC_SetPriority>:
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	4603      	mov	r3, r0
 8009330:	6039      	str	r1, [r7, #0]
 8009332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009338:	2b00      	cmp	r3, #0
 800933a:	db0a      	blt.n	8009352 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	b2da      	uxtb	r2, r3
 8009340:	490c      	ldr	r1, [pc, #48]	; (8009374 <__NVIC_SetPriority+0x4c>)
 8009342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009346:	0112      	lsls	r2, r2, #4
 8009348:	b2d2      	uxtb	r2, r2
 800934a:	440b      	add	r3, r1
 800934c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009350:	e00a      	b.n	8009368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	b2da      	uxtb	r2, r3
 8009356:	4908      	ldr	r1, [pc, #32]	; (8009378 <__NVIC_SetPriority+0x50>)
 8009358:	79fb      	ldrb	r3, [r7, #7]
 800935a:	f003 030f 	and.w	r3, r3, #15
 800935e:	3b04      	subs	r3, #4
 8009360:	0112      	lsls	r2, r2, #4
 8009362:	b2d2      	uxtb	r2, r2
 8009364:	440b      	add	r3, r1
 8009366:	761a      	strb	r2, [r3, #24]
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr
 8009374:	e000e100 	.word	0xe000e100
 8009378:	e000ed00 	.word	0xe000ed00

0800937c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800937c:	b580      	push	{r7, lr}
 800937e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009380:	4b05      	ldr	r3, [pc, #20]	; (8009398 <SysTick_Handler+0x1c>)
 8009382:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009384:	f001 fd28 	bl	800add8 <xTaskGetSchedulerState>
 8009388:	4603      	mov	r3, r0
 800938a:	2b01      	cmp	r3, #1
 800938c:	d001      	beq.n	8009392 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800938e:	f002 fb13 	bl	800b9b8 <xPortSysTickHandler>
  }
}
 8009392:	bf00      	nop
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	e000e010 	.word	0xe000e010

0800939c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800939c:	b580      	push	{r7, lr}
 800939e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80093a0:	2100      	movs	r1, #0
 80093a2:	f06f 0004 	mvn.w	r0, #4
 80093a6:	f7ff ffbf 	bl	8009328 <__NVIC_SetPriority>
#endif
}
 80093aa:	bf00      	nop
 80093ac:	bd80      	pop	{r7, pc}
	...

080093b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093b6:	f3ef 8305 	mrs	r3, IPSR
 80093ba:	603b      	str	r3, [r7, #0]
  return(result);
 80093bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80093c2:	f06f 0305 	mvn.w	r3, #5
 80093c6:	607b      	str	r3, [r7, #4]
 80093c8:	e00c      	b.n	80093e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80093ca:	4b0a      	ldr	r3, [pc, #40]	; (80093f4 <osKernelInitialize+0x44>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d105      	bne.n	80093de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80093d2:	4b08      	ldr	r3, [pc, #32]	; (80093f4 <osKernelInitialize+0x44>)
 80093d4:	2201      	movs	r2, #1
 80093d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80093d8:	2300      	movs	r3, #0
 80093da:	607b      	str	r3, [r7, #4]
 80093dc:	e002      	b.n	80093e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80093de:	f04f 33ff 	mov.w	r3, #4294967295
 80093e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80093e4:	687b      	ldr	r3, [r7, #4]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	370c      	adds	r7, #12
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	20000acc 	.word	0x20000acc

080093f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093fe:	f3ef 8305 	mrs	r3, IPSR
 8009402:	603b      	str	r3, [r7, #0]
  return(result);
 8009404:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009406:	2b00      	cmp	r3, #0
 8009408:	d003      	beq.n	8009412 <osKernelStart+0x1a>
    stat = osErrorISR;
 800940a:	f06f 0305 	mvn.w	r3, #5
 800940e:	607b      	str	r3, [r7, #4]
 8009410:	e010      	b.n	8009434 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009412:	4b0b      	ldr	r3, [pc, #44]	; (8009440 <osKernelStart+0x48>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	2b01      	cmp	r3, #1
 8009418:	d109      	bne.n	800942e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800941a:	f7ff ffbf 	bl	800939c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800941e:	4b08      	ldr	r3, [pc, #32]	; (8009440 <osKernelStart+0x48>)
 8009420:	2202      	movs	r2, #2
 8009422:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009424:	f001 f87c 	bl	800a520 <vTaskStartScheduler>
      stat = osOK;
 8009428:	2300      	movs	r3, #0
 800942a:	607b      	str	r3, [r7, #4]
 800942c:	e002      	b.n	8009434 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800942e:	f04f 33ff 	mov.w	r3, #4294967295
 8009432:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009434:	687b      	ldr	r3, [r7, #4]
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000acc 	.word	0x20000acc

08009444 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009444:	b580      	push	{r7, lr}
 8009446:	b08e      	sub	sp, #56	; 0x38
 8009448:	af04      	add	r7, sp, #16
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009450:	2300      	movs	r3, #0
 8009452:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009454:	f3ef 8305 	mrs	r3, IPSR
 8009458:	617b      	str	r3, [r7, #20]
  return(result);
 800945a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800945c:	2b00      	cmp	r3, #0
 800945e:	d17e      	bne.n	800955e <osThreadNew+0x11a>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d07b      	beq.n	800955e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009466:	2380      	movs	r3, #128	; 0x80
 8009468:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800946a:	2318      	movs	r3, #24
 800946c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800946e:	2300      	movs	r3, #0
 8009470:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009472:	f04f 33ff 	mov.w	r3, #4294967295
 8009476:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d045      	beq.n	800950a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d002      	beq.n	800948c <osThreadNew+0x48>
        name = attr->name;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d002      	beq.n	800949a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d008      	beq.n	80094b2 <osThreadNew+0x6e>
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	2b38      	cmp	r3, #56	; 0x38
 80094a4:	d805      	bhi.n	80094b2 <osThreadNew+0x6e>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	f003 0301 	and.w	r3, r3, #1
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <osThreadNew+0x72>
        return (NULL);
 80094b2:	2300      	movs	r3, #0
 80094b4:	e054      	b.n	8009560 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	695b      	ldr	r3, [r3, #20]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d003      	beq.n	80094c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	089b      	lsrs	r3, r3, #2
 80094c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00e      	beq.n	80094ec <osThreadNew+0xa8>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	2bbb      	cmp	r3, #187	; 0xbb
 80094d4:	d90a      	bls.n	80094ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d006      	beq.n	80094ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d002      	beq.n	80094ec <osThreadNew+0xa8>
        mem = 1;
 80094e6:	2301      	movs	r3, #1
 80094e8:	61bb      	str	r3, [r7, #24]
 80094ea:	e010      	b.n	800950e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d10c      	bne.n	800950e <osThreadNew+0xca>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d108      	bne.n	800950e <osThreadNew+0xca>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	691b      	ldr	r3, [r3, #16]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d104      	bne.n	800950e <osThreadNew+0xca>
          mem = 0;
 8009504:	2300      	movs	r3, #0
 8009506:	61bb      	str	r3, [r7, #24]
 8009508:	e001      	b.n	800950e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800950a:	2300      	movs	r3, #0
 800950c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d110      	bne.n	8009536 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800951c:	9202      	str	r2, [sp, #8]
 800951e:	9301      	str	r3, [sp, #4]
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	9300      	str	r3, [sp, #0]
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	6a3a      	ldr	r2, [r7, #32]
 8009528:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f000 fe0c 	bl	800a148 <xTaskCreateStatic>
 8009530:	4603      	mov	r3, r0
 8009532:	613b      	str	r3, [r7, #16]
 8009534:	e013      	b.n	800955e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d110      	bne.n	800955e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800953c:	6a3b      	ldr	r3, [r7, #32]
 800953e:	b29a      	uxth	r2, r3
 8009540:	f107 0310 	add.w	r3, r7, #16
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	69fb      	ldr	r3, [r7, #28]
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f000 fe57 	bl	800a202 <xTaskCreate>
 8009554:	4603      	mov	r3, r0
 8009556:	2b01      	cmp	r3, #1
 8009558:	d001      	beq.n	800955e <osThreadNew+0x11a>
            hTask = NULL;
 800955a:	2300      	movs	r3, #0
 800955c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800955e:	693b      	ldr	r3, [r7, #16]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3728      	adds	r7, #40	; 0x28
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009570:	f3ef 8305 	mrs	r3, IPSR
 8009574:	60bb      	str	r3, [r7, #8]
  return(result);
 8009576:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009578:	2b00      	cmp	r3, #0
 800957a:	d003      	beq.n	8009584 <osDelay+0x1c>
    stat = osErrorISR;
 800957c:	f06f 0305 	mvn.w	r3, #5
 8009580:	60fb      	str	r3, [r7, #12]
 8009582:	e007      	b.n	8009594 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009584:	2300      	movs	r3, #0
 8009586:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d002      	beq.n	8009594 <osDelay+0x2c>
      vTaskDelay(ticks);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 ff92 	bl	800a4b8 <vTaskDelay>
    }
  }

  return (stat);
 8009594:	68fb      	ldr	r3, [r7, #12]
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
	...

080095a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	4a07      	ldr	r2, [pc, #28]	; (80095cc <vApplicationGetIdleTaskMemory+0x2c>)
 80095b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	4a06      	ldr	r2, [pc, #24]	; (80095d0 <vApplicationGetIdleTaskMemory+0x30>)
 80095b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2280      	movs	r2, #128	; 0x80
 80095bc:	601a      	str	r2, [r3, #0]
}
 80095be:	bf00      	nop
 80095c0:	3714      	adds	r7, #20
 80095c2:	46bd      	mov	sp, r7
 80095c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c8:	4770      	bx	lr
 80095ca:	bf00      	nop
 80095cc:	20000ad0 	.word	0x20000ad0
 80095d0:	20000b8c 	.word	0x20000b8c

080095d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	4a07      	ldr	r2, [pc, #28]	; (8009600 <vApplicationGetTimerTaskMemory+0x2c>)
 80095e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	4a06      	ldr	r2, [pc, #24]	; (8009604 <vApplicationGetTimerTaskMemory+0x30>)
 80095ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095f2:	601a      	str	r2, [r3, #0]
}
 80095f4:	bf00      	nop
 80095f6:	3714      	adds	r7, #20
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	20000d8c 	.word	0x20000d8c
 8009604:	20000e48 	.word	0x20000e48

08009608 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f103 0208 	add.w	r2, r3, #8
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f04f 32ff 	mov.w	r2, #4294967295
 8009620:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f103 0208 	add.w	r2, r3, #8
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f103 0208 	add.w	r2, r3, #8
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800963c:	bf00      	nop
 800963e:	370c      	adds	r7, #12
 8009640:	46bd      	mov	sp, r7
 8009642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009646:	4770      	bx	lr

08009648 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2200      	movs	r2, #0
 8009654:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009656:	bf00      	nop
 8009658:	370c      	adds	r7, #12
 800965a:	46bd      	mov	sp, r7
 800965c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009660:	4770      	bx	lr

08009662 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009662:	b480      	push	{r7}
 8009664:	b085      	sub	sp, #20
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	68fa      	ldr	r2, [r7, #12]
 8009676:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	689a      	ldr	r2, [r3, #8]
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	683a      	ldr	r2, [r7, #0]
 8009686:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	683a      	ldr	r2, [r7, #0]
 800968c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	1c5a      	adds	r2, r3, #1
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	601a      	str	r2, [r3, #0]
}
 800969e:	bf00      	nop
 80096a0:	3714      	adds	r7, #20
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr

080096aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80096aa:	b480      	push	{r7}
 80096ac:	b085      	sub	sp, #20
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096c0:	d103      	bne.n	80096ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	60fb      	str	r3, [r7, #12]
 80096c8:	e00c      	b.n	80096e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	3308      	adds	r3, #8
 80096ce:	60fb      	str	r3, [r7, #12]
 80096d0:	e002      	b.n	80096d8 <vListInsert+0x2e>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	60fb      	str	r3, [r7, #12]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68ba      	ldr	r2, [r7, #8]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d2f6      	bcs.n	80096d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	685a      	ldr	r2, [r3, #4]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	683a      	ldr	r2, [r7, #0]
 80096f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	1c5a      	adds	r2, r3, #1
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	601a      	str	r2, [r3, #0]
}
 8009710:	bf00      	nop
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	6892      	ldr	r2, [r2, #8]
 8009732:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	6852      	ldr	r2, [r2, #4]
 800973c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	429a      	cmp	r2, r3
 8009746:	d103      	bne.n	8009750 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	689a      	ldr	r2, [r3, #8]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	1e5a      	subs	r2, r3, #1
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3714      	adds	r7, #20
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10a      	bne.n	800979a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009788:	f383 8811 	msr	BASEPRI, r3
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009796:	bf00      	nop
 8009798:	e7fe      	b.n	8009798 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800979a:	f002 f87b 	bl	800b894 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097a6:	68f9      	ldr	r1, [r7, #12]
 80097a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80097aa:	fb01 f303 	mul.w	r3, r1, r3
 80097ae:	441a      	add	r2, r3
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681a      	ldr	r2, [r3, #0]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097ca:	3b01      	subs	r3, #1
 80097cc:	68f9      	ldr	r1, [r7, #12]
 80097ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80097d0:	fb01 f303 	mul.w	r3, r1, r3
 80097d4:	441a      	add	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	22ff      	movs	r2, #255	; 0xff
 80097de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	22ff      	movs	r2, #255	; 0xff
 80097e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d114      	bne.n	800981a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	691b      	ldr	r3, [r3, #16]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d01a      	beq.n	800982e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	3310      	adds	r3, #16
 80097fc:	4618      	mov	r0, r3
 80097fe:	f001 f929 	bl	800aa54 <xTaskRemoveFromEventList>
 8009802:	4603      	mov	r3, r0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d012      	beq.n	800982e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009808:	4b0c      	ldr	r3, [pc, #48]	; (800983c <xQueueGenericReset+0xcc>)
 800980a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800980e:	601a      	str	r2, [r3, #0]
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	f3bf 8f6f 	isb	sy
 8009818:	e009      	b.n	800982e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	3310      	adds	r3, #16
 800981e:	4618      	mov	r0, r3
 8009820:	f7ff fef2 	bl	8009608 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	3324      	adds	r3, #36	; 0x24
 8009828:	4618      	mov	r0, r3
 800982a:	f7ff feed 	bl	8009608 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800982e:	f002 f861 	bl	800b8f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009832:	2301      	movs	r3, #1
}
 8009834:	4618      	mov	r0, r3
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}
 800983c:	e000ed04 	.word	0xe000ed04

08009840 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009840:	b580      	push	{r7, lr}
 8009842:	b08e      	sub	sp, #56	; 0x38
 8009844:	af02      	add	r7, sp, #8
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
 800984c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d10a      	bne.n	800986a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
 8009864:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009866:	bf00      	nop
 8009868:	e7fe      	b.n	8009868 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10a      	bne.n	8009886 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009874:	f383 8811 	msr	BASEPRI, r3
 8009878:	f3bf 8f6f 	isb	sy
 800987c:	f3bf 8f4f 	dsb	sy
 8009880:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009882:	bf00      	nop
 8009884:	e7fe      	b.n	8009884 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d002      	beq.n	8009892 <xQueueGenericCreateStatic+0x52>
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d001      	beq.n	8009896 <xQueueGenericCreateStatic+0x56>
 8009892:	2301      	movs	r3, #1
 8009894:	e000      	b.n	8009898 <xQueueGenericCreateStatic+0x58>
 8009896:	2300      	movs	r3, #0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d10a      	bne.n	80098b2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800989c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a0:	f383 8811 	msr	BASEPRI, r3
 80098a4:	f3bf 8f6f 	isb	sy
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	623b      	str	r3, [r7, #32]
}
 80098ae:	bf00      	nop
 80098b0:	e7fe      	b.n	80098b0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d102      	bne.n	80098be <xQueueGenericCreateStatic+0x7e>
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d101      	bne.n	80098c2 <xQueueGenericCreateStatic+0x82>
 80098be:	2301      	movs	r3, #1
 80098c0:	e000      	b.n	80098c4 <xQueueGenericCreateStatic+0x84>
 80098c2:	2300      	movs	r3, #0
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d10a      	bne.n	80098de <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80098c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098cc:	f383 8811 	msr	BASEPRI, r3
 80098d0:	f3bf 8f6f 	isb	sy
 80098d4:	f3bf 8f4f 	dsb	sy
 80098d8:	61fb      	str	r3, [r7, #28]
}
 80098da:	bf00      	nop
 80098dc:	e7fe      	b.n	80098dc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80098de:	2350      	movs	r3, #80	; 0x50
 80098e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	2b50      	cmp	r3, #80	; 0x50
 80098e6:	d00a      	beq.n	80098fe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80098e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ec:	f383 8811 	msr	BASEPRI, r3
 80098f0:	f3bf 8f6f 	isb	sy
 80098f4:	f3bf 8f4f 	dsb	sy
 80098f8:	61bb      	str	r3, [r7, #24]
}
 80098fa:	bf00      	nop
 80098fc:	e7fe      	b.n	80098fc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80098fe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00d      	beq.n	8009926 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800990a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800990c:	2201      	movs	r2, #1
 800990e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009912:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009918:	9300      	str	r3, [sp, #0]
 800991a:	4613      	mov	r3, r2
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	68b9      	ldr	r1, [r7, #8]
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f000 f805 	bl	8009930 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009928:	4618      	mov	r0, r3
 800992a:	3730      	adds	r7, #48	; 0x30
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	607a      	str	r2, [r7, #4]
 800993c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d103      	bne.n	800994c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009944:	69bb      	ldr	r3, [r7, #24]
 8009946:	69ba      	ldr	r2, [r7, #24]
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	e002      	b.n	8009952 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800995e:	2101      	movs	r1, #1
 8009960:	69b8      	ldr	r0, [r7, #24]
 8009962:	f7ff ff05 	bl	8009770 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	78fa      	ldrb	r2, [r7, #3]
 800996a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800996e:	bf00      	nop
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
	...

08009978 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08e      	sub	sp, #56	; 0x38
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	607a      	str	r2, [r7, #4]
 8009984:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009986:	2300      	movs	r3, #0
 8009988:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800998e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10a      	bne.n	80099aa <xQueueGenericSend+0x32>
	__asm volatile
 8009994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80099a6:	bf00      	nop
 80099a8:	e7fe      	b.n	80099a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d103      	bne.n	80099b8 <xQueueGenericSend+0x40>
 80099b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d101      	bne.n	80099bc <xQueueGenericSend+0x44>
 80099b8:	2301      	movs	r3, #1
 80099ba:	e000      	b.n	80099be <xQueueGenericSend+0x46>
 80099bc:	2300      	movs	r3, #0
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d10a      	bne.n	80099d8 <xQueueGenericSend+0x60>
	__asm volatile
 80099c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c6:	f383 8811 	msr	BASEPRI, r3
 80099ca:	f3bf 8f6f 	isb	sy
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80099d4:	bf00      	nop
 80099d6:	e7fe      	b.n	80099d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	2b02      	cmp	r3, #2
 80099dc:	d103      	bne.n	80099e6 <xQueueGenericSend+0x6e>
 80099de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d101      	bne.n	80099ea <xQueueGenericSend+0x72>
 80099e6:	2301      	movs	r3, #1
 80099e8:	e000      	b.n	80099ec <xQueueGenericSend+0x74>
 80099ea:	2300      	movs	r3, #0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d10a      	bne.n	8009a06 <xQueueGenericSend+0x8e>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	623b      	str	r3, [r7, #32]
}
 8009a02:	bf00      	nop
 8009a04:	e7fe      	b.n	8009a04 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a06:	f001 f9e7 	bl	800add8 <xTaskGetSchedulerState>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d102      	bne.n	8009a16 <xQueueGenericSend+0x9e>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d101      	bne.n	8009a1a <xQueueGenericSend+0xa2>
 8009a16:	2301      	movs	r3, #1
 8009a18:	e000      	b.n	8009a1c <xQueueGenericSend+0xa4>
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10a      	bne.n	8009a36 <xQueueGenericSend+0xbe>
	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	61fb      	str	r3, [r7, #28]
}
 8009a32:	bf00      	nop
 8009a34:	e7fe      	b.n	8009a34 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a36:	f001 ff2d 	bl	800b894 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d302      	bcc.n	8009a4c <xQueueGenericSend+0xd4>
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b02      	cmp	r3, #2
 8009a4a:	d129      	bne.n	8009aa0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a4c:	683a      	ldr	r2, [r7, #0]
 8009a4e:	68b9      	ldr	r1, [r7, #8]
 8009a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a52:	f000 fa0b 	bl	8009e6c <prvCopyDataToQueue>
 8009a56:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d010      	beq.n	8009a82 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a62:	3324      	adds	r3, #36	; 0x24
 8009a64:	4618      	mov	r0, r3
 8009a66:	f000 fff5 	bl	800aa54 <xTaskRemoveFromEventList>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d013      	beq.n	8009a98 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009a70:	4b3f      	ldr	r3, [pc, #252]	; (8009b70 <xQueueGenericSend+0x1f8>)
 8009a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a76:	601a      	str	r2, [r3, #0]
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	f3bf 8f6f 	isb	sy
 8009a80:	e00a      	b.n	8009a98 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d007      	beq.n	8009a98 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009a88:	4b39      	ldr	r3, [pc, #228]	; (8009b70 <xQueueGenericSend+0x1f8>)
 8009a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a8e:	601a      	str	r2, [r3, #0]
 8009a90:	f3bf 8f4f 	dsb	sy
 8009a94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009a98:	f001 ff2c 	bl	800b8f4 <vPortExitCritical>
				return pdPASS;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e063      	b.n	8009b68 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d103      	bne.n	8009aae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009aa6:	f001 ff25 	bl	800b8f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e05c      	b.n	8009b68 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d106      	bne.n	8009ac2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ab4:	f107 0314 	add.w	r3, r7, #20
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f001 f82f 	bl	800ab1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ac2:	f001 ff17 	bl	800b8f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ac6:	f000 fd9b 	bl	800a600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009aca:	f001 fee3 	bl	800b894 <vPortEnterCritical>
 8009ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ad4:	b25b      	sxtb	r3, r3
 8009ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ada:	d103      	bne.n	8009ae4 <xQueueGenericSend+0x16c>
 8009adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009aea:	b25b      	sxtb	r3, r3
 8009aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009af0:	d103      	bne.n	8009afa <xQueueGenericSend+0x182>
 8009af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009afa:	f001 fefb 	bl	800b8f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009afe:	1d3a      	adds	r2, r7, #4
 8009b00:	f107 0314 	add.w	r3, r7, #20
 8009b04:	4611      	mov	r1, r2
 8009b06:	4618      	mov	r0, r3
 8009b08:	f001 f81e 	bl	800ab48 <xTaskCheckForTimeOut>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d124      	bne.n	8009b5c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009b12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b14:	f000 faa2 	bl	800a05c <prvIsQueueFull>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d018      	beq.n	8009b50 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b20:	3310      	adds	r3, #16
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	4611      	mov	r1, r2
 8009b26:	4618      	mov	r0, r3
 8009b28:	f000 ff44 	bl	800a9b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009b2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b2e:	f000 fa2d 	bl	8009f8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009b32:	f000 fd73 	bl	800a61c <xTaskResumeAll>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f47f af7c 	bne.w	8009a36 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009b3e:	4b0c      	ldr	r3, [pc, #48]	; (8009b70 <xQueueGenericSend+0x1f8>)
 8009b40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b44:	601a      	str	r2, [r3, #0]
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	e772      	b.n	8009a36 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009b50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b52:	f000 fa1b 	bl	8009f8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b56:	f000 fd61 	bl	800a61c <xTaskResumeAll>
 8009b5a:	e76c      	b.n	8009a36 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009b5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b5e:	f000 fa15 	bl	8009f8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b62:	f000 fd5b 	bl	800a61c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009b66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3738      	adds	r7, #56	; 0x38
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	e000ed04 	.word	0xe000ed04

08009b74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b090      	sub	sp, #64	; 0x40
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	607a      	str	r2, [r7, #4]
 8009b80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10a      	bne.n	8009ba2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b90:	f383 8811 	msr	BASEPRI, r3
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009b9e:	bf00      	nop
 8009ba0:	e7fe      	b.n	8009ba0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d103      	bne.n	8009bb0 <xQueueGenericSendFromISR+0x3c>
 8009ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d101      	bne.n	8009bb4 <xQueueGenericSendFromISR+0x40>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e000      	b.n	8009bb6 <xQueueGenericSendFromISR+0x42>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d10a      	bne.n	8009bd0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bbe:	f383 8811 	msr	BASEPRI, r3
 8009bc2:	f3bf 8f6f 	isb	sy
 8009bc6:	f3bf 8f4f 	dsb	sy
 8009bca:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009bcc:	bf00      	nop
 8009bce:	e7fe      	b.n	8009bce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d103      	bne.n	8009bde <xQueueGenericSendFromISR+0x6a>
 8009bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d101      	bne.n	8009be2 <xQueueGenericSendFromISR+0x6e>
 8009bde:	2301      	movs	r3, #1
 8009be0:	e000      	b.n	8009be4 <xQueueGenericSendFromISR+0x70>
 8009be2:	2300      	movs	r3, #0
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d10a      	bne.n	8009bfe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bec:	f383 8811 	msr	BASEPRI, r3
 8009bf0:	f3bf 8f6f 	isb	sy
 8009bf4:	f3bf 8f4f 	dsb	sy
 8009bf8:	623b      	str	r3, [r7, #32]
}
 8009bfa:	bf00      	nop
 8009bfc:	e7fe      	b.n	8009bfc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009bfe:	f001 ff2b 	bl	800ba58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009c02:	f3ef 8211 	mrs	r2, BASEPRI
 8009c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0a:	f383 8811 	msr	BASEPRI, r3
 8009c0e:	f3bf 8f6f 	isb	sy
 8009c12:	f3bf 8f4f 	dsb	sy
 8009c16:	61fa      	str	r2, [r7, #28]
 8009c18:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009c1a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009c1c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d302      	bcc.n	8009c30 <xQueueGenericSendFromISR+0xbc>
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d12f      	bne.n	8009c90 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c40:	683a      	ldr	r2, [r7, #0]
 8009c42:	68b9      	ldr	r1, [r7, #8]
 8009c44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009c46:	f000 f911 	bl	8009e6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009c4a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c52:	d112      	bne.n	8009c7a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d016      	beq.n	8009c8a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c5e:	3324      	adds	r3, #36	; 0x24
 8009c60:	4618      	mov	r0, r3
 8009c62:	f000 fef7 	bl	800aa54 <xTaskRemoveFromEventList>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00e      	beq.n	8009c8a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00b      	beq.n	8009c8a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2201      	movs	r2, #1
 8009c76:	601a      	str	r2, [r3, #0]
 8009c78:	e007      	b.n	8009c8a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009c7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009c7e:	3301      	adds	r3, #1
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	b25a      	sxtb	r2, r3
 8009c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009c8e:	e001      	b.n	8009c94 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009c90:	2300      	movs	r3, #0
 8009c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c96:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009c9e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3740      	adds	r7, #64	; 0x40
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
	...

08009cac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b08c      	sub	sp, #48	; 0x30
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d10a      	bne.n	8009cdc <xQueueReceive+0x30>
	__asm volatile
 8009cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cca:	f383 8811 	msr	BASEPRI, r3
 8009cce:	f3bf 8f6f 	isb	sy
 8009cd2:	f3bf 8f4f 	dsb	sy
 8009cd6:	623b      	str	r3, [r7, #32]
}
 8009cd8:	bf00      	nop
 8009cda:	e7fe      	b.n	8009cda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d103      	bne.n	8009cea <xQueueReceive+0x3e>
 8009ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d101      	bne.n	8009cee <xQueueReceive+0x42>
 8009cea:	2301      	movs	r3, #1
 8009cec:	e000      	b.n	8009cf0 <xQueueReceive+0x44>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10a      	bne.n	8009d0a <xQueueReceive+0x5e>
	__asm volatile
 8009cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf8:	f383 8811 	msr	BASEPRI, r3
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	f3bf 8f4f 	dsb	sy
 8009d04:	61fb      	str	r3, [r7, #28]
}
 8009d06:	bf00      	nop
 8009d08:	e7fe      	b.n	8009d08 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d0a:	f001 f865 	bl	800add8 <xTaskGetSchedulerState>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d102      	bne.n	8009d1a <xQueueReceive+0x6e>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d101      	bne.n	8009d1e <xQueueReceive+0x72>
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e000      	b.n	8009d20 <xQueueReceive+0x74>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10a      	bne.n	8009d3a <xQueueReceive+0x8e>
	__asm volatile
 8009d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d28:	f383 8811 	msr	BASEPRI, r3
 8009d2c:	f3bf 8f6f 	isb	sy
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	61bb      	str	r3, [r7, #24]
}
 8009d36:	bf00      	nop
 8009d38:	e7fe      	b.n	8009d38 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d3a:	f001 fdab 	bl	800b894 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d42:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d01f      	beq.n	8009d8a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009d4a:	68b9      	ldr	r1, [r7, #8]
 8009d4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d4e:	f000 f8f7 	bl	8009f40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d54:	1e5a      	subs	r2, r3, #1
 8009d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d58:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00f      	beq.n	8009d82 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d64:	3310      	adds	r3, #16
 8009d66:	4618      	mov	r0, r3
 8009d68:	f000 fe74 	bl	800aa54 <xTaskRemoveFromEventList>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d007      	beq.n	8009d82 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009d72:	4b3d      	ldr	r3, [pc, #244]	; (8009e68 <xQueueReceive+0x1bc>)
 8009d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d78:	601a      	str	r2, [r3, #0]
 8009d7a:	f3bf 8f4f 	dsb	sy
 8009d7e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009d82:	f001 fdb7 	bl	800b8f4 <vPortExitCritical>
				return pdPASS;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e069      	b.n	8009e5e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d103      	bne.n	8009d98 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d90:	f001 fdb0 	bl	800b8f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009d94:	2300      	movs	r3, #0
 8009d96:	e062      	b.n	8009e5e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d106      	bne.n	8009dac <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d9e:	f107 0310 	add.w	r3, r7, #16
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 feba 	bl	800ab1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009da8:	2301      	movs	r3, #1
 8009daa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009dac:	f001 fda2 	bl	800b8f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009db0:	f000 fc26 	bl	800a600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009db4:	f001 fd6e 	bl	800b894 <vPortEnterCritical>
 8009db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009dbe:	b25b      	sxtb	r3, r3
 8009dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc4:	d103      	bne.n	8009dce <xQueueReceive+0x122>
 8009dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc8:	2200      	movs	r2, #0
 8009dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009dd4:	b25b      	sxtb	r3, r3
 8009dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dda:	d103      	bne.n	8009de4 <xQueueReceive+0x138>
 8009ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dde:	2200      	movs	r2, #0
 8009de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009de4:	f001 fd86 	bl	800b8f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009de8:	1d3a      	adds	r2, r7, #4
 8009dea:	f107 0310 	add.w	r3, r7, #16
 8009dee:	4611      	mov	r1, r2
 8009df0:	4618      	mov	r0, r3
 8009df2:	f000 fea9 	bl	800ab48 <xTaskCheckForTimeOut>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d123      	bne.n	8009e44 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009dfe:	f000 f917 	bl	800a030 <prvIsQueueEmpty>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d017      	beq.n	8009e38 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e0a:	3324      	adds	r3, #36	; 0x24
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	4611      	mov	r1, r2
 8009e10:	4618      	mov	r0, r3
 8009e12:	f000 fdcf 	bl	800a9b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e18:	f000 f8b8 	bl	8009f8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e1c:	f000 fbfe 	bl	800a61c <xTaskResumeAll>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d189      	bne.n	8009d3a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009e26:	4b10      	ldr	r3, [pc, #64]	; (8009e68 <xQueueReceive+0x1bc>)
 8009e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e2c:	601a      	str	r2, [r3, #0]
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	f3bf 8f6f 	isb	sy
 8009e36:	e780      	b.n	8009d3a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009e38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e3a:	f000 f8a7 	bl	8009f8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e3e:	f000 fbed 	bl	800a61c <xTaskResumeAll>
 8009e42:	e77a      	b.n	8009d3a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009e44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e46:	f000 f8a1 	bl	8009f8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e4a:	f000 fbe7 	bl	800a61c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e50:	f000 f8ee 	bl	800a030 <prvIsQueueEmpty>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	f43f af6f 	beq.w	8009d3a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009e5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3730      	adds	r7, #48	; 0x30
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	e000ed04 	.word	0xe000ed04

08009e6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10d      	bne.n	8009ea6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d14d      	bne.n	8009f2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	4618      	mov	r0, r3
 8009e98:	f000 ffbc 	bl	800ae14 <xTaskPriorityDisinherit>
 8009e9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	609a      	str	r2, [r3, #8]
 8009ea4:	e043      	b.n	8009f2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d119      	bne.n	8009ee0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6858      	ldr	r0, [r3, #4]
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	68b9      	ldr	r1, [r7, #8]
 8009eb8:	f002 f81e 	bl	800bef8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	685a      	ldr	r2, [r3, #4]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec4:	441a      	add	r2, r3
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d32b      	bcc.n	8009f2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	605a      	str	r2, [r3, #4]
 8009ede:	e026      	b.n	8009f2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	68d8      	ldr	r0, [r3, #12]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee8:	461a      	mov	r2, r3
 8009eea:	68b9      	ldr	r1, [r7, #8]
 8009eec:	f002 f804 	bl	800bef8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	68da      	ldr	r2, [r3, #12]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef8:	425b      	negs	r3, r3
 8009efa:	441a      	add	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	68da      	ldr	r2, [r3, #12]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d207      	bcs.n	8009f1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f14:	425b      	negs	r3, r3
 8009f16:	441a      	add	r2, r3
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d105      	bne.n	8009f2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	3b01      	subs	r3, #1
 8009f2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	1c5a      	adds	r2, r3, #1
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009f36:	697b      	ldr	r3, [r7, #20]
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3718      	adds	r7, #24
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d018      	beq.n	8009f84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	68da      	ldr	r2, [r3, #12]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f5a:	441a      	add	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	68da      	ldr	r2, [r3, #12]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d303      	bcc.n	8009f74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	68d9      	ldr	r1, [r3, #12]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	6838      	ldr	r0, [r7, #0]
 8009f80:	f001 ffba 	bl	800bef8 <memcpy>
	}
}
 8009f84:	bf00      	nop
 8009f86:	3708      	adds	r7, #8
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b084      	sub	sp, #16
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009f94:	f001 fc7e 	bl	800b894 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009fa0:	e011      	b.n	8009fc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d012      	beq.n	8009fd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	3324      	adds	r3, #36	; 0x24
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fd50 	bl	800aa54 <xTaskRemoveFromEventList>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009fba:	f000 fe27 	bl	800ac0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009fbe:	7bfb      	ldrb	r3, [r7, #15]
 8009fc0:	3b01      	subs	r3, #1
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	dce9      	bgt.n	8009fa2 <prvUnlockQueue+0x16>
 8009fce:	e000      	b.n	8009fd2 <prvUnlockQueue+0x46>
					break;
 8009fd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	22ff      	movs	r2, #255	; 0xff
 8009fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009fda:	f001 fc8b 	bl	800b8f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009fde:	f001 fc59 	bl	800b894 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009fe8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fea:	e011      	b.n	800a010 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	691b      	ldr	r3, [r3, #16]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d012      	beq.n	800a01a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	3310      	adds	r3, #16
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 fd2b 	bl	800aa54 <xTaskRemoveFromEventList>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d001      	beq.n	800a008 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a004:	f000 fe02 	bl	800ac0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	3b01      	subs	r3, #1
 800a00c:	b2db      	uxtb	r3, r3
 800a00e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a014:	2b00      	cmp	r3, #0
 800a016:	dce9      	bgt.n	8009fec <prvUnlockQueue+0x60>
 800a018:	e000      	b.n	800a01c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a01a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	22ff      	movs	r2, #255	; 0xff
 800a020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a024:	f001 fc66 	bl	800b8f4 <vPortExitCritical>
}
 800a028:	bf00      	nop
 800a02a:	3710      	adds	r7, #16
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a038:	f001 fc2c 	bl	800b894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a040:	2b00      	cmp	r3, #0
 800a042:	d102      	bne.n	800a04a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a044:	2301      	movs	r3, #1
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	e001      	b.n	800a04e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a04a:	2300      	movs	r3, #0
 800a04c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a04e:	f001 fc51 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800a052:	68fb      	ldr	r3, [r7, #12]
}
 800a054:	4618      	mov	r0, r3
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a064:	f001 fc16 	bl	800b894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a070:	429a      	cmp	r2, r3
 800a072:	d102      	bne.n	800a07a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a074:	2301      	movs	r3, #1
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	e001      	b.n	800a07e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a07e:	f001 fc39 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800a082:	68fb      	ldr	r3, [r7, #12]
}
 800a084:	4618      	mov	r0, r3
 800a086:	3710      	adds	r7, #16
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}

0800a08c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a08c:	b480      	push	{r7}
 800a08e:	b085      	sub	sp, #20
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a096:	2300      	movs	r3, #0
 800a098:	60fb      	str	r3, [r7, #12]
 800a09a:	e014      	b.n	800a0c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a09c:	4a0f      	ldr	r2, [pc, #60]	; (800a0dc <vQueueAddToRegistry+0x50>)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a0a8:	490c      	ldr	r1, [pc, #48]	; (800a0dc <vQueueAddToRegistry+0x50>)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	683a      	ldr	r2, [r7, #0]
 800a0ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a0b2:	4a0a      	ldr	r2, [pc, #40]	; (800a0dc <vQueueAddToRegistry+0x50>)
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	00db      	lsls	r3, r3, #3
 800a0b8:	4413      	add	r3, r2
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a0be:	e006      	b.n	800a0ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	60fb      	str	r3, [r7, #12]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2b07      	cmp	r3, #7
 800a0ca:	d9e7      	bls.n	800a09c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a0cc:	bf00      	nop
 800a0ce:	bf00      	nop
 800a0d0:	3714      	adds	r7, #20
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	20001248 	.word	0x20001248

0800a0e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b086      	sub	sp, #24
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	60b9      	str	r1, [r7, #8]
 800a0ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a0f0:	f001 fbd0 	bl	800b894 <vPortEnterCritical>
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0fa:	b25b      	sxtb	r3, r3
 800a0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a100:	d103      	bne.n	800a10a <vQueueWaitForMessageRestricted+0x2a>
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a110:	b25b      	sxtb	r3, r3
 800a112:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a116:	d103      	bne.n	800a120 <vQueueWaitForMessageRestricted+0x40>
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a120:	f001 fbe8 	bl	800b8f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d106      	bne.n	800a13a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	3324      	adds	r3, #36	; 0x24
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	68b9      	ldr	r1, [r7, #8]
 800a134:	4618      	mov	r0, r3
 800a136:	f000 fc61 	bl	800a9fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a13a:	6978      	ldr	r0, [r7, #20]
 800a13c:	f7ff ff26 	bl	8009f8c <prvUnlockQueue>
	}
 800a140:	bf00      	nop
 800a142:	3718      	adds	r7, #24
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b08e      	sub	sp, #56	; 0x38
 800a14c:	af04      	add	r7, sp, #16
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	607a      	str	r2, [r7, #4]
 800a154:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10a      	bne.n	800a172 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	623b      	str	r3, [r7, #32]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a174:	2b00      	cmp	r3, #0
 800a176:	d10a      	bne.n	800a18e <xTaskCreateStatic+0x46>
	__asm volatile
 800a178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a17c:	f383 8811 	msr	BASEPRI, r3
 800a180:	f3bf 8f6f 	isb	sy
 800a184:	f3bf 8f4f 	dsb	sy
 800a188:	61fb      	str	r3, [r7, #28]
}
 800a18a:	bf00      	nop
 800a18c:	e7fe      	b.n	800a18c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a18e:	23bc      	movs	r3, #188	; 0xbc
 800a190:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	2bbc      	cmp	r3, #188	; 0xbc
 800a196:	d00a      	beq.n	800a1ae <xTaskCreateStatic+0x66>
	__asm volatile
 800a198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a19c:	f383 8811 	msr	BASEPRI, r3
 800a1a0:	f3bf 8f6f 	isb	sy
 800a1a4:	f3bf 8f4f 	dsb	sy
 800a1a8:	61bb      	str	r3, [r7, #24]
}
 800a1aa:	bf00      	nop
 800a1ac:	e7fe      	b.n	800a1ac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a1ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d01e      	beq.n	800a1f4 <xTaskCreateStatic+0xac>
 800a1b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d01b      	beq.n	800a1f4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	9303      	str	r3, [sp, #12]
 800a1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d4:	9302      	str	r3, [sp, #8]
 800a1d6:	f107 0314 	add.w	r3, r7, #20
 800a1da:	9301      	str	r3, [sp, #4]
 800a1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	68b9      	ldr	r1, [r7, #8]
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f000 f850 	bl	800a28c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a1ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1ee:	f000 f8f3 	bl	800a3d8 <prvAddNewTaskToReadyList>
 800a1f2:	e001      	b.n	800a1f8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a1f8:	697b      	ldr	r3, [r7, #20]
	}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3728      	adds	r7, #40	; 0x28
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a202:	b580      	push	{r7, lr}
 800a204:	b08c      	sub	sp, #48	; 0x30
 800a206:	af04      	add	r7, sp, #16
 800a208:	60f8      	str	r0, [r7, #12]
 800a20a:	60b9      	str	r1, [r7, #8]
 800a20c:	603b      	str	r3, [r7, #0]
 800a20e:	4613      	mov	r3, r2
 800a210:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a212:	88fb      	ldrh	r3, [r7, #6]
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	4618      	mov	r0, r3
 800a218:	f001 fc5e 	bl	800bad8 <pvPortMalloc>
 800a21c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d00e      	beq.n	800a242 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a224:	20bc      	movs	r0, #188	; 0xbc
 800a226:	f001 fc57 	bl	800bad8 <pvPortMalloc>
 800a22a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d003      	beq.n	800a23a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a232:	69fb      	ldr	r3, [r7, #28]
 800a234:	697a      	ldr	r2, [r7, #20]
 800a236:	631a      	str	r2, [r3, #48]	; 0x30
 800a238:	e005      	b.n	800a246 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a23a:	6978      	ldr	r0, [r7, #20]
 800a23c:	f001 fd18 	bl	800bc70 <vPortFree>
 800a240:	e001      	b.n	800a246 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a242:	2300      	movs	r3, #0
 800a244:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a246:	69fb      	ldr	r3, [r7, #28]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d017      	beq.n	800a27c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	2200      	movs	r2, #0
 800a250:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a254:	88fa      	ldrh	r2, [r7, #6]
 800a256:	2300      	movs	r3, #0
 800a258:	9303      	str	r3, [sp, #12]
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	9302      	str	r3, [sp, #8]
 800a25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a260:	9301      	str	r3, [sp, #4]
 800a262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	68b9      	ldr	r1, [r7, #8]
 800a26a:	68f8      	ldr	r0, [r7, #12]
 800a26c:	f000 f80e 	bl	800a28c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a270:	69f8      	ldr	r0, [r7, #28]
 800a272:	f000 f8b1 	bl	800a3d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a276:	2301      	movs	r3, #1
 800a278:	61bb      	str	r3, [r7, #24]
 800a27a:	e002      	b.n	800a282 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a27c:	f04f 33ff 	mov.w	r3, #4294967295
 800a280:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a282:	69bb      	ldr	r3, [r7, #24]
	}
 800a284:	4618      	mov	r0, r3
 800a286:	3720      	adds	r7, #32
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b088      	sub	sp, #32
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
 800a298:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a29a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	21a5      	movs	r1, #165	; 0xa5
 800a2a6:	f001 fe35 	bl	800bf14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a2aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	4413      	add	r3, r2
 800a2ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	f023 0307 	bic.w	r3, r3, #7
 800a2c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	f003 0307 	and.w	r3, r3, #7
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00a      	beq.n	800a2e4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a2ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d2:	f383 8811 	msr	BASEPRI, r3
 800a2d6:	f3bf 8f6f 	isb	sy
 800a2da:	f3bf 8f4f 	dsb	sy
 800a2de:	617b      	str	r3, [r7, #20]
}
 800a2e0:	bf00      	nop
 800a2e2:	e7fe      	b.n	800a2e2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d01f      	beq.n	800a32a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	61fb      	str	r3, [r7, #28]
 800a2ee:	e012      	b.n	800a316 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a2f0:	68ba      	ldr	r2, [r7, #8]
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	7819      	ldrb	r1, [r3, #0]
 800a2f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	3334      	adds	r3, #52	; 0x34
 800a300:	460a      	mov	r2, r1
 800a302:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a304:	68ba      	ldr	r2, [r7, #8]
 800a306:	69fb      	ldr	r3, [r7, #28]
 800a308:	4413      	add	r3, r2
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d006      	beq.n	800a31e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	3301      	adds	r3, #1
 800a314:	61fb      	str	r3, [r7, #28]
 800a316:	69fb      	ldr	r3, [r7, #28]
 800a318:	2b0f      	cmp	r3, #15
 800a31a:	d9e9      	bls.n	800a2f0 <prvInitialiseNewTask+0x64>
 800a31c:	e000      	b.n	800a320 <prvInitialiseNewTask+0x94>
			{
				break;
 800a31e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a322:	2200      	movs	r2, #0
 800a324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a328:	e003      	b.n	800a332 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a334:	2b37      	cmp	r3, #55	; 0x37
 800a336:	d901      	bls.n	800a33c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a338:	2337      	movs	r3, #55	; 0x37
 800a33a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a33c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a33e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a340:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a346:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a34a:	2200      	movs	r2, #0
 800a34c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a34e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a350:	3304      	adds	r3, #4
 800a352:	4618      	mov	r0, r3
 800a354:	f7ff f978 	bl	8009648 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a35a:	3318      	adds	r3, #24
 800a35c:	4618      	mov	r0, r3
 800a35e:	f7ff f973 	bl	8009648 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a366:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a370:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a374:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a376:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a37a:	2200      	movs	r2, #0
 800a37c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a382:	2200      	movs	r2, #0
 800a384:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38a:	3354      	adds	r3, #84	; 0x54
 800a38c:	2260      	movs	r2, #96	; 0x60
 800a38e:	2100      	movs	r1, #0
 800a390:	4618      	mov	r0, r3
 800a392:	f001 fdbf 	bl	800bf14 <memset>
 800a396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a398:	4a0c      	ldr	r2, [pc, #48]	; (800a3cc <prvInitialiseNewTask+0x140>)
 800a39a:	659a      	str	r2, [r3, #88]	; 0x58
 800a39c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a39e:	4a0c      	ldr	r2, [pc, #48]	; (800a3d0 <prvInitialiseNewTask+0x144>)
 800a3a0:	65da      	str	r2, [r3, #92]	; 0x5c
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3a4:	4a0b      	ldr	r2, [pc, #44]	; (800a3d4 <prvInitialiseNewTask+0x148>)
 800a3a6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a3a8:	683a      	ldr	r2, [r7, #0]
 800a3aa:	68f9      	ldr	r1, [r7, #12]
 800a3ac:	69b8      	ldr	r0, [r7, #24]
 800a3ae:	f001 f941 	bl	800b634 <pxPortInitialiseStack>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d002      	beq.n	800a3c4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a3c4:	bf00      	nop
 800a3c6:	3720      	adds	r7, #32
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}
 800a3cc:	0800c274 	.word	0x0800c274
 800a3d0:	0800c294 	.word	0x0800c294
 800a3d4:	0800c254 	.word	0x0800c254

0800a3d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b082      	sub	sp, #8
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a3e0:	f001 fa58 	bl	800b894 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a3e4:	4b2d      	ldr	r3, [pc, #180]	; (800a49c <prvAddNewTaskToReadyList+0xc4>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	4a2c      	ldr	r2, [pc, #176]	; (800a49c <prvAddNewTaskToReadyList+0xc4>)
 800a3ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a3ee:	4b2c      	ldr	r3, [pc, #176]	; (800a4a0 <prvAddNewTaskToReadyList+0xc8>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d109      	bne.n	800a40a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a3f6:	4a2a      	ldr	r2, [pc, #168]	; (800a4a0 <prvAddNewTaskToReadyList+0xc8>)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a3fc:	4b27      	ldr	r3, [pc, #156]	; (800a49c <prvAddNewTaskToReadyList+0xc4>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2b01      	cmp	r3, #1
 800a402:	d110      	bne.n	800a426 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a404:	f000 fc26 	bl	800ac54 <prvInitialiseTaskLists>
 800a408:	e00d      	b.n	800a426 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a40a:	4b26      	ldr	r3, [pc, #152]	; (800a4a4 <prvAddNewTaskToReadyList+0xcc>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d109      	bne.n	800a426 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a412:	4b23      	ldr	r3, [pc, #140]	; (800a4a0 <prvAddNewTaskToReadyList+0xc8>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41c:	429a      	cmp	r2, r3
 800a41e:	d802      	bhi.n	800a426 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a420:	4a1f      	ldr	r2, [pc, #124]	; (800a4a0 <prvAddNewTaskToReadyList+0xc8>)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a426:	4b20      	ldr	r3, [pc, #128]	; (800a4a8 <prvAddNewTaskToReadyList+0xd0>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3301      	adds	r3, #1
 800a42c:	4a1e      	ldr	r2, [pc, #120]	; (800a4a8 <prvAddNewTaskToReadyList+0xd0>)
 800a42e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a430:	4b1d      	ldr	r3, [pc, #116]	; (800a4a8 <prvAddNewTaskToReadyList+0xd0>)
 800a432:	681a      	ldr	r2, [r3, #0]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a43c:	4b1b      	ldr	r3, [pc, #108]	; (800a4ac <prvAddNewTaskToReadyList+0xd4>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	429a      	cmp	r2, r3
 800a442:	d903      	bls.n	800a44c <prvAddNewTaskToReadyList+0x74>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	4a18      	ldr	r2, [pc, #96]	; (800a4ac <prvAddNewTaskToReadyList+0xd4>)
 800a44a:	6013      	str	r3, [r2, #0]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a450:	4613      	mov	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4413      	add	r3, r2
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4a15      	ldr	r2, [pc, #84]	; (800a4b0 <prvAddNewTaskToReadyList+0xd8>)
 800a45a:	441a      	add	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	3304      	adds	r3, #4
 800a460:	4619      	mov	r1, r3
 800a462:	4610      	mov	r0, r2
 800a464:	f7ff f8fd 	bl	8009662 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a468:	f001 fa44 	bl	800b8f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a46c:	4b0d      	ldr	r3, [pc, #52]	; (800a4a4 <prvAddNewTaskToReadyList+0xcc>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d00e      	beq.n	800a492 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a474:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <prvAddNewTaskToReadyList+0xc8>)
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a47e:	429a      	cmp	r2, r3
 800a480:	d207      	bcs.n	800a492 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a482:	4b0c      	ldr	r3, [pc, #48]	; (800a4b4 <prvAddNewTaskToReadyList+0xdc>)
 800a484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a488:	601a      	str	r2, [r3, #0]
 800a48a:	f3bf 8f4f 	dsb	sy
 800a48e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a492:	bf00      	nop
 800a494:	3708      	adds	r7, #8
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	2000175c 	.word	0x2000175c
 800a4a0:	20001288 	.word	0x20001288
 800a4a4:	20001768 	.word	0x20001768
 800a4a8:	20001778 	.word	0x20001778
 800a4ac:	20001764 	.word	0x20001764
 800a4b0:	2000128c 	.word	0x2000128c
 800a4b4:	e000ed04 	.word	0xe000ed04

0800a4b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d017      	beq.n	800a4fa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a4ca:	4b13      	ldr	r3, [pc, #76]	; (800a518 <vTaskDelay+0x60>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00a      	beq.n	800a4e8 <vTaskDelay+0x30>
	__asm volatile
 800a4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d6:	f383 8811 	msr	BASEPRI, r3
 800a4da:	f3bf 8f6f 	isb	sy
 800a4de:	f3bf 8f4f 	dsb	sy
 800a4e2:	60bb      	str	r3, [r7, #8]
}
 800a4e4:	bf00      	nop
 800a4e6:	e7fe      	b.n	800a4e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a4e8:	f000 f88a 	bl	800a600 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 fcfe 	bl	800aef0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a4f4:	f000 f892 	bl	800a61c <xTaskResumeAll>
 800a4f8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d107      	bne.n	800a510 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a500:	4b06      	ldr	r3, [pc, #24]	; (800a51c <vTaskDelay+0x64>)
 800a502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a506:	601a      	str	r2, [r3, #0]
 800a508:	f3bf 8f4f 	dsb	sy
 800a50c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a510:	bf00      	nop
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	20001784 	.word	0x20001784
 800a51c:	e000ed04 	.word	0xe000ed04

0800a520 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b08a      	sub	sp, #40	; 0x28
 800a524:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a526:	2300      	movs	r3, #0
 800a528:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a52a:	2300      	movs	r3, #0
 800a52c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a52e:	463a      	mov	r2, r7
 800a530:	1d39      	adds	r1, r7, #4
 800a532:	f107 0308 	add.w	r3, r7, #8
 800a536:	4618      	mov	r0, r3
 800a538:	f7ff f832 	bl	80095a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a53c:	6839      	ldr	r1, [r7, #0]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68ba      	ldr	r2, [r7, #8]
 800a542:	9202      	str	r2, [sp, #8]
 800a544:	9301      	str	r3, [sp, #4]
 800a546:	2300      	movs	r3, #0
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	2300      	movs	r3, #0
 800a54c:	460a      	mov	r2, r1
 800a54e:	4924      	ldr	r1, [pc, #144]	; (800a5e0 <vTaskStartScheduler+0xc0>)
 800a550:	4824      	ldr	r0, [pc, #144]	; (800a5e4 <vTaskStartScheduler+0xc4>)
 800a552:	f7ff fdf9 	bl	800a148 <xTaskCreateStatic>
 800a556:	4603      	mov	r3, r0
 800a558:	4a23      	ldr	r2, [pc, #140]	; (800a5e8 <vTaskStartScheduler+0xc8>)
 800a55a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a55c:	4b22      	ldr	r3, [pc, #136]	; (800a5e8 <vTaskStartScheduler+0xc8>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d002      	beq.n	800a56a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a564:	2301      	movs	r3, #1
 800a566:	617b      	str	r3, [r7, #20]
 800a568:	e001      	b.n	800a56e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a56a:	2300      	movs	r3, #0
 800a56c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	2b01      	cmp	r3, #1
 800a572:	d102      	bne.n	800a57a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a574:	f000 fd10 	bl	800af98 <xTimerCreateTimerTask>
 800a578:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d11b      	bne.n	800a5b8 <vTaskStartScheduler+0x98>
	__asm volatile
 800a580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a584:	f383 8811 	msr	BASEPRI, r3
 800a588:	f3bf 8f6f 	isb	sy
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	613b      	str	r3, [r7, #16]
}
 800a592:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a594:	4b15      	ldr	r3, [pc, #84]	; (800a5ec <vTaskStartScheduler+0xcc>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	3354      	adds	r3, #84	; 0x54
 800a59a:	4a15      	ldr	r2, [pc, #84]	; (800a5f0 <vTaskStartScheduler+0xd0>)
 800a59c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a59e:	4b15      	ldr	r3, [pc, #84]	; (800a5f4 <vTaskStartScheduler+0xd4>)
 800a5a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a5a6:	4b14      	ldr	r3, [pc, #80]	; (800a5f8 <vTaskStartScheduler+0xd8>)
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a5ac:	4b13      	ldr	r3, [pc, #76]	; (800a5fc <vTaskStartScheduler+0xdc>)
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a5b2:	f001 f8cd 	bl	800b750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a5b6:	e00e      	b.n	800a5d6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5be:	d10a      	bne.n	800a5d6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800a5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c4:	f383 8811 	msr	BASEPRI, r3
 800a5c8:	f3bf 8f6f 	isb	sy
 800a5cc:	f3bf 8f4f 	dsb	sy
 800a5d0:	60fb      	str	r3, [r7, #12]
}
 800a5d2:	bf00      	nop
 800a5d4:	e7fe      	b.n	800a5d4 <vTaskStartScheduler+0xb4>
}
 800a5d6:	bf00      	nop
 800a5d8:	3718      	adds	r7, #24
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	0800c120 	.word	0x0800c120
 800a5e4:	0800ac25 	.word	0x0800ac25
 800a5e8:	20001780 	.word	0x20001780
 800a5ec:	20001288 	.word	0x20001288
 800a5f0:	20000150 	.word	0x20000150
 800a5f4:	2000177c 	.word	0x2000177c
 800a5f8:	20001768 	.word	0x20001768
 800a5fc:	20001760 	.word	0x20001760

0800a600 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a600:	b480      	push	{r7}
 800a602:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a604:	4b04      	ldr	r3, [pc, #16]	; (800a618 <vTaskSuspendAll+0x18>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	3301      	adds	r3, #1
 800a60a:	4a03      	ldr	r2, [pc, #12]	; (800a618 <vTaskSuspendAll+0x18>)
 800a60c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a60e:	bf00      	nop
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	20001784 	.word	0x20001784

0800a61c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b084      	sub	sp, #16
 800a620:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a622:	2300      	movs	r3, #0
 800a624:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a626:	2300      	movs	r3, #0
 800a628:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a62a:	4b42      	ldr	r3, [pc, #264]	; (800a734 <xTaskResumeAll+0x118>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d10a      	bne.n	800a648 <xTaskResumeAll+0x2c>
	__asm volatile
 800a632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	603b      	str	r3, [r7, #0]
}
 800a644:	bf00      	nop
 800a646:	e7fe      	b.n	800a646 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a648:	f001 f924 	bl	800b894 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a64c:	4b39      	ldr	r3, [pc, #228]	; (800a734 <xTaskResumeAll+0x118>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	3b01      	subs	r3, #1
 800a652:	4a38      	ldr	r2, [pc, #224]	; (800a734 <xTaskResumeAll+0x118>)
 800a654:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a656:	4b37      	ldr	r3, [pc, #220]	; (800a734 <xTaskResumeAll+0x118>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d162      	bne.n	800a724 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a65e:	4b36      	ldr	r3, [pc, #216]	; (800a738 <xTaskResumeAll+0x11c>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d05e      	beq.n	800a724 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a666:	e02f      	b.n	800a6c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a668:	4b34      	ldr	r3, [pc, #208]	; (800a73c <xTaskResumeAll+0x120>)
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	68db      	ldr	r3, [r3, #12]
 800a66e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3318      	adds	r3, #24
 800a674:	4618      	mov	r0, r3
 800a676:	f7ff f851 	bl	800971c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	3304      	adds	r3, #4
 800a67e:	4618      	mov	r0, r3
 800a680:	f7ff f84c 	bl	800971c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a688:	4b2d      	ldr	r3, [pc, #180]	; (800a740 <xTaskResumeAll+0x124>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d903      	bls.n	800a698 <xTaskResumeAll+0x7c>
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a694:	4a2a      	ldr	r2, [pc, #168]	; (800a740 <xTaskResumeAll+0x124>)
 800a696:	6013      	str	r3, [r2, #0]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a69c:	4613      	mov	r3, r2
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	4a27      	ldr	r2, [pc, #156]	; (800a744 <xTaskResumeAll+0x128>)
 800a6a6:	441a      	add	r2, r3
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3304      	adds	r3, #4
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	4610      	mov	r0, r2
 800a6b0:	f7fe ffd7 	bl	8009662 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b8:	4b23      	ldr	r3, [pc, #140]	; (800a748 <xTaskResumeAll+0x12c>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d302      	bcc.n	800a6c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a6c2:	4b22      	ldr	r3, [pc, #136]	; (800a74c <xTaskResumeAll+0x130>)
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a6c8:	4b1c      	ldr	r3, [pc, #112]	; (800a73c <xTaskResumeAll+0x120>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d1cb      	bne.n	800a668 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d001      	beq.n	800a6da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a6d6:	f000 fb5f 	bl	800ad98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a6da:	4b1d      	ldr	r3, [pc, #116]	; (800a750 <xTaskResumeAll+0x134>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d010      	beq.n	800a708 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a6e6:	f000 f847 	bl	800a778 <xTaskIncrementTick>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a6f0:	4b16      	ldr	r3, [pc, #88]	; (800a74c <xTaskResumeAll+0x130>)
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	3b01      	subs	r3, #1
 800a6fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d1f1      	bne.n	800a6e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a702:	4b13      	ldr	r3, [pc, #76]	; (800a750 <xTaskResumeAll+0x134>)
 800a704:	2200      	movs	r2, #0
 800a706:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a708:	4b10      	ldr	r3, [pc, #64]	; (800a74c <xTaskResumeAll+0x130>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d009      	beq.n	800a724 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a710:	2301      	movs	r3, #1
 800a712:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a714:	4b0f      	ldr	r3, [pc, #60]	; (800a754 <xTaskResumeAll+0x138>)
 800a716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a71a:	601a      	str	r2, [r3, #0]
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a724:	f001 f8e6 	bl	800b8f4 <vPortExitCritical>

	return xAlreadyYielded;
 800a728:	68bb      	ldr	r3, [r7, #8]
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3710      	adds	r7, #16
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	20001784 	.word	0x20001784
 800a738:	2000175c 	.word	0x2000175c
 800a73c:	2000171c 	.word	0x2000171c
 800a740:	20001764 	.word	0x20001764
 800a744:	2000128c 	.word	0x2000128c
 800a748:	20001288 	.word	0x20001288
 800a74c:	20001770 	.word	0x20001770
 800a750:	2000176c 	.word	0x2000176c
 800a754:	e000ed04 	.word	0xe000ed04

0800a758 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a758:	b480      	push	{r7}
 800a75a:	b083      	sub	sp, #12
 800a75c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a75e:	4b05      	ldr	r3, [pc, #20]	; (800a774 <xTaskGetTickCount+0x1c>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a764:	687b      	ldr	r3, [r7, #4]
}
 800a766:	4618      	mov	r0, r3
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	20001760 	.word	0x20001760

0800a778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b086      	sub	sp, #24
 800a77c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a77e:	2300      	movs	r3, #0
 800a780:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a782:	4b4f      	ldr	r3, [pc, #316]	; (800a8c0 <xTaskIncrementTick+0x148>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	2b00      	cmp	r3, #0
 800a788:	f040 808f 	bne.w	800a8aa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a78c:	4b4d      	ldr	r3, [pc, #308]	; (800a8c4 <xTaskIncrementTick+0x14c>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	3301      	adds	r3, #1
 800a792:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a794:	4a4b      	ldr	r2, [pc, #300]	; (800a8c4 <xTaskIncrementTick+0x14c>)
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d120      	bne.n	800a7e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a7a0:	4b49      	ldr	r3, [pc, #292]	; (800a8c8 <xTaskIncrementTick+0x150>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d00a      	beq.n	800a7c0 <xTaskIncrementTick+0x48>
	__asm volatile
 800a7aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ae:	f383 8811 	msr	BASEPRI, r3
 800a7b2:	f3bf 8f6f 	isb	sy
 800a7b6:	f3bf 8f4f 	dsb	sy
 800a7ba:	603b      	str	r3, [r7, #0]
}
 800a7bc:	bf00      	nop
 800a7be:	e7fe      	b.n	800a7be <xTaskIncrementTick+0x46>
 800a7c0:	4b41      	ldr	r3, [pc, #260]	; (800a8c8 <xTaskIncrementTick+0x150>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	60fb      	str	r3, [r7, #12]
 800a7c6:	4b41      	ldr	r3, [pc, #260]	; (800a8cc <xTaskIncrementTick+0x154>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4a3f      	ldr	r2, [pc, #252]	; (800a8c8 <xTaskIncrementTick+0x150>)
 800a7cc:	6013      	str	r3, [r2, #0]
 800a7ce:	4a3f      	ldr	r2, [pc, #252]	; (800a8cc <xTaskIncrementTick+0x154>)
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	4b3e      	ldr	r3, [pc, #248]	; (800a8d0 <xTaskIncrementTick+0x158>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	3301      	adds	r3, #1
 800a7da:	4a3d      	ldr	r2, [pc, #244]	; (800a8d0 <xTaskIncrementTick+0x158>)
 800a7dc:	6013      	str	r3, [r2, #0]
 800a7de:	f000 fadb 	bl	800ad98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a7e2:	4b3c      	ldr	r3, [pc, #240]	; (800a8d4 <xTaskIncrementTick+0x15c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	693a      	ldr	r2, [r7, #16]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d349      	bcc.n	800a880 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7ec:	4b36      	ldr	r3, [pc, #216]	; (800a8c8 <xTaskIncrementTick+0x150>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d104      	bne.n	800a800 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7f6:	4b37      	ldr	r3, [pc, #220]	; (800a8d4 <xTaskIncrementTick+0x15c>)
 800a7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fc:	601a      	str	r2, [r3, #0]
					break;
 800a7fe:	e03f      	b.n	800a880 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a800:	4b31      	ldr	r3, [pc, #196]	; (800a8c8 <xTaskIncrementTick+0x150>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	68db      	ldr	r3, [r3, #12]
 800a806:	68db      	ldr	r3, [r3, #12]
 800a808:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a810:	693a      	ldr	r2, [r7, #16]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	429a      	cmp	r2, r3
 800a816:	d203      	bcs.n	800a820 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a818:	4a2e      	ldr	r2, [pc, #184]	; (800a8d4 <xTaskIncrementTick+0x15c>)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a81e:	e02f      	b.n	800a880 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	3304      	adds	r3, #4
 800a824:	4618      	mov	r0, r3
 800a826:	f7fe ff79 	bl	800971c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d004      	beq.n	800a83c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	3318      	adds	r3, #24
 800a836:	4618      	mov	r0, r3
 800a838:	f7fe ff70 	bl	800971c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a840:	4b25      	ldr	r3, [pc, #148]	; (800a8d8 <xTaskIncrementTick+0x160>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	429a      	cmp	r2, r3
 800a846:	d903      	bls.n	800a850 <xTaskIncrementTick+0xd8>
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a84c:	4a22      	ldr	r2, [pc, #136]	; (800a8d8 <xTaskIncrementTick+0x160>)
 800a84e:	6013      	str	r3, [r2, #0]
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a854:	4613      	mov	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4413      	add	r3, r2
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4a1f      	ldr	r2, [pc, #124]	; (800a8dc <xTaskIncrementTick+0x164>)
 800a85e:	441a      	add	r2, r3
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	3304      	adds	r3, #4
 800a864:	4619      	mov	r1, r3
 800a866:	4610      	mov	r0, r2
 800a868:	f7fe fefb 	bl	8009662 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a870:	4b1b      	ldr	r3, [pc, #108]	; (800a8e0 <xTaskIncrementTick+0x168>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a876:	429a      	cmp	r2, r3
 800a878:	d3b8      	bcc.n	800a7ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a87a:	2301      	movs	r3, #1
 800a87c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a87e:	e7b5      	b.n	800a7ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a880:	4b17      	ldr	r3, [pc, #92]	; (800a8e0 <xTaskIncrementTick+0x168>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a886:	4915      	ldr	r1, [pc, #84]	; (800a8dc <xTaskIncrementTick+0x164>)
 800a888:	4613      	mov	r3, r2
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	4413      	add	r3, r2
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	440b      	add	r3, r1
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b01      	cmp	r3, #1
 800a896:	d901      	bls.n	800a89c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a898:	2301      	movs	r3, #1
 800a89a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a89c:	4b11      	ldr	r3, [pc, #68]	; (800a8e4 <xTaskIncrementTick+0x16c>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d007      	beq.n	800a8b4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	617b      	str	r3, [r7, #20]
 800a8a8:	e004      	b.n	800a8b4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a8aa:	4b0f      	ldr	r3, [pc, #60]	; (800a8e8 <xTaskIncrementTick+0x170>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	4a0d      	ldr	r2, [pc, #52]	; (800a8e8 <xTaskIncrementTick+0x170>)
 800a8b2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a8b4:	697b      	ldr	r3, [r7, #20]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3718      	adds	r7, #24
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	20001784 	.word	0x20001784
 800a8c4:	20001760 	.word	0x20001760
 800a8c8:	20001714 	.word	0x20001714
 800a8cc:	20001718 	.word	0x20001718
 800a8d0:	20001774 	.word	0x20001774
 800a8d4:	2000177c 	.word	0x2000177c
 800a8d8:	20001764 	.word	0x20001764
 800a8dc:	2000128c 	.word	0x2000128c
 800a8e0:	20001288 	.word	0x20001288
 800a8e4:	20001770 	.word	0x20001770
 800a8e8:	2000176c 	.word	0x2000176c

0800a8ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b085      	sub	sp, #20
 800a8f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a8f2:	4b2a      	ldr	r3, [pc, #168]	; (800a99c <vTaskSwitchContext+0xb0>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d003      	beq.n	800a902 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a8fa:	4b29      	ldr	r3, [pc, #164]	; (800a9a0 <vTaskSwitchContext+0xb4>)
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a900:	e046      	b.n	800a990 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a902:	4b27      	ldr	r3, [pc, #156]	; (800a9a0 <vTaskSwitchContext+0xb4>)
 800a904:	2200      	movs	r2, #0
 800a906:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a908:	4b26      	ldr	r3, [pc, #152]	; (800a9a4 <vTaskSwitchContext+0xb8>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	60fb      	str	r3, [r7, #12]
 800a90e:	e010      	b.n	800a932 <vTaskSwitchContext+0x46>
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10a      	bne.n	800a92c <vTaskSwitchContext+0x40>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	607b      	str	r3, [r7, #4]
}
 800a928:	bf00      	nop
 800a92a:	e7fe      	b.n	800a92a <vTaskSwitchContext+0x3e>
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	3b01      	subs	r3, #1
 800a930:	60fb      	str	r3, [r7, #12]
 800a932:	491d      	ldr	r1, [pc, #116]	; (800a9a8 <vTaskSwitchContext+0xbc>)
 800a934:	68fa      	ldr	r2, [r7, #12]
 800a936:	4613      	mov	r3, r2
 800a938:	009b      	lsls	r3, r3, #2
 800a93a:	4413      	add	r3, r2
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	440b      	add	r3, r1
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d0e4      	beq.n	800a910 <vTaskSwitchContext+0x24>
 800a946:	68fa      	ldr	r2, [r7, #12]
 800a948:	4613      	mov	r3, r2
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	4413      	add	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4a15      	ldr	r2, [pc, #84]	; (800a9a8 <vTaskSwitchContext+0xbc>)
 800a952:	4413      	add	r3, r2
 800a954:	60bb      	str	r3, [r7, #8]
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	685a      	ldr	r2, [r3, #4]
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	605a      	str	r2, [r3, #4]
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	685a      	ldr	r2, [r3, #4]
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	3308      	adds	r3, #8
 800a968:	429a      	cmp	r2, r3
 800a96a:	d104      	bne.n	800a976 <vTaskSwitchContext+0x8a>
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	685a      	ldr	r2, [r3, #4]
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	605a      	str	r2, [r3, #4]
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	4a0b      	ldr	r2, [pc, #44]	; (800a9ac <vTaskSwitchContext+0xc0>)
 800a97e:	6013      	str	r3, [r2, #0]
 800a980:	4a08      	ldr	r2, [pc, #32]	; (800a9a4 <vTaskSwitchContext+0xb8>)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a986:	4b09      	ldr	r3, [pc, #36]	; (800a9ac <vTaskSwitchContext+0xc0>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	3354      	adds	r3, #84	; 0x54
 800a98c:	4a08      	ldr	r2, [pc, #32]	; (800a9b0 <vTaskSwitchContext+0xc4>)
 800a98e:	6013      	str	r3, [r2, #0]
}
 800a990:	bf00      	nop
 800a992:	3714      	adds	r7, #20
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr
 800a99c:	20001784 	.word	0x20001784
 800a9a0:	20001770 	.word	0x20001770
 800a9a4:	20001764 	.word	0x20001764
 800a9a8:	2000128c 	.word	0x2000128c
 800a9ac:	20001288 	.word	0x20001288
 800a9b0:	20000150 	.word	0x20000150

0800a9b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d10a      	bne.n	800a9da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c8:	f383 8811 	msr	BASEPRI, r3
 800a9cc:	f3bf 8f6f 	isb	sy
 800a9d0:	f3bf 8f4f 	dsb	sy
 800a9d4:	60fb      	str	r3, [r7, #12]
}
 800a9d6:	bf00      	nop
 800a9d8:	e7fe      	b.n	800a9d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a9da:	4b07      	ldr	r3, [pc, #28]	; (800a9f8 <vTaskPlaceOnEventList+0x44>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	3318      	adds	r3, #24
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f7fe fe61 	bl	80096aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	6838      	ldr	r0, [r7, #0]
 800a9ec:	f000 fa80 	bl	800aef0 <prvAddCurrentTaskToDelayedList>
}
 800a9f0:	bf00      	nop
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	20001288 	.word	0x20001288

0800a9fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d10a      	bne.n	800aa24 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aa0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa12:	f383 8811 	msr	BASEPRI, r3
 800aa16:	f3bf 8f6f 	isb	sy
 800aa1a:	f3bf 8f4f 	dsb	sy
 800aa1e:	617b      	str	r3, [r7, #20]
}
 800aa20:	bf00      	nop
 800aa22:	e7fe      	b.n	800aa22 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa24:	4b0a      	ldr	r3, [pc, #40]	; (800aa50 <vTaskPlaceOnEventListRestricted+0x54>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	3318      	adds	r3, #24
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	68f8      	ldr	r0, [r7, #12]
 800aa2e:	f7fe fe18 	bl	8009662 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d002      	beq.n	800aa3e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aa38:	f04f 33ff 	mov.w	r3, #4294967295
 800aa3c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aa3e:	6879      	ldr	r1, [r7, #4]
 800aa40:	68b8      	ldr	r0, [r7, #8]
 800aa42:	f000 fa55 	bl	800aef0 <prvAddCurrentTaskToDelayedList>
	}
 800aa46:	bf00      	nop
 800aa48:	3718      	adds	r7, #24
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	20001288 	.word	0x20001288

0800aa54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b086      	sub	sp, #24
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10a      	bne.n	800aa80 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800aa6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	60fb      	str	r3, [r7, #12]
}
 800aa7c:	bf00      	nop
 800aa7e:	e7fe      	b.n	800aa7e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	3318      	adds	r3, #24
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7fe fe49 	bl	800971c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa8a:	4b1e      	ldr	r3, [pc, #120]	; (800ab04 <xTaskRemoveFromEventList+0xb0>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d11d      	bne.n	800aace <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	3304      	adds	r3, #4
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7fe fe40 	bl	800971c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaa0:	4b19      	ldr	r3, [pc, #100]	; (800ab08 <xTaskRemoveFromEventList+0xb4>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d903      	bls.n	800aab0 <xTaskRemoveFromEventList+0x5c>
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaac:	4a16      	ldr	r2, [pc, #88]	; (800ab08 <xTaskRemoveFromEventList+0xb4>)
 800aaae:	6013      	str	r3, [r2, #0]
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aab4:	4613      	mov	r3, r2
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	4413      	add	r3, r2
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4a13      	ldr	r2, [pc, #76]	; (800ab0c <xTaskRemoveFromEventList+0xb8>)
 800aabe:	441a      	add	r2, r3
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	3304      	adds	r3, #4
 800aac4:	4619      	mov	r1, r3
 800aac6:	4610      	mov	r0, r2
 800aac8:	f7fe fdcb 	bl	8009662 <vListInsertEnd>
 800aacc:	e005      	b.n	800aada <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	3318      	adds	r3, #24
 800aad2:	4619      	mov	r1, r3
 800aad4:	480e      	ldr	r0, [pc, #56]	; (800ab10 <xTaskRemoveFromEventList+0xbc>)
 800aad6:	f7fe fdc4 	bl	8009662 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aade:	4b0d      	ldr	r3, [pc, #52]	; (800ab14 <xTaskRemoveFromEventList+0xc0>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d905      	bls.n	800aaf4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aae8:	2301      	movs	r3, #1
 800aaea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aaec:	4b0a      	ldr	r3, [pc, #40]	; (800ab18 <xTaskRemoveFromEventList+0xc4>)
 800aaee:	2201      	movs	r2, #1
 800aaf0:	601a      	str	r2, [r3, #0]
 800aaf2:	e001      	b.n	800aaf8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aaf8:	697b      	ldr	r3, [r7, #20]
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3718      	adds	r7, #24
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20001784 	.word	0x20001784
 800ab08:	20001764 	.word	0x20001764
 800ab0c:	2000128c 	.word	0x2000128c
 800ab10:	2000171c 	.word	0x2000171c
 800ab14:	20001288 	.word	0x20001288
 800ab18:	20001770 	.word	0x20001770

0800ab1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ab24:	4b06      	ldr	r3, [pc, #24]	; (800ab40 <vTaskInternalSetTimeOutState+0x24>)
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ab2c:	4b05      	ldr	r3, [pc, #20]	; (800ab44 <vTaskInternalSetTimeOutState+0x28>)
 800ab2e:	681a      	ldr	r2, [r3, #0]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	605a      	str	r2, [r3, #4]
}
 800ab34:	bf00      	nop
 800ab36:	370c      	adds	r7, #12
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr
 800ab40:	20001774 	.word	0x20001774
 800ab44:	20001760 	.word	0x20001760

0800ab48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b088      	sub	sp, #32
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d10a      	bne.n	800ab6e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ab58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5c:	f383 8811 	msr	BASEPRI, r3
 800ab60:	f3bf 8f6f 	isb	sy
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	613b      	str	r3, [r7, #16]
}
 800ab6a:	bf00      	nop
 800ab6c:	e7fe      	b.n	800ab6c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10a      	bne.n	800ab8a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ab74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab78:	f383 8811 	msr	BASEPRI, r3
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	60fb      	str	r3, [r7, #12]
}
 800ab86:	bf00      	nop
 800ab88:	e7fe      	b.n	800ab88 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ab8a:	f000 fe83 	bl	800b894 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ab8e:	4b1d      	ldr	r3, [pc, #116]	; (800ac04 <xTaskCheckForTimeOut+0xbc>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	69ba      	ldr	r2, [r7, #24]
 800ab9a:	1ad3      	subs	r3, r2, r3
 800ab9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba6:	d102      	bne.n	800abae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aba8:	2300      	movs	r3, #0
 800abaa:	61fb      	str	r3, [r7, #28]
 800abac:	e023      	b.n	800abf6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	4b15      	ldr	r3, [pc, #84]	; (800ac08 <xTaskCheckForTimeOut+0xc0>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d007      	beq.n	800abca <xTaskCheckForTimeOut+0x82>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	685b      	ldr	r3, [r3, #4]
 800abbe:	69ba      	ldr	r2, [r7, #24]
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d302      	bcc.n	800abca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800abc4:	2301      	movs	r3, #1
 800abc6:	61fb      	str	r3, [r7, #28]
 800abc8:	e015      	b.n	800abf6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	697a      	ldr	r2, [r7, #20]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d20b      	bcs.n	800abec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	1ad2      	subs	r2, r2, r3
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7ff ff9b 	bl	800ab1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800abe6:	2300      	movs	r3, #0
 800abe8:	61fb      	str	r3, [r7, #28]
 800abea:	e004      	b.n	800abf6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	2200      	movs	r2, #0
 800abf0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800abf2:	2301      	movs	r3, #1
 800abf4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800abf6:	f000 fe7d 	bl	800b8f4 <vPortExitCritical>

	return xReturn;
 800abfa:	69fb      	ldr	r3, [r7, #28]
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3720      	adds	r7, #32
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	20001760 	.word	0x20001760
 800ac08:	20001774 	.word	0x20001774

0800ac0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ac10:	4b03      	ldr	r3, [pc, #12]	; (800ac20 <vTaskMissedYield+0x14>)
 800ac12:	2201      	movs	r2, #1
 800ac14:	601a      	str	r2, [r3, #0]
}
 800ac16:	bf00      	nop
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	20001770 	.word	0x20001770

0800ac24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ac2c:	f000 f852 	bl	800acd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ac30:	4b06      	ldr	r3, [pc, #24]	; (800ac4c <prvIdleTask+0x28>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d9f9      	bls.n	800ac2c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ac38:	4b05      	ldr	r3, [pc, #20]	; (800ac50 <prvIdleTask+0x2c>)
 800ac3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac3e:	601a      	str	r2, [r3, #0]
 800ac40:	f3bf 8f4f 	dsb	sy
 800ac44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ac48:	e7f0      	b.n	800ac2c <prvIdleTask+0x8>
 800ac4a:	bf00      	nop
 800ac4c:	2000128c 	.word	0x2000128c
 800ac50:	e000ed04 	.word	0xe000ed04

0800ac54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	607b      	str	r3, [r7, #4]
 800ac5e:	e00c      	b.n	800ac7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ac60:	687a      	ldr	r2, [r7, #4]
 800ac62:	4613      	mov	r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	4413      	add	r3, r2
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	4a12      	ldr	r2, [pc, #72]	; (800acb4 <prvInitialiseTaskLists+0x60>)
 800ac6c:	4413      	add	r3, r2
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fe fcca 	bl	8009608 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	3301      	adds	r3, #1
 800ac78:	607b      	str	r3, [r7, #4]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2b37      	cmp	r3, #55	; 0x37
 800ac7e:	d9ef      	bls.n	800ac60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ac80:	480d      	ldr	r0, [pc, #52]	; (800acb8 <prvInitialiseTaskLists+0x64>)
 800ac82:	f7fe fcc1 	bl	8009608 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ac86:	480d      	ldr	r0, [pc, #52]	; (800acbc <prvInitialiseTaskLists+0x68>)
 800ac88:	f7fe fcbe 	bl	8009608 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ac8c:	480c      	ldr	r0, [pc, #48]	; (800acc0 <prvInitialiseTaskLists+0x6c>)
 800ac8e:	f7fe fcbb 	bl	8009608 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ac92:	480c      	ldr	r0, [pc, #48]	; (800acc4 <prvInitialiseTaskLists+0x70>)
 800ac94:	f7fe fcb8 	bl	8009608 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ac98:	480b      	ldr	r0, [pc, #44]	; (800acc8 <prvInitialiseTaskLists+0x74>)
 800ac9a:	f7fe fcb5 	bl	8009608 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ac9e:	4b0b      	ldr	r3, [pc, #44]	; (800accc <prvInitialiseTaskLists+0x78>)
 800aca0:	4a05      	ldr	r2, [pc, #20]	; (800acb8 <prvInitialiseTaskLists+0x64>)
 800aca2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aca4:	4b0a      	ldr	r3, [pc, #40]	; (800acd0 <prvInitialiseTaskLists+0x7c>)
 800aca6:	4a05      	ldr	r2, [pc, #20]	; (800acbc <prvInitialiseTaskLists+0x68>)
 800aca8:	601a      	str	r2, [r3, #0]
}
 800acaa:	bf00      	nop
 800acac:	3708      	adds	r7, #8
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	2000128c 	.word	0x2000128c
 800acb8:	200016ec 	.word	0x200016ec
 800acbc:	20001700 	.word	0x20001700
 800acc0:	2000171c 	.word	0x2000171c
 800acc4:	20001730 	.word	0x20001730
 800acc8:	20001748 	.word	0x20001748
 800accc:	20001714 	.word	0x20001714
 800acd0:	20001718 	.word	0x20001718

0800acd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800acda:	e019      	b.n	800ad10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800acdc:	f000 fdda 	bl	800b894 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ace0:	4b10      	ldr	r3, [pc, #64]	; (800ad24 <prvCheckTasksWaitingTermination+0x50>)
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	3304      	adds	r3, #4
 800acec:	4618      	mov	r0, r3
 800acee:	f7fe fd15 	bl	800971c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800acf2:	4b0d      	ldr	r3, [pc, #52]	; (800ad28 <prvCheckTasksWaitingTermination+0x54>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	3b01      	subs	r3, #1
 800acf8:	4a0b      	ldr	r2, [pc, #44]	; (800ad28 <prvCheckTasksWaitingTermination+0x54>)
 800acfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800acfc:	4b0b      	ldr	r3, [pc, #44]	; (800ad2c <prvCheckTasksWaitingTermination+0x58>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	4a0a      	ldr	r2, [pc, #40]	; (800ad2c <prvCheckTasksWaitingTermination+0x58>)
 800ad04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ad06:	f000 fdf5 	bl	800b8f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f810 	bl	800ad30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad10:	4b06      	ldr	r3, [pc, #24]	; (800ad2c <prvCheckTasksWaitingTermination+0x58>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1e1      	bne.n	800acdc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ad18:	bf00      	nop
 800ad1a:	bf00      	nop
 800ad1c:	3708      	adds	r7, #8
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}
 800ad22:	bf00      	nop
 800ad24:	20001730 	.word	0x20001730
 800ad28:	2000175c 	.word	0x2000175c
 800ad2c:	20001744 	.word	0x20001744

0800ad30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	3354      	adds	r3, #84	; 0x54
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f001 f8ff 	bl	800bf40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d108      	bne.n	800ad5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad50:	4618      	mov	r0, r3
 800ad52:	f000 ff8d 	bl	800bc70 <vPortFree>
				vPortFree( pxTCB );
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 ff8a 	bl	800bc70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ad5c:	e018      	b.n	800ad90 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d103      	bne.n	800ad70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 ff81 	bl	800bc70 <vPortFree>
	}
 800ad6e:	e00f      	b.n	800ad90 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ad76:	2b02      	cmp	r3, #2
 800ad78:	d00a      	beq.n	800ad90 <prvDeleteTCB+0x60>
	__asm volatile
 800ad7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	60fb      	str	r3, [r7, #12]
}
 800ad8c:	bf00      	nop
 800ad8e:	e7fe      	b.n	800ad8e <prvDeleteTCB+0x5e>
	}
 800ad90:	bf00      	nop
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b083      	sub	sp, #12
 800ad9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad9e:	4b0c      	ldr	r3, [pc, #48]	; (800add0 <prvResetNextTaskUnblockTime+0x38>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d104      	bne.n	800adb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ada8:	4b0a      	ldr	r3, [pc, #40]	; (800add4 <prvResetNextTaskUnblockTime+0x3c>)
 800adaa:	f04f 32ff 	mov.w	r2, #4294967295
 800adae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800adb0:	e008      	b.n	800adc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adb2:	4b07      	ldr	r3, [pc, #28]	; (800add0 <prvResetNextTaskUnblockTime+0x38>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	68db      	ldr	r3, [r3, #12]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	4a04      	ldr	r2, [pc, #16]	; (800add4 <prvResetNextTaskUnblockTime+0x3c>)
 800adc2:	6013      	str	r3, [r2, #0]
}
 800adc4:	bf00      	nop
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr
 800add0:	20001714 	.word	0x20001714
 800add4:	2000177c 	.word	0x2000177c

0800add8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800adde:	4b0b      	ldr	r3, [pc, #44]	; (800ae0c <xTaskGetSchedulerState+0x34>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d102      	bne.n	800adec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ade6:	2301      	movs	r3, #1
 800ade8:	607b      	str	r3, [r7, #4]
 800adea:	e008      	b.n	800adfe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adec:	4b08      	ldr	r3, [pc, #32]	; (800ae10 <xTaskGetSchedulerState+0x38>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d102      	bne.n	800adfa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800adf4:	2302      	movs	r3, #2
 800adf6:	607b      	str	r3, [r7, #4]
 800adf8:	e001      	b.n	800adfe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800adfa:	2300      	movs	r3, #0
 800adfc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800adfe:	687b      	ldr	r3, [r7, #4]
	}
 800ae00:	4618      	mov	r0, r3
 800ae02:	370c      	adds	r7, #12
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr
 800ae0c:	20001768 	.word	0x20001768
 800ae10:	20001784 	.word	0x20001784

0800ae14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ae20:	2300      	movs	r3, #0
 800ae22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d056      	beq.n	800aed8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ae2a:	4b2e      	ldr	r3, [pc, #184]	; (800aee4 <xTaskPriorityDisinherit+0xd0>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	693a      	ldr	r2, [r7, #16]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d00a      	beq.n	800ae4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ae34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae38:	f383 8811 	msr	BASEPRI, r3
 800ae3c:	f3bf 8f6f 	isb	sy
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	60fb      	str	r3, [r7, #12]
}
 800ae46:	bf00      	nop
 800ae48:	e7fe      	b.n	800ae48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10a      	bne.n	800ae68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ae52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	60bb      	str	r3, [r7, #8]
}
 800ae64:	bf00      	nop
 800ae66:	e7fe      	b.n	800ae66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae6c:	1e5a      	subs	r2, r3, #1
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d02c      	beq.n	800aed8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d128      	bne.n	800aed8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	3304      	adds	r3, #4
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7fe fc46 	bl	800971c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aea8:	4b0f      	ldr	r3, [pc, #60]	; (800aee8 <xTaskPriorityDisinherit+0xd4>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d903      	bls.n	800aeb8 <xTaskPriorityDisinherit+0xa4>
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb4:	4a0c      	ldr	r2, [pc, #48]	; (800aee8 <xTaskPriorityDisinherit+0xd4>)
 800aeb6:	6013      	str	r3, [r2, #0]
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aebc:	4613      	mov	r3, r2
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	4413      	add	r3, r2
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	4a09      	ldr	r2, [pc, #36]	; (800aeec <xTaskPriorityDisinherit+0xd8>)
 800aec6:	441a      	add	r2, r3
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	3304      	adds	r3, #4
 800aecc:	4619      	mov	r1, r3
 800aece:	4610      	mov	r0, r2
 800aed0:	f7fe fbc7 	bl	8009662 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aed4:	2301      	movs	r3, #1
 800aed6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aed8:	697b      	ldr	r3, [r7, #20]
	}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3718      	adds	r7, #24
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	20001288 	.word	0x20001288
 800aee8:	20001764 	.word	0x20001764
 800aeec:	2000128c 	.word	0x2000128c

0800aef0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aefa:	4b21      	ldr	r3, [pc, #132]	; (800af80 <prvAddCurrentTaskToDelayedList+0x90>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af00:	4b20      	ldr	r3, [pc, #128]	; (800af84 <prvAddCurrentTaskToDelayedList+0x94>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	3304      	adds	r3, #4
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe fc08 	bl	800971c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af12:	d10a      	bne.n	800af2a <prvAddCurrentTaskToDelayedList+0x3a>
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d007      	beq.n	800af2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af1a:	4b1a      	ldr	r3, [pc, #104]	; (800af84 <prvAddCurrentTaskToDelayedList+0x94>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	3304      	adds	r3, #4
 800af20:	4619      	mov	r1, r3
 800af22:	4819      	ldr	r0, [pc, #100]	; (800af88 <prvAddCurrentTaskToDelayedList+0x98>)
 800af24:	f7fe fb9d 	bl	8009662 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af28:	e026      	b.n	800af78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af2a:	68fa      	ldr	r2, [r7, #12]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4413      	add	r3, r2
 800af30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af32:	4b14      	ldr	r3, [pc, #80]	; (800af84 <prvAddCurrentTaskToDelayedList+0x94>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	68ba      	ldr	r2, [r7, #8]
 800af38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af3a:	68ba      	ldr	r2, [r7, #8]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d209      	bcs.n	800af56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af42:	4b12      	ldr	r3, [pc, #72]	; (800af8c <prvAddCurrentTaskToDelayedList+0x9c>)
 800af44:	681a      	ldr	r2, [r3, #0]
 800af46:	4b0f      	ldr	r3, [pc, #60]	; (800af84 <prvAddCurrentTaskToDelayedList+0x94>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3304      	adds	r3, #4
 800af4c:	4619      	mov	r1, r3
 800af4e:	4610      	mov	r0, r2
 800af50:	f7fe fbab 	bl	80096aa <vListInsert>
}
 800af54:	e010      	b.n	800af78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af56:	4b0e      	ldr	r3, [pc, #56]	; (800af90 <prvAddCurrentTaskToDelayedList+0xa0>)
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	4b0a      	ldr	r3, [pc, #40]	; (800af84 <prvAddCurrentTaskToDelayedList+0x94>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	3304      	adds	r3, #4
 800af60:	4619      	mov	r1, r3
 800af62:	4610      	mov	r0, r2
 800af64:	f7fe fba1 	bl	80096aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af68:	4b0a      	ldr	r3, [pc, #40]	; (800af94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68ba      	ldr	r2, [r7, #8]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d202      	bcs.n	800af78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800af72:	4a08      	ldr	r2, [pc, #32]	; (800af94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	6013      	str	r3, [r2, #0]
}
 800af78:	bf00      	nop
 800af7a:	3710      	adds	r7, #16
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	20001760 	.word	0x20001760
 800af84:	20001288 	.word	0x20001288
 800af88:	20001748 	.word	0x20001748
 800af8c:	20001718 	.word	0x20001718
 800af90:	20001714 	.word	0x20001714
 800af94:	2000177c 	.word	0x2000177c

0800af98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b08a      	sub	sp, #40	; 0x28
 800af9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800af9e:	2300      	movs	r3, #0
 800afa0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800afa2:	f000 fb07 	bl	800b5b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800afa6:	4b1c      	ldr	r3, [pc, #112]	; (800b018 <xTimerCreateTimerTask+0x80>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d021      	beq.n	800aff2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800afae:	2300      	movs	r3, #0
 800afb0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800afb2:	2300      	movs	r3, #0
 800afb4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800afb6:	1d3a      	adds	r2, r7, #4
 800afb8:	f107 0108 	add.w	r1, r7, #8
 800afbc:	f107 030c 	add.w	r3, r7, #12
 800afc0:	4618      	mov	r0, r3
 800afc2:	f7fe fb07 	bl	80095d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800afc6:	6879      	ldr	r1, [r7, #4]
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	68fa      	ldr	r2, [r7, #12]
 800afcc:	9202      	str	r2, [sp, #8]
 800afce:	9301      	str	r3, [sp, #4]
 800afd0:	2302      	movs	r3, #2
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	2300      	movs	r3, #0
 800afd6:	460a      	mov	r2, r1
 800afd8:	4910      	ldr	r1, [pc, #64]	; (800b01c <xTimerCreateTimerTask+0x84>)
 800afda:	4811      	ldr	r0, [pc, #68]	; (800b020 <xTimerCreateTimerTask+0x88>)
 800afdc:	f7ff f8b4 	bl	800a148 <xTaskCreateStatic>
 800afe0:	4603      	mov	r3, r0
 800afe2:	4a10      	ldr	r2, [pc, #64]	; (800b024 <xTimerCreateTimerTask+0x8c>)
 800afe4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800afe6:	4b0f      	ldr	r3, [pc, #60]	; (800b024 <xTimerCreateTimerTask+0x8c>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d001      	beq.n	800aff2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800afee:	2301      	movs	r3, #1
 800aff0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d10a      	bne.n	800b00e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800aff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affc:	f383 8811 	msr	BASEPRI, r3
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	613b      	str	r3, [r7, #16]
}
 800b00a:	bf00      	nop
 800b00c:	e7fe      	b.n	800b00c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b00e:	697b      	ldr	r3, [r7, #20]
}
 800b010:	4618      	mov	r0, r3
 800b012:	3718      	adds	r7, #24
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	200017b8 	.word	0x200017b8
 800b01c:	0800c128 	.word	0x0800c128
 800b020:	0800b15d 	.word	0x0800b15d
 800b024:	200017bc 	.word	0x200017bc

0800b028 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b08a      	sub	sp, #40	; 0x28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	607a      	str	r2, [r7, #4]
 800b034:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b036:	2300      	movs	r3, #0
 800b038:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d10a      	bne.n	800b056 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b040:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b044:	f383 8811 	msr	BASEPRI, r3
 800b048:	f3bf 8f6f 	isb	sy
 800b04c:	f3bf 8f4f 	dsb	sy
 800b050:	623b      	str	r3, [r7, #32]
}
 800b052:	bf00      	nop
 800b054:	e7fe      	b.n	800b054 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b056:	4b1a      	ldr	r3, [pc, #104]	; (800b0c0 <xTimerGenericCommand+0x98>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d02a      	beq.n	800b0b4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2b05      	cmp	r3, #5
 800b06e:	dc18      	bgt.n	800b0a2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b070:	f7ff feb2 	bl	800add8 <xTaskGetSchedulerState>
 800b074:	4603      	mov	r3, r0
 800b076:	2b02      	cmp	r3, #2
 800b078:	d109      	bne.n	800b08e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b07a:	4b11      	ldr	r3, [pc, #68]	; (800b0c0 <xTimerGenericCommand+0x98>)
 800b07c:	6818      	ldr	r0, [r3, #0]
 800b07e:	f107 0110 	add.w	r1, r7, #16
 800b082:	2300      	movs	r3, #0
 800b084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b086:	f7fe fc77 	bl	8009978 <xQueueGenericSend>
 800b08a:	6278      	str	r0, [r7, #36]	; 0x24
 800b08c:	e012      	b.n	800b0b4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b08e:	4b0c      	ldr	r3, [pc, #48]	; (800b0c0 <xTimerGenericCommand+0x98>)
 800b090:	6818      	ldr	r0, [r3, #0]
 800b092:	f107 0110 	add.w	r1, r7, #16
 800b096:	2300      	movs	r3, #0
 800b098:	2200      	movs	r2, #0
 800b09a:	f7fe fc6d 	bl	8009978 <xQueueGenericSend>
 800b09e:	6278      	str	r0, [r7, #36]	; 0x24
 800b0a0:	e008      	b.n	800b0b4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b0a2:	4b07      	ldr	r3, [pc, #28]	; (800b0c0 <xTimerGenericCommand+0x98>)
 800b0a4:	6818      	ldr	r0, [r3, #0]
 800b0a6:	f107 0110 	add.w	r1, r7, #16
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	683a      	ldr	r2, [r7, #0]
 800b0ae:	f7fe fd61 	bl	8009b74 <xQueueGenericSendFromISR>
 800b0b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3728      	adds	r7, #40	; 0x28
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	200017b8 	.word	0x200017b8

0800b0c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b088      	sub	sp, #32
 800b0c8:	af02      	add	r7, sp, #8
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0ce:	4b22      	ldr	r3, [pc, #136]	; (800b158 <prvProcessExpiredTimer+0x94>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	68db      	ldr	r3, [r3, #12]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	3304      	adds	r3, #4
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7fe fb1d 	bl	800971c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0e8:	f003 0304 	and.w	r3, r3, #4
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d022      	beq.n	800b136 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	699a      	ldr	r2, [r3, #24]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	18d1      	adds	r1, r2, r3
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	683a      	ldr	r2, [r7, #0]
 800b0fc:	6978      	ldr	r0, [r7, #20]
 800b0fe:	f000 f8d1 	bl	800b2a4 <prvInsertTimerInActiveList>
 800b102:	4603      	mov	r3, r0
 800b104:	2b00      	cmp	r3, #0
 800b106:	d01f      	beq.n	800b148 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b108:	2300      	movs	r3, #0
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	2300      	movs	r3, #0
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	2100      	movs	r1, #0
 800b112:	6978      	ldr	r0, [r7, #20]
 800b114:	f7ff ff88 	bl	800b028 <xTimerGenericCommand>
 800b118:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d113      	bne.n	800b148 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b120:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b124:	f383 8811 	msr	BASEPRI, r3
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	f3bf 8f4f 	dsb	sy
 800b130:	60fb      	str	r3, [r7, #12]
}
 800b132:	bf00      	nop
 800b134:	e7fe      	b.n	800b134 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b13c:	f023 0301 	bic.w	r3, r3, #1
 800b140:	b2da      	uxtb	r2, r3
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	6a1b      	ldr	r3, [r3, #32]
 800b14c:	6978      	ldr	r0, [r7, #20]
 800b14e:	4798      	blx	r3
}
 800b150:	bf00      	nop
 800b152:	3718      	adds	r7, #24
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	200017b0 	.word	0x200017b0

0800b15c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b084      	sub	sp, #16
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b164:	f107 0308 	add.w	r3, r7, #8
 800b168:	4618      	mov	r0, r3
 800b16a:	f000 f857 	bl	800b21c <prvGetNextExpireTime>
 800b16e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	4619      	mov	r1, r3
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f803 	bl	800b180 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b17a:	f000 f8d5 	bl	800b328 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b17e:	e7f1      	b.n	800b164 <prvTimerTask+0x8>

0800b180 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b18a:	f7ff fa39 	bl	800a600 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b18e:	f107 0308 	add.w	r3, r7, #8
 800b192:	4618      	mov	r0, r3
 800b194:	f000 f866 	bl	800b264 <prvSampleTimeNow>
 800b198:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d130      	bne.n	800b202 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d10a      	bne.n	800b1bc <prvProcessTimerOrBlockTask+0x3c>
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d806      	bhi.n	800b1bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b1ae:	f7ff fa35 	bl	800a61c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b1b2:	68f9      	ldr	r1, [r7, #12]
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f7ff ff85 	bl	800b0c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b1ba:	e024      	b.n	800b206 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d008      	beq.n	800b1d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b1c2:	4b13      	ldr	r3, [pc, #76]	; (800b210 <prvProcessTimerOrBlockTask+0x90>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d101      	bne.n	800b1d0 <prvProcessTimerOrBlockTask+0x50>
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e000      	b.n	800b1d2 <prvProcessTimerOrBlockTask+0x52>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b1d4:	4b0f      	ldr	r3, [pc, #60]	; (800b214 <prvProcessTimerOrBlockTask+0x94>)
 800b1d6:	6818      	ldr	r0, [r3, #0]
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	683a      	ldr	r2, [r7, #0]
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	f7fe ff7d 	bl	800a0e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b1e6:	f7ff fa19 	bl	800a61c <xTaskResumeAll>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d10a      	bne.n	800b206 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b1f0:	4b09      	ldr	r3, [pc, #36]	; (800b218 <prvProcessTimerOrBlockTask+0x98>)
 800b1f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1f6:	601a      	str	r2, [r3, #0]
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	f3bf 8f6f 	isb	sy
}
 800b200:	e001      	b.n	800b206 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b202:	f7ff fa0b 	bl	800a61c <xTaskResumeAll>
}
 800b206:	bf00      	nop
 800b208:	3710      	adds	r7, #16
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	200017b4 	.word	0x200017b4
 800b214:	200017b8 	.word	0x200017b8
 800b218:	e000ed04 	.word	0xe000ed04

0800b21c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b224:	4b0e      	ldr	r3, [pc, #56]	; (800b260 <prvGetNextExpireTime+0x44>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d101      	bne.n	800b232 <prvGetNextExpireTime+0x16>
 800b22e:	2201      	movs	r2, #1
 800b230:	e000      	b.n	800b234 <prvGetNextExpireTime+0x18>
 800b232:	2200      	movs	r2, #0
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d105      	bne.n	800b24c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b240:	4b07      	ldr	r3, [pc, #28]	; (800b260 <prvGetNextExpireTime+0x44>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68db      	ldr	r3, [r3, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	60fb      	str	r3, [r7, #12]
 800b24a:	e001      	b.n	800b250 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b24c:	2300      	movs	r3, #0
 800b24e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b250:	68fb      	ldr	r3, [r7, #12]
}
 800b252:	4618      	mov	r0, r3
 800b254:	3714      	adds	r7, #20
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	200017b0 	.word	0x200017b0

0800b264 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b26c:	f7ff fa74 	bl	800a758 <xTaskGetTickCount>
 800b270:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b272:	4b0b      	ldr	r3, [pc, #44]	; (800b2a0 <prvSampleTimeNow+0x3c>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	68fa      	ldr	r2, [r7, #12]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d205      	bcs.n	800b288 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b27c:	f000 f936 	bl	800b4ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2201      	movs	r2, #1
 800b284:	601a      	str	r2, [r3, #0]
 800b286:	e002      	b.n	800b28e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b28e:	4a04      	ldr	r2, [pc, #16]	; (800b2a0 <prvSampleTimeNow+0x3c>)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b294:	68fb      	ldr	r3, [r7, #12]
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	200017c0 	.word	0x200017c0

0800b2a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b086      	sub	sp, #24
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	60b9      	str	r1, [r7, #8]
 800b2ae:	607a      	str	r2, [r7, #4]
 800b2b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	429a      	cmp	r2, r3
 800b2c8:	d812      	bhi.n	800b2f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	1ad2      	subs	r2, r2, r3
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	699b      	ldr	r3, [r3, #24]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d302      	bcc.n	800b2de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	617b      	str	r3, [r7, #20]
 800b2dc:	e01b      	b.n	800b316 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b2de:	4b10      	ldr	r3, [pc, #64]	; (800b320 <prvInsertTimerInActiveList+0x7c>)
 800b2e0:	681a      	ldr	r2, [r3, #0]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	3304      	adds	r3, #4
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	f7fe f9de 	bl	80096aa <vListInsert>
 800b2ee:	e012      	b.n	800b316 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b2f0:	687a      	ldr	r2, [r7, #4]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d206      	bcs.n	800b306 <prvInsertTimerInActiveList+0x62>
 800b2f8:	68ba      	ldr	r2, [r7, #8]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d302      	bcc.n	800b306 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b300:	2301      	movs	r3, #1
 800b302:	617b      	str	r3, [r7, #20]
 800b304:	e007      	b.n	800b316 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b306:	4b07      	ldr	r3, [pc, #28]	; (800b324 <prvInsertTimerInActiveList+0x80>)
 800b308:	681a      	ldr	r2, [r3, #0]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	3304      	adds	r3, #4
 800b30e:	4619      	mov	r1, r3
 800b310:	4610      	mov	r0, r2
 800b312:	f7fe f9ca 	bl	80096aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b316:	697b      	ldr	r3, [r7, #20]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3718      	adds	r7, #24
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	200017b4 	.word	0x200017b4
 800b324:	200017b0 	.word	0x200017b0

0800b328 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b08e      	sub	sp, #56	; 0x38
 800b32c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b32e:	e0ca      	b.n	800b4c6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	da18      	bge.n	800b368 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b336:	1d3b      	adds	r3, r7, #4
 800b338:	3304      	adds	r3, #4
 800b33a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10a      	bne.n	800b358 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	61fb      	str	r3, [r7, #28]
}
 800b354:	bf00      	nop
 800b356:	e7fe      	b.n	800b356 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b35e:	6850      	ldr	r0, [r2, #4]
 800b360:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b362:	6892      	ldr	r2, [r2, #8]
 800b364:	4611      	mov	r1, r2
 800b366:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f2c0 80aa 	blt.w	800b4c4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b376:	695b      	ldr	r3, [r3, #20]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d004      	beq.n	800b386 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b37e:	3304      	adds	r3, #4
 800b380:	4618      	mov	r0, r3
 800b382:	f7fe f9cb 	bl	800971c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b386:	463b      	mov	r3, r7
 800b388:	4618      	mov	r0, r3
 800b38a:	f7ff ff6b 	bl	800b264 <prvSampleTimeNow>
 800b38e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2b09      	cmp	r3, #9
 800b394:	f200 8097 	bhi.w	800b4c6 <prvProcessReceivedCommands+0x19e>
 800b398:	a201      	add	r2, pc, #4	; (adr r2, 800b3a0 <prvProcessReceivedCommands+0x78>)
 800b39a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b39e:	bf00      	nop
 800b3a0:	0800b3c9 	.word	0x0800b3c9
 800b3a4:	0800b3c9 	.word	0x0800b3c9
 800b3a8:	0800b3c9 	.word	0x0800b3c9
 800b3ac:	0800b43d 	.word	0x0800b43d
 800b3b0:	0800b451 	.word	0x0800b451
 800b3b4:	0800b49b 	.word	0x0800b49b
 800b3b8:	0800b3c9 	.word	0x0800b3c9
 800b3bc:	0800b3c9 	.word	0x0800b3c9
 800b3c0:	0800b43d 	.word	0x0800b43d
 800b3c4:	0800b451 	.word	0x0800b451
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3ce:	f043 0301 	orr.w	r3, r3, #1
 800b3d2:	b2da      	uxtb	r2, r3
 800b3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b3da:	68ba      	ldr	r2, [r7, #8]
 800b3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3de:	699b      	ldr	r3, [r3, #24]
 800b3e0:	18d1      	adds	r1, r2, r3
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3e8:	f7ff ff5c 	bl	800b2a4 <prvInsertTimerInActiveList>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d069      	beq.n	800b4c6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f4:	6a1b      	ldr	r3, [r3, #32]
 800b3f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b00      	cmp	r3, #0
 800b406:	d05e      	beq.n	800b4c6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b40c:	699b      	ldr	r3, [r3, #24]
 800b40e:	441a      	add	r2, r3
 800b410:	2300      	movs	r3, #0
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	2300      	movs	r3, #0
 800b416:	2100      	movs	r1, #0
 800b418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b41a:	f7ff fe05 	bl	800b028 <xTimerGenericCommand>
 800b41e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b420:	6a3b      	ldr	r3, [r7, #32]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d14f      	bne.n	800b4c6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42a:	f383 8811 	msr	BASEPRI, r3
 800b42e:	f3bf 8f6f 	isb	sy
 800b432:	f3bf 8f4f 	dsb	sy
 800b436:	61bb      	str	r3, [r7, #24]
}
 800b438:	bf00      	nop
 800b43a:	e7fe      	b.n	800b43a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b43e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b442:	f023 0301 	bic.w	r3, r3, #1
 800b446:	b2da      	uxtb	r2, r3
 800b448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b44a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b44e:	e03a      	b.n	800b4c6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b452:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b456:	f043 0301 	orr.w	r3, r3, #1
 800b45a:	b2da      	uxtb	r2, r3
 800b45c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b466:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b46a:	699b      	ldr	r3, [r3, #24]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10a      	bne.n	800b486 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b474:	f383 8811 	msr	BASEPRI, r3
 800b478:	f3bf 8f6f 	isb	sy
 800b47c:	f3bf 8f4f 	dsb	sy
 800b480:	617b      	str	r3, [r7, #20]
}
 800b482:	bf00      	nop
 800b484:	e7fe      	b.n	800b484 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b488:	699a      	ldr	r2, [r3, #24]
 800b48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48c:	18d1      	adds	r1, r2, r3
 800b48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b492:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b494:	f7ff ff06 	bl	800b2a4 <prvInsertTimerInActiveList>
					break;
 800b498:	e015      	b.n	800b4c6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b49c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4a0:	f003 0302 	and.w	r3, r3, #2
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d103      	bne.n	800b4b0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b4a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4aa:	f000 fbe1 	bl	800bc70 <vPortFree>
 800b4ae:	e00a      	b.n	800b4c6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4b6:	f023 0301 	bic.w	r3, r3, #1
 800b4ba:	b2da      	uxtb	r2, r3
 800b4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b4c2:	e000      	b.n	800b4c6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b4c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b4c6:	4b08      	ldr	r3, [pc, #32]	; (800b4e8 <prvProcessReceivedCommands+0x1c0>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	1d39      	adds	r1, r7, #4
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7fe fbec 	bl	8009cac <xQueueReceive>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	f47f af2a 	bne.w	800b330 <prvProcessReceivedCommands+0x8>
	}
}
 800b4dc:	bf00      	nop
 800b4de:	bf00      	nop
 800b4e0:	3730      	adds	r7, #48	; 0x30
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	200017b8 	.word	0x200017b8

0800b4ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b088      	sub	sp, #32
 800b4f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b4f2:	e048      	b.n	800b586 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4f4:	4b2d      	ldr	r3, [pc, #180]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4fe:	4b2b      	ldr	r3, [pc, #172]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	68db      	ldr	r3, [r3, #12]
 800b504:	68db      	ldr	r3, [r3, #12]
 800b506:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	3304      	adds	r3, #4
 800b50c:	4618      	mov	r0, r3
 800b50e:	f7fe f905 	bl	800971c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	6a1b      	ldr	r3, [r3, #32]
 800b516:	68f8      	ldr	r0, [r7, #12]
 800b518:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b520:	f003 0304 	and.w	r3, r3, #4
 800b524:	2b00      	cmp	r3, #0
 800b526:	d02e      	beq.n	800b586 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	699b      	ldr	r3, [r3, #24]
 800b52c:	693a      	ldr	r2, [r7, #16]
 800b52e:	4413      	add	r3, r2
 800b530:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b532:	68ba      	ldr	r2, [r7, #8]
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	429a      	cmp	r2, r3
 800b538:	d90e      	bls.n	800b558 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	68ba      	ldr	r2, [r7, #8]
 800b53e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b546:	4b19      	ldr	r3, [pc, #100]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b548:	681a      	ldr	r2, [r3, #0]
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	3304      	adds	r3, #4
 800b54e:	4619      	mov	r1, r3
 800b550:	4610      	mov	r0, r2
 800b552:	f7fe f8aa 	bl	80096aa <vListInsert>
 800b556:	e016      	b.n	800b586 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b558:	2300      	movs	r3, #0
 800b55a:	9300      	str	r3, [sp, #0]
 800b55c:	2300      	movs	r3, #0
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	2100      	movs	r1, #0
 800b562:	68f8      	ldr	r0, [r7, #12]
 800b564:	f7ff fd60 	bl	800b028 <xTimerGenericCommand>
 800b568:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d10a      	bne.n	800b586 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b574:	f383 8811 	msr	BASEPRI, r3
 800b578:	f3bf 8f6f 	isb	sy
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	603b      	str	r3, [r7, #0]
}
 800b582:	bf00      	nop
 800b584:	e7fe      	b.n	800b584 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b586:	4b09      	ldr	r3, [pc, #36]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d1b1      	bne.n	800b4f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b590:	4b06      	ldr	r3, [pc, #24]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b596:	4b06      	ldr	r3, [pc, #24]	; (800b5b0 <prvSwitchTimerLists+0xc4>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4a04      	ldr	r2, [pc, #16]	; (800b5ac <prvSwitchTimerLists+0xc0>)
 800b59c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b59e:	4a04      	ldr	r2, [pc, #16]	; (800b5b0 <prvSwitchTimerLists+0xc4>)
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	6013      	str	r3, [r2, #0]
}
 800b5a4:	bf00      	nop
 800b5a6:	3718      	adds	r7, #24
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	200017b0 	.word	0x200017b0
 800b5b0:	200017b4 	.word	0x200017b4

0800b5b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b5ba:	f000 f96b 	bl	800b894 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b5be:	4b15      	ldr	r3, [pc, #84]	; (800b614 <prvCheckForValidListAndQueue+0x60>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d120      	bne.n	800b608 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b5c6:	4814      	ldr	r0, [pc, #80]	; (800b618 <prvCheckForValidListAndQueue+0x64>)
 800b5c8:	f7fe f81e 	bl	8009608 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b5cc:	4813      	ldr	r0, [pc, #76]	; (800b61c <prvCheckForValidListAndQueue+0x68>)
 800b5ce:	f7fe f81b 	bl	8009608 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b5d2:	4b13      	ldr	r3, [pc, #76]	; (800b620 <prvCheckForValidListAndQueue+0x6c>)
 800b5d4:	4a10      	ldr	r2, [pc, #64]	; (800b618 <prvCheckForValidListAndQueue+0x64>)
 800b5d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b5d8:	4b12      	ldr	r3, [pc, #72]	; (800b624 <prvCheckForValidListAndQueue+0x70>)
 800b5da:	4a10      	ldr	r2, [pc, #64]	; (800b61c <prvCheckForValidListAndQueue+0x68>)
 800b5dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b5de:	2300      	movs	r3, #0
 800b5e0:	9300      	str	r3, [sp, #0]
 800b5e2:	4b11      	ldr	r3, [pc, #68]	; (800b628 <prvCheckForValidListAndQueue+0x74>)
 800b5e4:	4a11      	ldr	r2, [pc, #68]	; (800b62c <prvCheckForValidListAndQueue+0x78>)
 800b5e6:	2110      	movs	r1, #16
 800b5e8:	200a      	movs	r0, #10
 800b5ea:	f7fe f929 	bl	8009840 <xQueueGenericCreateStatic>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	4a08      	ldr	r2, [pc, #32]	; (800b614 <prvCheckForValidListAndQueue+0x60>)
 800b5f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b5f4:	4b07      	ldr	r3, [pc, #28]	; (800b614 <prvCheckForValidListAndQueue+0x60>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d005      	beq.n	800b608 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b5fc:	4b05      	ldr	r3, [pc, #20]	; (800b614 <prvCheckForValidListAndQueue+0x60>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	490b      	ldr	r1, [pc, #44]	; (800b630 <prvCheckForValidListAndQueue+0x7c>)
 800b602:	4618      	mov	r0, r3
 800b604:	f7fe fd42 	bl	800a08c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b608:	f000 f974 	bl	800b8f4 <vPortExitCritical>
}
 800b60c:	bf00      	nop
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	200017b8 	.word	0x200017b8
 800b618:	20001788 	.word	0x20001788
 800b61c:	2000179c 	.word	0x2000179c
 800b620:	200017b0 	.word	0x200017b0
 800b624:	200017b4 	.word	0x200017b4
 800b628:	20001864 	.word	0x20001864
 800b62c:	200017c4 	.word	0x200017c4
 800b630:	0800c130 	.word	0x0800c130

0800b634 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	3b04      	subs	r3, #4
 800b644:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b64c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	3b04      	subs	r3, #4
 800b652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	f023 0201 	bic.w	r2, r3, #1
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	3b04      	subs	r3, #4
 800b662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b664:	4a0c      	ldr	r2, [pc, #48]	; (800b698 <pxPortInitialiseStack+0x64>)
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	3b14      	subs	r3, #20
 800b66e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	3b04      	subs	r3, #4
 800b67a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f06f 0202 	mvn.w	r2, #2
 800b682:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	3b20      	subs	r3, #32
 800b688:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b68a:	68fb      	ldr	r3, [r7, #12]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr
 800b698:	0800b69d 	.word	0x0800b69d

0800b69c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b69c:	b480      	push	{r7}
 800b69e:	b085      	sub	sp, #20
 800b6a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b6a6:	4b12      	ldr	r3, [pc, #72]	; (800b6f0 <prvTaskExitError+0x54>)
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ae:	d00a      	beq.n	800b6c6 <prvTaskExitError+0x2a>
	__asm volatile
 800b6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b4:	f383 8811 	msr	BASEPRI, r3
 800b6b8:	f3bf 8f6f 	isb	sy
 800b6bc:	f3bf 8f4f 	dsb	sy
 800b6c0:	60fb      	str	r3, [r7, #12]
}
 800b6c2:	bf00      	nop
 800b6c4:	e7fe      	b.n	800b6c4 <prvTaskExitError+0x28>
	__asm volatile
 800b6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ca:	f383 8811 	msr	BASEPRI, r3
 800b6ce:	f3bf 8f6f 	isb	sy
 800b6d2:	f3bf 8f4f 	dsb	sy
 800b6d6:	60bb      	str	r3, [r7, #8]
}
 800b6d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b6da:	bf00      	nop
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d0fc      	beq.n	800b6dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b6e2:	bf00      	nop
 800b6e4:	bf00      	nop
 800b6e6:	3714      	adds	r7, #20
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr
 800b6f0:	2000014c 	.word	0x2000014c
	...

0800b700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b700:	4b07      	ldr	r3, [pc, #28]	; (800b720 <pxCurrentTCBConst2>)
 800b702:	6819      	ldr	r1, [r3, #0]
 800b704:	6808      	ldr	r0, [r1, #0]
 800b706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70a:	f380 8809 	msr	PSP, r0
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	f04f 0000 	mov.w	r0, #0
 800b716:	f380 8811 	msr	BASEPRI, r0
 800b71a:	4770      	bx	lr
 800b71c:	f3af 8000 	nop.w

0800b720 <pxCurrentTCBConst2>:
 800b720:	20001288 	.word	0x20001288
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b724:	bf00      	nop
 800b726:	bf00      	nop

0800b728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b728:	4808      	ldr	r0, [pc, #32]	; (800b74c <prvPortStartFirstTask+0x24>)
 800b72a:	6800      	ldr	r0, [r0, #0]
 800b72c:	6800      	ldr	r0, [r0, #0]
 800b72e:	f380 8808 	msr	MSP, r0
 800b732:	f04f 0000 	mov.w	r0, #0
 800b736:	f380 8814 	msr	CONTROL, r0
 800b73a:	b662      	cpsie	i
 800b73c:	b661      	cpsie	f
 800b73e:	f3bf 8f4f 	dsb	sy
 800b742:	f3bf 8f6f 	isb	sy
 800b746:	df00      	svc	0
 800b748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b74a:	bf00      	nop
 800b74c:	e000ed08 	.word	0xe000ed08

0800b750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b086      	sub	sp, #24
 800b754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b756:	4b46      	ldr	r3, [pc, #280]	; (800b870 <xPortStartScheduler+0x120>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a46      	ldr	r2, [pc, #280]	; (800b874 <xPortStartScheduler+0x124>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d10a      	bne.n	800b776 <xPortStartScheduler+0x26>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	613b      	str	r3, [r7, #16]
}
 800b772:	bf00      	nop
 800b774:	e7fe      	b.n	800b774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b776:	4b3e      	ldr	r3, [pc, #248]	; (800b870 <xPortStartScheduler+0x120>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a3f      	ldr	r2, [pc, #252]	; (800b878 <xPortStartScheduler+0x128>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d10a      	bne.n	800b796 <xPortStartScheduler+0x46>
	__asm volatile
 800b780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b784:	f383 8811 	msr	BASEPRI, r3
 800b788:	f3bf 8f6f 	isb	sy
 800b78c:	f3bf 8f4f 	dsb	sy
 800b790:	60fb      	str	r3, [r7, #12]
}
 800b792:	bf00      	nop
 800b794:	e7fe      	b.n	800b794 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b796:	4b39      	ldr	r3, [pc, #228]	; (800b87c <xPortStartScheduler+0x12c>)
 800b798:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	b2db      	uxtb	r3, r3
 800b7a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	22ff      	movs	r2, #255	; 0xff
 800b7a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b7b0:	78fb      	ldrb	r3, [r7, #3]
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b7b8:	b2da      	uxtb	r2, r3
 800b7ba:	4b31      	ldr	r3, [pc, #196]	; (800b880 <xPortStartScheduler+0x130>)
 800b7bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b7be:	4b31      	ldr	r3, [pc, #196]	; (800b884 <xPortStartScheduler+0x134>)
 800b7c0:	2207      	movs	r2, #7
 800b7c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7c4:	e009      	b.n	800b7da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b7c6:	4b2f      	ldr	r3, [pc, #188]	; (800b884 <xPortStartScheduler+0x134>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	4a2d      	ldr	r2, [pc, #180]	; (800b884 <xPortStartScheduler+0x134>)
 800b7ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b7d0:	78fb      	ldrb	r3, [r7, #3]
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	005b      	lsls	r3, r3, #1
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7da:	78fb      	ldrb	r3, [r7, #3]
 800b7dc:	b2db      	uxtb	r3, r3
 800b7de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7e2:	2b80      	cmp	r3, #128	; 0x80
 800b7e4:	d0ef      	beq.n	800b7c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b7e6:	4b27      	ldr	r3, [pc, #156]	; (800b884 <xPortStartScheduler+0x134>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f1c3 0307 	rsb	r3, r3, #7
 800b7ee:	2b04      	cmp	r3, #4
 800b7f0:	d00a      	beq.n	800b808 <xPortStartScheduler+0xb8>
	__asm volatile
 800b7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f6:	f383 8811 	msr	BASEPRI, r3
 800b7fa:	f3bf 8f6f 	isb	sy
 800b7fe:	f3bf 8f4f 	dsb	sy
 800b802:	60bb      	str	r3, [r7, #8]
}
 800b804:	bf00      	nop
 800b806:	e7fe      	b.n	800b806 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b808:	4b1e      	ldr	r3, [pc, #120]	; (800b884 <xPortStartScheduler+0x134>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	021b      	lsls	r3, r3, #8
 800b80e:	4a1d      	ldr	r2, [pc, #116]	; (800b884 <xPortStartScheduler+0x134>)
 800b810:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <xPortStartScheduler+0x134>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b81a:	4a1a      	ldr	r2, [pc, #104]	; (800b884 <xPortStartScheduler+0x134>)
 800b81c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	b2da      	uxtb	r2, r3
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b826:	4b18      	ldr	r3, [pc, #96]	; (800b888 <xPortStartScheduler+0x138>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	4a17      	ldr	r2, [pc, #92]	; (800b888 <xPortStartScheduler+0x138>)
 800b82c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b830:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b832:	4b15      	ldr	r3, [pc, #84]	; (800b888 <xPortStartScheduler+0x138>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a14      	ldr	r2, [pc, #80]	; (800b888 <xPortStartScheduler+0x138>)
 800b838:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b83c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b83e:	f000 f8dd 	bl	800b9fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b842:	4b12      	ldr	r3, [pc, #72]	; (800b88c <xPortStartScheduler+0x13c>)
 800b844:	2200      	movs	r2, #0
 800b846:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b848:	f000 f8fc 	bl	800ba44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b84c:	4b10      	ldr	r3, [pc, #64]	; (800b890 <xPortStartScheduler+0x140>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a0f      	ldr	r2, [pc, #60]	; (800b890 <xPortStartScheduler+0x140>)
 800b852:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b856:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b858:	f7ff ff66 	bl	800b728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b85c:	f7ff f846 	bl	800a8ec <vTaskSwitchContext>
	prvTaskExitError();
 800b860:	f7ff ff1c 	bl	800b69c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3718      	adds	r7, #24
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	e000ed00 	.word	0xe000ed00
 800b874:	410fc271 	.word	0x410fc271
 800b878:	410fc270 	.word	0x410fc270
 800b87c:	e000e400 	.word	0xe000e400
 800b880:	200018b4 	.word	0x200018b4
 800b884:	200018b8 	.word	0x200018b8
 800b888:	e000ed20 	.word	0xe000ed20
 800b88c:	2000014c 	.word	0x2000014c
 800b890:	e000ef34 	.word	0xe000ef34

0800b894 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b894:	b480      	push	{r7}
 800b896:	b083      	sub	sp, #12
 800b898:	af00      	add	r7, sp, #0
	__asm volatile
 800b89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b89e:	f383 8811 	msr	BASEPRI, r3
 800b8a2:	f3bf 8f6f 	isb	sy
 800b8a6:	f3bf 8f4f 	dsb	sy
 800b8aa:	607b      	str	r3, [r7, #4]
}
 800b8ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b8ae:	4b0f      	ldr	r3, [pc, #60]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	4a0d      	ldr	r2, [pc, #52]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b8b8:	4b0c      	ldr	r3, [pc, #48]	; (800b8ec <vPortEnterCritical+0x58>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d10f      	bne.n	800b8e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b8c0:	4b0b      	ldr	r3, [pc, #44]	; (800b8f0 <vPortEnterCritical+0x5c>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	b2db      	uxtb	r3, r3
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00a      	beq.n	800b8e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ce:	f383 8811 	msr	BASEPRI, r3
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	f3bf 8f4f 	dsb	sy
 800b8da:	603b      	str	r3, [r7, #0]
}
 800b8dc:	bf00      	nop
 800b8de:	e7fe      	b.n	800b8de <vPortEnterCritical+0x4a>
	}
}
 800b8e0:	bf00      	nop
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr
 800b8ec:	2000014c 	.word	0x2000014c
 800b8f0:	e000ed04 	.word	0xe000ed04

0800b8f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b8fa:	4b12      	ldr	r3, [pc, #72]	; (800b944 <vPortExitCritical+0x50>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d10a      	bne.n	800b918 <vPortExitCritical+0x24>
	__asm volatile
 800b902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b906:	f383 8811 	msr	BASEPRI, r3
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	f3bf 8f4f 	dsb	sy
 800b912:	607b      	str	r3, [r7, #4]
}
 800b914:	bf00      	nop
 800b916:	e7fe      	b.n	800b916 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b918:	4b0a      	ldr	r3, [pc, #40]	; (800b944 <vPortExitCritical+0x50>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	3b01      	subs	r3, #1
 800b91e:	4a09      	ldr	r2, [pc, #36]	; (800b944 <vPortExitCritical+0x50>)
 800b920:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b922:	4b08      	ldr	r3, [pc, #32]	; (800b944 <vPortExitCritical+0x50>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d105      	bne.n	800b936 <vPortExitCritical+0x42>
 800b92a:	2300      	movs	r3, #0
 800b92c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	f383 8811 	msr	BASEPRI, r3
}
 800b934:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b936:	bf00      	nop
 800b938:	370c      	adds	r7, #12
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	2000014c 	.word	0x2000014c
	...

0800b950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b950:	f3ef 8009 	mrs	r0, PSP
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	4b15      	ldr	r3, [pc, #84]	; (800b9b0 <pxCurrentTCBConst>)
 800b95a:	681a      	ldr	r2, [r3, #0]
 800b95c:	f01e 0f10 	tst.w	lr, #16
 800b960:	bf08      	it	eq
 800b962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b96a:	6010      	str	r0, [r2, #0]
 800b96c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b970:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b974:	f380 8811 	msr	BASEPRI, r0
 800b978:	f3bf 8f4f 	dsb	sy
 800b97c:	f3bf 8f6f 	isb	sy
 800b980:	f7fe ffb4 	bl	800a8ec <vTaskSwitchContext>
 800b984:	f04f 0000 	mov.w	r0, #0
 800b988:	f380 8811 	msr	BASEPRI, r0
 800b98c:	bc09      	pop	{r0, r3}
 800b98e:	6819      	ldr	r1, [r3, #0]
 800b990:	6808      	ldr	r0, [r1, #0]
 800b992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b996:	f01e 0f10 	tst.w	lr, #16
 800b99a:	bf08      	it	eq
 800b99c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b9a0:	f380 8809 	msr	PSP, r0
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	4770      	bx	lr
 800b9aa:	bf00      	nop
 800b9ac:	f3af 8000 	nop.w

0800b9b0 <pxCurrentTCBConst>:
 800b9b0:	20001288 	.word	0x20001288
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b9b4:	bf00      	nop
 800b9b6:	bf00      	nop

0800b9b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c2:	f383 8811 	msr	BASEPRI, r3
 800b9c6:	f3bf 8f6f 	isb	sy
 800b9ca:	f3bf 8f4f 	dsb	sy
 800b9ce:	607b      	str	r3, [r7, #4]
}
 800b9d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b9d2:	f7fe fed1 	bl	800a778 <xTaskIncrementTick>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d003      	beq.n	800b9e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b9dc:	4b06      	ldr	r3, [pc, #24]	; (800b9f8 <xPortSysTickHandler+0x40>)
 800b9de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9e2:	601a      	str	r2, [r3, #0]
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	f383 8811 	msr	BASEPRI, r3
}
 800b9ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b9f0:	bf00      	nop
 800b9f2:	3708      	adds	r7, #8
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	e000ed04 	.word	0xe000ed04

0800b9fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ba00:	4b0b      	ldr	r3, [pc, #44]	; (800ba30 <vPortSetupTimerInterrupt+0x34>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ba06:	4b0b      	ldr	r3, [pc, #44]	; (800ba34 <vPortSetupTimerInterrupt+0x38>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ba0c:	4b0a      	ldr	r3, [pc, #40]	; (800ba38 <vPortSetupTimerInterrupt+0x3c>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a0a      	ldr	r2, [pc, #40]	; (800ba3c <vPortSetupTimerInterrupt+0x40>)
 800ba12:	fba2 2303 	umull	r2, r3, r2, r3
 800ba16:	099b      	lsrs	r3, r3, #6
 800ba18:	4a09      	ldr	r2, [pc, #36]	; (800ba40 <vPortSetupTimerInterrupt+0x44>)
 800ba1a:	3b01      	subs	r3, #1
 800ba1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ba1e:	4b04      	ldr	r3, [pc, #16]	; (800ba30 <vPortSetupTimerInterrupt+0x34>)
 800ba20:	2207      	movs	r2, #7
 800ba22:	601a      	str	r2, [r3, #0]
}
 800ba24:	bf00      	nop
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr
 800ba2e:	bf00      	nop
 800ba30:	e000e010 	.word	0xe000e010
 800ba34:	e000e018 	.word	0xe000e018
 800ba38:	20000140 	.word	0x20000140
 800ba3c:	10624dd3 	.word	0x10624dd3
 800ba40:	e000e014 	.word	0xe000e014

0800ba44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ba44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ba54 <vPortEnableVFP+0x10>
 800ba48:	6801      	ldr	r1, [r0, #0]
 800ba4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba4e:	6001      	str	r1, [r0, #0]
 800ba50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ba52:	bf00      	nop
 800ba54:	e000ed88 	.word	0xe000ed88

0800ba58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ba58:	b480      	push	{r7}
 800ba5a:	b085      	sub	sp, #20
 800ba5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ba5e:	f3ef 8305 	mrs	r3, IPSR
 800ba62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b0f      	cmp	r3, #15
 800ba68:	d914      	bls.n	800ba94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ba6a:	4a17      	ldr	r2, [pc, #92]	; (800bac8 <vPortValidateInterruptPriority+0x70>)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	4413      	add	r3, r2
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ba74:	4b15      	ldr	r3, [pc, #84]	; (800bacc <vPortValidateInterruptPriority+0x74>)
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	7afa      	ldrb	r2, [r7, #11]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d20a      	bcs.n	800ba94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ba7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba82:	f383 8811 	msr	BASEPRI, r3
 800ba86:	f3bf 8f6f 	isb	sy
 800ba8a:	f3bf 8f4f 	dsb	sy
 800ba8e:	607b      	str	r3, [r7, #4]
}
 800ba90:	bf00      	nop
 800ba92:	e7fe      	b.n	800ba92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ba94:	4b0e      	ldr	r3, [pc, #56]	; (800bad0 <vPortValidateInterruptPriority+0x78>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ba9c:	4b0d      	ldr	r3, [pc, #52]	; (800bad4 <vPortValidateInterruptPriority+0x7c>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d90a      	bls.n	800baba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	603b      	str	r3, [r7, #0]
}
 800bab6:	bf00      	nop
 800bab8:	e7fe      	b.n	800bab8 <vPortValidateInterruptPriority+0x60>
	}
 800baba:	bf00      	nop
 800babc:	3714      	adds	r7, #20
 800babe:	46bd      	mov	sp, r7
 800bac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac4:	4770      	bx	lr
 800bac6:	bf00      	nop
 800bac8:	e000e3f0 	.word	0xe000e3f0
 800bacc:	200018b4 	.word	0x200018b4
 800bad0:	e000ed0c 	.word	0xe000ed0c
 800bad4:	200018b8 	.word	0x200018b8

0800bad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b08a      	sub	sp, #40	; 0x28
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bae0:	2300      	movs	r3, #0
 800bae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bae4:	f7fe fd8c 	bl	800a600 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bae8:	4b5b      	ldr	r3, [pc, #364]	; (800bc58 <pvPortMalloc+0x180>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d101      	bne.n	800baf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800baf0:	f000 f920 	bl	800bd34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800baf4:	4b59      	ldr	r3, [pc, #356]	; (800bc5c <pvPortMalloc+0x184>)
 800baf6:	681a      	ldr	r2, [r3, #0]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	4013      	ands	r3, r2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f040 8093 	bne.w	800bc28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d01d      	beq.n	800bb44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bb08:	2208      	movs	r2, #8
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f003 0307 	and.w	r3, r3, #7
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d014      	beq.n	800bb44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f023 0307 	bic.w	r3, r3, #7
 800bb20:	3308      	adds	r3, #8
 800bb22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f003 0307 	and.w	r3, r3, #7
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00a      	beq.n	800bb44 <pvPortMalloc+0x6c>
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	617b      	str	r3, [r7, #20]
}
 800bb40:	bf00      	nop
 800bb42:	e7fe      	b.n	800bb42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d06e      	beq.n	800bc28 <pvPortMalloc+0x150>
 800bb4a:	4b45      	ldr	r3, [pc, #276]	; (800bc60 <pvPortMalloc+0x188>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d869      	bhi.n	800bc28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bb54:	4b43      	ldr	r3, [pc, #268]	; (800bc64 <pvPortMalloc+0x18c>)
 800bb56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bb58:	4b42      	ldr	r3, [pc, #264]	; (800bc64 <pvPortMalloc+0x18c>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb5e:	e004      	b.n	800bb6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bb64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb6c:	685b      	ldr	r3, [r3, #4]
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d903      	bls.n	800bb7c <pvPortMalloc+0xa4>
 800bb74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d1f1      	bne.n	800bb60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bb7c:	4b36      	ldr	r3, [pc, #216]	; (800bc58 <pvPortMalloc+0x180>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d050      	beq.n	800bc28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bb86:	6a3b      	ldr	r3, [r7, #32]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	2208      	movs	r2, #8
 800bb8c:	4413      	add	r3, r2
 800bb8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	6a3b      	ldr	r3, [r7, #32]
 800bb96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bb98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9a:	685a      	ldr	r2, [r3, #4]
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	1ad2      	subs	r2, r2, r3
 800bba0:	2308      	movs	r3, #8
 800bba2:	005b      	lsls	r3, r3, #1
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d91f      	bls.n	800bbe8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	4413      	add	r3, r2
 800bbae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bbb0:	69bb      	ldr	r3, [r7, #24]
 800bbb2:	f003 0307 	and.w	r3, r3, #7
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00a      	beq.n	800bbd0 <pvPortMalloc+0xf8>
	__asm volatile
 800bbba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbbe:	f383 8811 	msr	BASEPRI, r3
 800bbc2:	f3bf 8f6f 	isb	sy
 800bbc6:	f3bf 8f4f 	dsb	sy
 800bbca:	613b      	str	r3, [r7, #16]
}
 800bbcc:	bf00      	nop
 800bbce:	e7fe      	b.n	800bbce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	1ad2      	subs	r2, r2, r3
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bbdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bbe2:	69b8      	ldr	r0, [r7, #24]
 800bbe4:	f000 f908 	bl	800bdf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bbe8:	4b1d      	ldr	r3, [pc, #116]	; (800bc60 <pvPortMalloc+0x188>)
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	1ad3      	subs	r3, r2, r3
 800bbf2:	4a1b      	ldr	r2, [pc, #108]	; (800bc60 <pvPortMalloc+0x188>)
 800bbf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bbf6:	4b1a      	ldr	r3, [pc, #104]	; (800bc60 <pvPortMalloc+0x188>)
 800bbf8:	681a      	ldr	r2, [r3, #0]
 800bbfa:	4b1b      	ldr	r3, [pc, #108]	; (800bc68 <pvPortMalloc+0x190>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d203      	bcs.n	800bc0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bc02:	4b17      	ldr	r3, [pc, #92]	; (800bc60 <pvPortMalloc+0x188>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	4a18      	ldr	r2, [pc, #96]	; (800bc68 <pvPortMalloc+0x190>)
 800bc08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0c:	685a      	ldr	r2, [r3, #4]
 800bc0e:	4b13      	ldr	r3, [pc, #76]	; (800bc5c <pvPortMalloc+0x184>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	431a      	orrs	r2, r3
 800bc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bc1e:	4b13      	ldr	r3, [pc, #76]	; (800bc6c <pvPortMalloc+0x194>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	3301      	adds	r3, #1
 800bc24:	4a11      	ldr	r2, [pc, #68]	; (800bc6c <pvPortMalloc+0x194>)
 800bc26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bc28:	f7fe fcf8 	bl	800a61c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	f003 0307 	and.w	r3, r3, #7
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d00a      	beq.n	800bc4c <pvPortMalloc+0x174>
	__asm volatile
 800bc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3a:	f383 8811 	msr	BASEPRI, r3
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	60fb      	str	r3, [r7, #12]
}
 800bc48:	bf00      	nop
 800bc4a:	e7fe      	b.n	800bc4a <pvPortMalloc+0x172>
	return pvReturn;
 800bc4c:	69fb      	ldr	r3, [r7, #28]
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3728      	adds	r7, #40	; 0x28
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	200054c4 	.word	0x200054c4
 800bc5c:	200054d8 	.word	0x200054d8
 800bc60:	200054c8 	.word	0x200054c8
 800bc64:	200054bc 	.word	0x200054bc
 800bc68:	200054cc 	.word	0x200054cc
 800bc6c:	200054d0 	.word	0x200054d0

0800bc70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b086      	sub	sp, #24
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d04d      	beq.n	800bd1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bc82:	2308      	movs	r3, #8
 800bc84:	425b      	negs	r3, r3
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4413      	add	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	685a      	ldr	r2, [r3, #4]
 800bc94:	4b24      	ldr	r3, [pc, #144]	; (800bd28 <vPortFree+0xb8>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4013      	ands	r3, r2
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d10a      	bne.n	800bcb4 <vPortFree+0x44>
	__asm volatile
 800bc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca2:	f383 8811 	msr	BASEPRI, r3
 800bca6:	f3bf 8f6f 	isb	sy
 800bcaa:	f3bf 8f4f 	dsb	sy
 800bcae:	60fb      	str	r3, [r7, #12]
}
 800bcb0:	bf00      	nop
 800bcb2:	e7fe      	b.n	800bcb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d00a      	beq.n	800bcd2 <vPortFree+0x62>
	__asm volatile
 800bcbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc0:	f383 8811 	msr	BASEPRI, r3
 800bcc4:	f3bf 8f6f 	isb	sy
 800bcc8:	f3bf 8f4f 	dsb	sy
 800bccc:	60bb      	str	r3, [r7, #8]
}
 800bcce:	bf00      	nop
 800bcd0:	e7fe      	b.n	800bcd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	685a      	ldr	r2, [r3, #4]
 800bcd6:	4b14      	ldr	r3, [pc, #80]	; (800bd28 <vPortFree+0xb8>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4013      	ands	r3, r2
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d01e      	beq.n	800bd1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d11a      	bne.n	800bd1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	685a      	ldr	r2, [r3, #4]
 800bcec:	4b0e      	ldr	r3, [pc, #56]	; (800bd28 <vPortFree+0xb8>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	43db      	mvns	r3, r3
 800bcf2:	401a      	ands	r2, r3
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bcf8:	f7fe fc82 	bl	800a600 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	4b0a      	ldr	r3, [pc, #40]	; (800bd2c <vPortFree+0xbc>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4413      	add	r3, r2
 800bd06:	4a09      	ldr	r2, [pc, #36]	; (800bd2c <vPortFree+0xbc>)
 800bd08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bd0a:	6938      	ldr	r0, [r7, #16]
 800bd0c:	f000 f874 	bl	800bdf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bd10:	4b07      	ldr	r3, [pc, #28]	; (800bd30 <vPortFree+0xc0>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	3301      	adds	r3, #1
 800bd16:	4a06      	ldr	r2, [pc, #24]	; (800bd30 <vPortFree+0xc0>)
 800bd18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bd1a:	f7fe fc7f 	bl	800a61c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bd1e:	bf00      	nop
 800bd20:	3718      	adds	r7, #24
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	200054d8 	.word	0x200054d8
 800bd2c:	200054c8 	.word	0x200054c8
 800bd30:	200054d4 	.word	0x200054d4

0800bd34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bd34:	b480      	push	{r7}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bd3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bd3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bd40:	4b27      	ldr	r3, [pc, #156]	; (800bde0 <prvHeapInit+0xac>)
 800bd42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d00c      	beq.n	800bd68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	3307      	adds	r3, #7
 800bd52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f023 0307 	bic.w	r3, r3, #7
 800bd5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bd5c:	68ba      	ldr	r2, [r7, #8]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	4a1f      	ldr	r2, [pc, #124]	; (800bde0 <prvHeapInit+0xac>)
 800bd64:	4413      	add	r3, r2
 800bd66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bd6c:	4a1d      	ldr	r2, [pc, #116]	; (800bde4 <prvHeapInit+0xb0>)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bd72:	4b1c      	ldr	r3, [pc, #112]	; (800bde4 <prvHeapInit+0xb0>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	4413      	add	r3, r2
 800bd7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bd80:	2208      	movs	r2, #8
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	1a9b      	subs	r3, r3, r2
 800bd86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f023 0307 	bic.w	r3, r3, #7
 800bd8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	4a15      	ldr	r2, [pc, #84]	; (800bde8 <prvHeapInit+0xb4>)
 800bd94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bd96:	4b14      	ldr	r3, [pc, #80]	; (800bde8 <prvHeapInit+0xb4>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bd9e:	4b12      	ldr	r3, [pc, #72]	; (800bde8 <prvHeapInit+0xb4>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	2200      	movs	r2, #0
 800bda4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	68fa      	ldr	r2, [r7, #12]
 800bdae:	1ad2      	subs	r2, r2, r3
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bdb4:	4b0c      	ldr	r3, [pc, #48]	; (800bde8 <prvHeapInit+0xb4>)
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	4a0a      	ldr	r2, [pc, #40]	; (800bdec <prvHeapInit+0xb8>)
 800bdc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	4a09      	ldr	r2, [pc, #36]	; (800bdf0 <prvHeapInit+0xbc>)
 800bdca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bdcc:	4b09      	ldr	r3, [pc, #36]	; (800bdf4 <prvHeapInit+0xc0>)
 800bdce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bdd2:	601a      	str	r2, [r3, #0]
}
 800bdd4:	bf00      	nop
 800bdd6:	3714      	adds	r7, #20
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdde:	4770      	bx	lr
 800bde0:	200018bc 	.word	0x200018bc
 800bde4:	200054bc 	.word	0x200054bc
 800bde8:	200054c4 	.word	0x200054c4
 800bdec:	200054cc 	.word	0x200054cc
 800bdf0:	200054c8 	.word	0x200054c8
 800bdf4:	200054d8 	.word	0x200054d8

0800bdf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b085      	sub	sp, #20
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800be00:	4b28      	ldr	r3, [pc, #160]	; (800bea4 <prvInsertBlockIntoFreeList+0xac>)
 800be02:	60fb      	str	r3, [r7, #12]
 800be04:	e002      	b.n	800be0c <prvInsertBlockIntoFreeList+0x14>
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	60fb      	str	r3, [r7, #12]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	687a      	ldr	r2, [r7, #4]
 800be12:	429a      	cmp	r2, r3
 800be14:	d8f7      	bhi.n	800be06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	68ba      	ldr	r2, [r7, #8]
 800be20:	4413      	add	r3, r2
 800be22:	687a      	ldr	r2, [r7, #4]
 800be24:	429a      	cmp	r2, r3
 800be26:	d108      	bne.n	800be3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	685a      	ldr	r2, [r3, #4]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	441a      	add	r2, r3
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	441a      	add	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d118      	bne.n	800be80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	4b15      	ldr	r3, [pc, #84]	; (800bea8 <prvInsertBlockIntoFreeList+0xb0>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	429a      	cmp	r2, r3
 800be58:	d00d      	beq.n	800be76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	441a      	add	r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	601a      	str	r2, [r3, #0]
 800be74:	e008      	b.n	800be88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800be76:	4b0c      	ldr	r3, [pc, #48]	; (800bea8 <prvInsertBlockIntoFreeList+0xb0>)
 800be78:	681a      	ldr	r2, [r3, #0]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	601a      	str	r2, [r3, #0]
 800be7e:	e003      	b.n	800be88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d002      	beq.n	800be96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be96:	bf00      	nop
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr
 800bea2:	bf00      	nop
 800bea4:	200054bc 	.word	0x200054bc
 800bea8:	200054c4 	.word	0x200054c4

0800beac <__libc_init_array>:
 800beac:	b570      	push	{r4, r5, r6, lr}
 800beae:	4d0d      	ldr	r5, [pc, #52]	; (800bee4 <__libc_init_array+0x38>)
 800beb0:	4c0d      	ldr	r4, [pc, #52]	; (800bee8 <__libc_init_array+0x3c>)
 800beb2:	1b64      	subs	r4, r4, r5
 800beb4:	10a4      	asrs	r4, r4, #2
 800beb6:	2600      	movs	r6, #0
 800beb8:	42a6      	cmp	r6, r4
 800beba:	d109      	bne.n	800bed0 <__libc_init_array+0x24>
 800bebc:	4d0b      	ldr	r5, [pc, #44]	; (800beec <__libc_init_array+0x40>)
 800bebe:	4c0c      	ldr	r4, [pc, #48]	; (800bef0 <__libc_init_array+0x44>)
 800bec0:	f000 f8f2 	bl	800c0a8 <_init>
 800bec4:	1b64      	subs	r4, r4, r5
 800bec6:	10a4      	asrs	r4, r4, #2
 800bec8:	2600      	movs	r6, #0
 800beca:	42a6      	cmp	r6, r4
 800becc:	d105      	bne.n	800beda <__libc_init_array+0x2e>
 800bece:	bd70      	pop	{r4, r5, r6, pc}
 800bed0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bed4:	4798      	blx	r3
 800bed6:	3601      	adds	r6, #1
 800bed8:	e7ee      	b.n	800beb8 <__libc_init_array+0xc>
 800beda:	f855 3b04 	ldr.w	r3, [r5], #4
 800bede:	4798      	blx	r3
 800bee0:	3601      	adds	r6, #1
 800bee2:	e7f2      	b.n	800beca <__libc_init_array+0x1e>
 800bee4:	0800c2bc 	.word	0x0800c2bc
 800bee8:	0800c2bc 	.word	0x0800c2bc
 800beec:	0800c2bc 	.word	0x0800c2bc
 800bef0:	0800c2c0 	.word	0x0800c2c0

0800bef4 <__retarget_lock_acquire_recursive>:
 800bef4:	4770      	bx	lr

0800bef6 <__retarget_lock_release_recursive>:
 800bef6:	4770      	bx	lr

0800bef8 <memcpy>:
 800bef8:	440a      	add	r2, r1
 800befa:	4291      	cmp	r1, r2
 800befc:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf00:	d100      	bne.n	800bf04 <memcpy+0xc>
 800bf02:	4770      	bx	lr
 800bf04:	b510      	push	{r4, lr}
 800bf06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf0e:	4291      	cmp	r1, r2
 800bf10:	d1f9      	bne.n	800bf06 <memcpy+0xe>
 800bf12:	bd10      	pop	{r4, pc}

0800bf14 <memset>:
 800bf14:	4402      	add	r2, r0
 800bf16:	4603      	mov	r3, r0
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d100      	bne.n	800bf1e <memset+0xa>
 800bf1c:	4770      	bx	lr
 800bf1e:	f803 1b01 	strb.w	r1, [r3], #1
 800bf22:	e7f9      	b.n	800bf18 <memset+0x4>

0800bf24 <cleanup_glue>:
 800bf24:	b538      	push	{r3, r4, r5, lr}
 800bf26:	460c      	mov	r4, r1
 800bf28:	6809      	ldr	r1, [r1, #0]
 800bf2a:	4605      	mov	r5, r0
 800bf2c:	b109      	cbz	r1, 800bf32 <cleanup_glue+0xe>
 800bf2e:	f7ff fff9 	bl	800bf24 <cleanup_glue>
 800bf32:	4621      	mov	r1, r4
 800bf34:	4628      	mov	r0, r5
 800bf36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf3a:	f000 b869 	b.w	800c010 <_free_r>
	...

0800bf40 <_reclaim_reent>:
 800bf40:	4b2c      	ldr	r3, [pc, #176]	; (800bff4 <_reclaim_reent+0xb4>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	4283      	cmp	r3, r0
 800bf46:	b570      	push	{r4, r5, r6, lr}
 800bf48:	4604      	mov	r4, r0
 800bf4a:	d051      	beq.n	800bff0 <_reclaim_reent+0xb0>
 800bf4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bf4e:	b143      	cbz	r3, 800bf62 <_reclaim_reent+0x22>
 800bf50:	68db      	ldr	r3, [r3, #12]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d14a      	bne.n	800bfec <_reclaim_reent+0xac>
 800bf56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf58:	6819      	ldr	r1, [r3, #0]
 800bf5a:	b111      	cbz	r1, 800bf62 <_reclaim_reent+0x22>
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	f000 f857 	bl	800c010 <_free_r>
 800bf62:	6961      	ldr	r1, [r4, #20]
 800bf64:	b111      	cbz	r1, 800bf6c <_reclaim_reent+0x2c>
 800bf66:	4620      	mov	r0, r4
 800bf68:	f000 f852 	bl	800c010 <_free_r>
 800bf6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bf6e:	b111      	cbz	r1, 800bf76 <_reclaim_reent+0x36>
 800bf70:	4620      	mov	r0, r4
 800bf72:	f000 f84d 	bl	800c010 <_free_r>
 800bf76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bf78:	b111      	cbz	r1, 800bf80 <_reclaim_reent+0x40>
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f000 f848 	bl	800c010 <_free_r>
 800bf80:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bf82:	b111      	cbz	r1, 800bf8a <_reclaim_reent+0x4a>
 800bf84:	4620      	mov	r0, r4
 800bf86:	f000 f843 	bl	800c010 <_free_r>
 800bf8a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bf8c:	b111      	cbz	r1, 800bf94 <_reclaim_reent+0x54>
 800bf8e:	4620      	mov	r0, r4
 800bf90:	f000 f83e 	bl	800c010 <_free_r>
 800bf94:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bf96:	b111      	cbz	r1, 800bf9e <_reclaim_reent+0x5e>
 800bf98:	4620      	mov	r0, r4
 800bf9a:	f000 f839 	bl	800c010 <_free_r>
 800bf9e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bfa0:	b111      	cbz	r1, 800bfa8 <_reclaim_reent+0x68>
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	f000 f834 	bl	800c010 <_free_r>
 800bfa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfaa:	b111      	cbz	r1, 800bfb2 <_reclaim_reent+0x72>
 800bfac:	4620      	mov	r0, r4
 800bfae:	f000 f82f 	bl	800c010 <_free_r>
 800bfb2:	69a3      	ldr	r3, [r4, #24]
 800bfb4:	b1e3      	cbz	r3, 800bff0 <_reclaim_reent+0xb0>
 800bfb6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bfb8:	4620      	mov	r0, r4
 800bfba:	4798      	blx	r3
 800bfbc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bfbe:	b1b9      	cbz	r1, 800bff0 <_reclaim_reent+0xb0>
 800bfc0:	4620      	mov	r0, r4
 800bfc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bfc6:	f7ff bfad 	b.w	800bf24 <cleanup_glue>
 800bfca:	5949      	ldr	r1, [r1, r5]
 800bfcc:	b941      	cbnz	r1, 800bfe0 <_reclaim_reent+0xa0>
 800bfce:	3504      	adds	r5, #4
 800bfd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfd2:	2d80      	cmp	r5, #128	; 0x80
 800bfd4:	68d9      	ldr	r1, [r3, #12]
 800bfd6:	d1f8      	bne.n	800bfca <_reclaim_reent+0x8a>
 800bfd8:	4620      	mov	r0, r4
 800bfda:	f000 f819 	bl	800c010 <_free_r>
 800bfde:	e7ba      	b.n	800bf56 <_reclaim_reent+0x16>
 800bfe0:	680e      	ldr	r6, [r1, #0]
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	f000 f814 	bl	800c010 <_free_r>
 800bfe8:	4631      	mov	r1, r6
 800bfea:	e7ef      	b.n	800bfcc <_reclaim_reent+0x8c>
 800bfec:	2500      	movs	r5, #0
 800bfee:	e7ef      	b.n	800bfd0 <_reclaim_reent+0x90>
 800bff0:	bd70      	pop	{r4, r5, r6, pc}
 800bff2:	bf00      	nop
 800bff4:	20000150 	.word	0x20000150

0800bff8 <__malloc_lock>:
 800bff8:	4801      	ldr	r0, [pc, #4]	; (800c000 <__malloc_lock+0x8>)
 800bffa:	f7ff bf7b 	b.w	800bef4 <__retarget_lock_acquire_recursive>
 800bffe:	bf00      	nop
 800c000:	200054dc 	.word	0x200054dc

0800c004 <__malloc_unlock>:
 800c004:	4801      	ldr	r0, [pc, #4]	; (800c00c <__malloc_unlock+0x8>)
 800c006:	f7ff bf76 	b.w	800bef6 <__retarget_lock_release_recursive>
 800c00a:	bf00      	nop
 800c00c:	200054dc 	.word	0x200054dc

0800c010 <_free_r>:
 800c010:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c012:	2900      	cmp	r1, #0
 800c014:	d044      	beq.n	800c0a0 <_free_r+0x90>
 800c016:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c01a:	9001      	str	r0, [sp, #4]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	f1a1 0404 	sub.w	r4, r1, #4
 800c022:	bfb8      	it	lt
 800c024:	18e4      	addlt	r4, r4, r3
 800c026:	f7ff ffe7 	bl	800bff8 <__malloc_lock>
 800c02a:	4a1e      	ldr	r2, [pc, #120]	; (800c0a4 <_free_r+0x94>)
 800c02c:	9801      	ldr	r0, [sp, #4]
 800c02e:	6813      	ldr	r3, [r2, #0]
 800c030:	b933      	cbnz	r3, 800c040 <_free_r+0x30>
 800c032:	6063      	str	r3, [r4, #4]
 800c034:	6014      	str	r4, [r2, #0]
 800c036:	b003      	add	sp, #12
 800c038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c03c:	f7ff bfe2 	b.w	800c004 <__malloc_unlock>
 800c040:	42a3      	cmp	r3, r4
 800c042:	d908      	bls.n	800c056 <_free_r+0x46>
 800c044:	6825      	ldr	r5, [r4, #0]
 800c046:	1961      	adds	r1, r4, r5
 800c048:	428b      	cmp	r3, r1
 800c04a:	bf01      	itttt	eq
 800c04c:	6819      	ldreq	r1, [r3, #0]
 800c04e:	685b      	ldreq	r3, [r3, #4]
 800c050:	1949      	addeq	r1, r1, r5
 800c052:	6021      	streq	r1, [r4, #0]
 800c054:	e7ed      	b.n	800c032 <_free_r+0x22>
 800c056:	461a      	mov	r2, r3
 800c058:	685b      	ldr	r3, [r3, #4]
 800c05a:	b10b      	cbz	r3, 800c060 <_free_r+0x50>
 800c05c:	42a3      	cmp	r3, r4
 800c05e:	d9fa      	bls.n	800c056 <_free_r+0x46>
 800c060:	6811      	ldr	r1, [r2, #0]
 800c062:	1855      	adds	r5, r2, r1
 800c064:	42a5      	cmp	r5, r4
 800c066:	d10b      	bne.n	800c080 <_free_r+0x70>
 800c068:	6824      	ldr	r4, [r4, #0]
 800c06a:	4421      	add	r1, r4
 800c06c:	1854      	adds	r4, r2, r1
 800c06e:	42a3      	cmp	r3, r4
 800c070:	6011      	str	r1, [r2, #0]
 800c072:	d1e0      	bne.n	800c036 <_free_r+0x26>
 800c074:	681c      	ldr	r4, [r3, #0]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	6053      	str	r3, [r2, #4]
 800c07a:	4421      	add	r1, r4
 800c07c:	6011      	str	r1, [r2, #0]
 800c07e:	e7da      	b.n	800c036 <_free_r+0x26>
 800c080:	d902      	bls.n	800c088 <_free_r+0x78>
 800c082:	230c      	movs	r3, #12
 800c084:	6003      	str	r3, [r0, #0]
 800c086:	e7d6      	b.n	800c036 <_free_r+0x26>
 800c088:	6825      	ldr	r5, [r4, #0]
 800c08a:	1961      	adds	r1, r4, r5
 800c08c:	428b      	cmp	r3, r1
 800c08e:	bf04      	itt	eq
 800c090:	6819      	ldreq	r1, [r3, #0]
 800c092:	685b      	ldreq	r3, [r3, #4]
 800c094:	6063      	str	r3, [r4, #4]
 800c096:	bf04      	itt	eq
 800c098:	1949      	addeq	r1, r1, r5
 800c09a:	6021      	streq	r1, [r4, #0]
 800c09c:	6054      	str	r4, [r2, #4]
 800c09e:	e7ca      	b.n	800c036 <_free_r+0x26>
 800c0a0:	b003      	add	sp, #12
 800c0a2:	bd30      	pop	{r4, r5, pc}
 800c0a4:	200054e0 	.word	0x200054e0

0800c0a8 <_init>:
 800c0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0aa:	bf00      	nop
 800c0ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0ae:	bc08      	pop	{r3}
 800c0b0:	469e      	mov	lr, r3
 800c0b2:	4770      	bx	lr

0800c0b4 <_fini>:
 800c0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0b6:	bf00      	nop
 800c0b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0ba:	bc08      	pop	{r3}
 800c0bc:	469e      	mov	lr, r3
 800c0be:	4770      	bx	lr
