{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1597412285515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monochr EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"monochr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597412285521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597412285557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597412285557 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597412285655 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1597412285659 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597412285718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597412285718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597412285718 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1597412285718 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 904 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597412285720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 906 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597412285720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 908 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597412285720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 910 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597412285720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 912 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597412285720 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597412285720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597412285722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1597412285898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monochr.sdc " "Synopsys Design Constraints File file not found: 'monochr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597412286064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1597412286065 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1597412286070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1597412286071 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1597412286071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node usb_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1597412286108 ""}  } { { "source/monochr.vhd" "" { Text "C:/Users/HP/Documents/source/monochr/altera/source/monochr.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 885 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597412286108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50Mhz~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50Mhz~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1597412286108 ""}  } { { "source/monochr.vhd" "" { Text "C:/Users/HP/Documents/source/monochr/altera/source/monochr.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 884 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597412286108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzs_test:COMP_CCD\|ccd_clk_div  " "Automatically promoted node pzs_test:COMP_CCD\|ccd_clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1597412286108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzs_test:COMP_CCD\|ccd_clk_div~0 " "Destination node pzs_test:COMP_CCD\|ccd_clk_div~0" {  } { { "source/pzs_test.vhd" "" { Text "C:/Users/HP/Documents/source/monochr/altera/source/pzs_test.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 554 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597412286108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1597412286108 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/Users/HP/Documents/source/monochr/altera/source/pzs_test.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 0 { 0 ""} 0 301 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597412286108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597412286380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597412286381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597412286381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597412286382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597412286383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1597412286384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1597412286384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597412286385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597412286397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1597412286399 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597412286399 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 14 14 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 14 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1597412286401 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1597412286401 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1597412286401 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597412286402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1597412286402 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597412286402 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_USB " "Node \"CLK_USB\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_USB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[0\] " "Node \"DATA_USB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[1\] " "Node \"DATA_USB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[2\] " "Node \"DATA_USB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[3\] " "Node \"DATA_USB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[4\] " "Node \"DATA_USB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[5\] " "Node \"DATA_USB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[6\] " "Node \"DATA_USB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_USB\[7\] " "Node \"DATA_USB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_USB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_START " "Node \"KEY_START\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_START" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OE_USB " "Node \"OE_USB\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OE_USB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SHUT " "Node \"SHUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SHUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXE_USB " "Node \"TXE_USB\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXE_USB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[0\] " "Node \"VGA_BLU\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[1\] " "Node \"VGA_BLU\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[2\] " "Node \"VGA_BLU\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[3\] " "Node \"VGA_BLU\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[4\] " "Node \"VGA_BLU\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[0\] " "Node \"VGA_GRN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[1\] " "Node \"VGA_GRN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[2\] " "Node \"VGA_GRN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[3\] " "Node \"VGA_GRN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[4\] " "Node \"VGA_GRN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[5\] " "Node \"VGA_GRN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[0\] " "Node \"VGA_RED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[1\] " "Node \"VGA_RED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[2\] " "Node \"VGA_RED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[3\] " "Node \"VGA_RED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[4\] " "Node \"VGA_RED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WR_USB " "Node \"WR_USB\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WR_USB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[0\] " "Node \"ccd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[10\] " "Node \"ccd_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[1\] " "Node \"ccd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[2\] " "Node \"ccd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[3\] " "Node \"ccd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[4\] " "Node \"ccd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[5\] " "Node \"ccd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[6\] " "Node \"ccd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[7\] " "Node \"ccd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[8\] " "Node \"ccd_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ccd_data\[9\] " "Node \"ccd_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccd_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_adc " "Node \"clk_adc\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_adc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_ccd " "Node \"clk_ccd\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_ccd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rog_ccd " "Node \"rog_ccd\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rog_ccd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1597412286436 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1597412286436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597412286438 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1597412286441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1597412287191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597412287276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1597412287286 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1597412288458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597412288459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1597412288726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/source/monochr/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1597412289199 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1597412289199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597412289691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1597412289692 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1597412289692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1597412289705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597412289758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597412289924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597412289979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597412290160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597412290456 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1597412290619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/source/monochr/altera/output_files/monochr.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/source/monochr/altera/output_files/monochr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1597412290691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597412291065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 16:38:11 2020 " "Processing ended: Fri Aug 14 16:38:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597412291065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597412291065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597412291065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597412291065 ""}
