
---------- Begin Simulation Statistics ----------
final_tick                               2682514476561                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55279                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382744                       # Number of bytes of host memory used
host_op_rate                                    62228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102752.43                       # Real time elapsed on the host
host_tick_rate                               16962773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5680058874                       # Number of instructions simulated
sim_ops                                    6394082457                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.742966                       # Number of seconds simulated
sim_ticks                                1742966142891                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   277                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7954577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15909151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.018912                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       242490141                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    263522068                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3528972                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    535534945                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     18588558                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     18589928                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1370                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       623873517                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22991102                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           82                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         973960347                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        897057870                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3528037                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          602766791                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     236519103                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     40847961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     49175649                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3680058873                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4143069521                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4171842939                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.993103                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.101127                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2849538137     68.30%     68.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    552874010     13.25%     81.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    292877114      7.02%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     73846723      1.77%     90.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     58992097      1.41%     91.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26031294      0.62%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     43527795      1.04%     93.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37636666      0.90%     94.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    236519103      5.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4171842939                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     22844034                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3814811829                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             927273549                       # Number of loads committed
system.switch_cpus.commit.membars            45385858                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2443454812     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    231463034      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      4538458      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    927273549     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    536339668     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4143069521                       # Class of committed instruction
system.switch_cpus.commit.refs             1463613217                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          70214798                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3680058873                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4143069521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.135790                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.135790                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3422091099                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           942                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    235193607                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4252512013                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        162069275                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         380518271                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3582382                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4879                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     211512842                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           623873517                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         347162497                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3828375845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        116353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3835224600                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7166634                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149260                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    347814686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    284069801                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.917567                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4179773870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.033212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.428680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3354646923     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        142283135      3.40%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59176716      1.42%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         72926401      1.74%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         78081733      1.87%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         52448054      1.25%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         41592410      1.00%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13891786      0.33%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        364726712      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4179773870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3701968                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        604961804                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.009669                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1528999729                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          537267815                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       964983784                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     940471412                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     40990906                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       606944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    538745145                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4192129270                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     991731914                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7824169                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4220187268                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       25037935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     148521762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3582382                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     181534187                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       367679                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     58076465                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1514                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76714                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     55630030                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13197836                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2405471                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        76714                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       225414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3476554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3690922592                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4157295646                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676058                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2495278961                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.994622                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4158897824                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5428042889                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3163081160                       # number of integer regfile writes
system.switch_cpus.ipc                       0.880444                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.880444                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2459829289     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    231498585      5.48%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       4538458      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    994718173     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    537426932     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4228011440                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            69540802                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016448                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6591476      9.48%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42214906     60.71%     70.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20734420     29.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4174198867                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  12465448619                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4087075662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4170843272                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4151138363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4228011440                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     40990907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     49059636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       105169                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       142946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     41232708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4179773870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.011541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.760554                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2584577205     61.84%     61.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    652769074     15.62%     77.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    306349940      7.33%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    189136239      4.53%     89.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    164163681      3.93%     93.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    104682494      2.50%     95.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     77741096      1.86%     97.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     54213129      1.30%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     46141012      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4179773870                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.011540                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      123353375                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    239994099                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     70219984                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     70422346                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    113422672                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     35045514                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    940471412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    538745145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4406126740                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      163390736                       # number of misc regfile writes
system.switch_cpus.numCycles               4179774923                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1538852523                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4142641255                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      476662245                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        241889154                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       66988223                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        534083                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6645762413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4219725771                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4230599002                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         498858891                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       86680469                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3582382                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     725614702                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         87957628                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5438923780                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1170976217                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     50211576                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1282536543                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     41132735                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     46891666                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           8127565405                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8392421676                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         46810359                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        23409644                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8495291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       394246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16990582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         394246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7573113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3365344                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4589229                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381465                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7573113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11870007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     11993722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23863729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23863729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    722740864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    726209152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1448950016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1448950016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7954578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7954578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7954578                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25189357047                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25230187190                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        74787322600                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2682514476561                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8113826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6730684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9814902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           381465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          381465                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8113787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25485756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25485873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1518155776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1518165760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8050334                       # Total snoops (count)
system.tol2bus.snoopTraffic                 430764032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16545625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023828                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.152513                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16151374     97.62%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 394251      2.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16545625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12698524866                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17712600420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    506451584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         506453888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    216286976                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      216286976                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3956653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3956671                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1689742                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1689742                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    290568802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            290570124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     124091324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           124091324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     124091324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    290568802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           414661448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3379484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7913264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000097062562                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       189636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       189636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13971998                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3194757                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3956671                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1689742                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7913342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3379484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1241512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           752548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           223092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           611442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           814202                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           270356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           228996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           267406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           240822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           167496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          178764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          288088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          203876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          524090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          709836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1190774                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           576160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           479210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           372288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           567300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           141828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           17728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           89760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          567335                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          567296                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                120681263486                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               39566500000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           269055638486                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15250.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34000.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5946076                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3000645                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                75.14                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7913342                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3379484                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3936976                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3941405                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  19672                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  15243                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                168125                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                168167                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                190145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                190937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                190431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                190040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                191341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                190941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                190044                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                190053                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                189646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                190413                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                190568                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                189792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                189751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                189752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                189637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                189636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2346028                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   308.067089                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   227.334463                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   278.094405                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        10315      0.44%      0.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1257292     53.59%     54.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       406727     17.34%     71.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       220333      9.39%     80.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        91900      3.92%     84.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        69855      2.98%     87.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        50363      2.15%     89.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        51876      2.21%     92.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       187367      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2346028                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       189636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.728807                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.302170                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.999172                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          366      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2424      1.28%      1.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        12222      6.44%      7.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        17221      9.08%     17.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        24559     12.95%     29.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        28071     14.80%     44.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        22929     12.09%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        23765     12.53%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        22648     11.94%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        14310      7.55%     88.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         7090      3.74%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         6904      3.64%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         3237      1.71%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          848      0.45%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         2095      1.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          741      0.39%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          124      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           82      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       189636                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       189636                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.820767                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.805780                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.717793                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           21467     11.32%     11.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              31      0.02%     11.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          163623     86.28%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              54      0.03%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4461      2.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       189636                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             506451200                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   2688                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              216285376                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              506453888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           216286976                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      290.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      124.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   290.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   124.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1742966061159                       # Total gap between requests
system.mem_ctrls0.avgGap                    308685.54                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    506448896                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    216285376                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1321.884541129658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 290567259.763273477554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 124090405.818930387497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7913306                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3379484                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1667630                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 269053970856                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 40357118417121                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46323.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34000.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  11941798.93                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7350444360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3906834855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        25016746440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6486753060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    137587778640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    663508260600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    110554827840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      954411645795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       547.578993                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 281341124650                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  58201260000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1403423758241                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9400266960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4996341405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        31484215560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       11154022920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    137587778640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    694424421630                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     84520534560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      973567581675                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       558.569417                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 213299476131                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  58201260000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1471465406760                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    511729408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         511732096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    214477056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      214477056                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3997886                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3997907                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1675602                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1675602                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    293596872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            293598414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     123052910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           123052910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     123052910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    293596872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           416651325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3351204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   7995772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000105469680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       188498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       188498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           14078601                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3165717                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3997907                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1675602                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7995814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3351204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1300822                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           741640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           274790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           582070                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           782990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           335540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           228996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           253196                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           149220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           288642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          165472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          166940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          203882                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          453728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          804722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1263164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           567296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           478656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           381152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           567296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           141824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           79780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          567323                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          567296                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                124398923568                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               39979070000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           274320436068                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15558.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34308.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5924727                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2986827                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.13                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7995814                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3351204                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3982945                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3983053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  14960                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  14852                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                163269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                163292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                189111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                190693                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                190136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                189217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                190286                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                189625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                188613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                188613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                188507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                188618                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                188650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                188540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                188499                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                188498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                188498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                188498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2435428                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   298.183935                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   220.177344                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   273.287520                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7245      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1381135     56.71%     57.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       374674     15.38%     72.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       228006      9.36%     81.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        95511      3.92%     85.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        61834      2.54%     88.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        57246      2.35%     90.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        45844      1.88%     92.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       183933      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2435428                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       188498                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.418424                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    41.132485                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.666698                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          191      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          258      0.14%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         9577      5.08%      5.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        12569      6.67%     11.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        27725     14.71%     26.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        28712     15.23%     41.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        28962     15.36%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        27075     14.36%     71.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        16017      8.50%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         9601      5.09%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        10975      5.82%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         9281      4.92%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3459      1.84%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2120      1.12%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1473      0.78%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          503      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       188498                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       188498                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.778316                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.761475                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.759957                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           25207     13.37%     13.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              23      0.01%     13.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          158931     84.31%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              24      0.01%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4313      2.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       188498                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             511732096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              214475328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              511732096                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           214477056                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      293.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      123.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   293.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   123.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.26                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1742965699620                       # Total gap between requests
system.mem_ctrls1.avgGap                    307211.23                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    511729408                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    214475328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1542.198631317935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 293596872.255482494831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 123051918.635812923312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7995772                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3351204                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1725858                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 274318710210                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 40674247391099                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41091.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34307.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12137204.24                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7479585540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3975478815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        24959797800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6342054660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    137587778640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    648124031280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    123510283200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      951979009935                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.183306                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 315091056621                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  58201260000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1369673826270                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          9909434640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5266970445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        32130314160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11151089280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    137587778640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    687021162450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     90754852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      973821601935                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       558.715157                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 229577877223                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  58201260000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1455187005668                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       540713                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540713                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       540713                       # number of overall hits
system.l2.overall_hits::total                  540713                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      7954539                       # number of demand (read+write) misses
system.l2.demand_misses::total                7954578                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      7954539                       # number of overall misses
system.l2.overall_misses::total               7954578                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3723810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 675244006311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     675247730121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3723810                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 675244006311                       # number of overall miss cycles
system.l2.overall_miss_latency::total    675247730121                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8495252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8495291                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8495252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8495291                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.936351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.936351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95482.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84887.886817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84887.938759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95482.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84887.886817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84887.938759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3365344                       # number of writebacks
system.l2.writebacks::total                   3365344                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      7954539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7954578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7954539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7954578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3390245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 607264842382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 607268232627                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3390245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 607264842382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 607268232627                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.936351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.936351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86929.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76341.927845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76341.979754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86929.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76341.927845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76341.979754                       # average overall mshr miss latency
system.l2.replacements                        8050334                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3365340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3365340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3365340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3365340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       298485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        298485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       381465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  30898491117                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30898491117                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       381465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            381465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80999.544171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80999.544171                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       381465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  27638410625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27638410625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72453.332875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72453.332875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3723810                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3723810                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95482.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95482.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3390245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3390245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86929.358974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86929.358974                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       540713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            540713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7573074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7573074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 644345515194                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 644345515194                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8113787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8113787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.933359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85083.747392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85083.747392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7573074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7573074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 579626431757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 579626431757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.933359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76537.801130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76537.801130                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    16692959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8050846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.073442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.308473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.018204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   508.671944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 279899566                       # Number of tag accesses
system.l2.tags.data_accesses                279899566                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1742966142891                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    347162438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2349262221                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    347162438                       # number of overall hits
system.cpu.icache.overall_hits::total      2349262221                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5652852                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5652852                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5652852                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5652852                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    347162497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2349263073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    347162497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2349263073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 95811.050847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6634.802817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 95811.050847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6634.802817                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3772599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3772599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3772599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3772599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 96733.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96733.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 96733.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96733.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    347162438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2349262221                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5652852                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5652852                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    347162497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2349263073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 95811.050847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6634.802817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3772599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3772599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 96733.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96733.307692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.853662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2349263053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2823633.477163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.570557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.283105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91621260679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91621260679                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1306081242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2027775578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1306081242                       # number of overall hits
system.cpu.dcache.overall_hits::total      2027775578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     31820485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39332136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     31820485                       # number of overall misses
system.cpu.dcache.overall_misses::total      39332136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2490424502421                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2490424502421                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2490424502421                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2490424502421                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1337901727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2067107714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1337901727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2067107714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78264.819107                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63317.804617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78264.819107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63317.804617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     63821743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          367704                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.568259                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8458979                       # number of writebacks
system.cpu.dcache.writebacks::total           8458979                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     23325510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23325510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     23325510                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23325510                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8494975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8494975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8494975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8494975                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 690586432941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 690586432941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 690586432941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 690586432941                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81293.521516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81293.521516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81293.521516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81293.521516                       # average overall mshr miss latency
system.cpu.dcache.replacements               16006785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    810454153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1252656674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     31423746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      35220141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2457690482805                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2457690482805                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    841877899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1287876815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78211.250906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69780.824637                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     22929602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22929602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8494144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8494144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 690515249790                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 690515249790                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81293.094371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81293.094371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    495627089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      775118904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       396739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4111995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32734019616                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32734019616                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    496023828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    779230899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82507.693007                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7960.617563                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       395908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       395908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     71183151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71183151                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85659.628159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85659.628159                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     40847967                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     60947611                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          554                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          692                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     45357924                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     45357924                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     40848521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     60948303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81873.509025                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65546.132948                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          277                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          277                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          277                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          277                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20158614                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20158614                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72774.779783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72774.779783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     40847684                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     60947466                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     40847684                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     60947466                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2682514476561                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2165677696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16007041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.295318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   122.152585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   133.846903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.477159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.522839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       70064118497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      70064118497                       # Number of data accesses

---------- End Simulation Statistics   ----------
