// Seed: 3953566199
module module_0 (
    input wor id_0
    , id_14,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12
);
  wire id_15;
  logic [7:0] id_16;
  wire id_17;
  assign id_8 = id_2 != id_6 ? 1 : id_12;
  id_18(
      .id_0(), .id_1(1)
  );
  assign id_10 = 1 || 1;
  assign id_17 = id_16[1];
  wire id_19;
  final $display(id_19 - id_7);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input tri0 id_6
    , id_20,
    output wand id_7,
    input wand id_8,
    input wire id_9
    , id_21,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    input wand id_16,
    input wor id_17,
    input tri id_18
);
  wire id_22, id_23;
  module_0(
      id_0, id_14, id_2, id_14, id_5, id_0, id_13, id_2, id_5, id_9, id_14, id_8, id_18
  );
endmodule
