

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Sat Jun 29 19:42:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2034|  2034|  2034|  2034|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2032|  2032|         7|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    725|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    225|    -|
|Register         |        0|      -|     472|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     604|   1492|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    |max_pool_fcmp_32nbkb_U2  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_mac_mulacud_U3  |max_pool_mac_mulacud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_393_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln29_fu_349_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_241_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_369_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln29_1_fu_441_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_452_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_484_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_4_fu_500_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_5_fu_531_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_6_fu_542_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_7_fu_574_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_410_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_607_p2     |     +    |      0|  0|  11|          11|          11|
    |c_fu_613_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_247_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_309_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_478_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_2_fu_525_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_3_fu_568_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_435_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_601_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_753_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_759_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_842_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_848_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_932_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_938_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_303_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_664_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_235_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_253_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_297_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_896_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_11_fu_902_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_12_fu_914_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_13_fu_920_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_1_fu_652_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_717_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_723_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_735_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_741_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_806_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_812_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_824_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_830_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_646_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_315_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_355_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_229_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_490_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_729_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_747_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_818_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_836_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_908_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_926_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_658_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_381_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_337_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_361_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_618_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_321_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_765_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_2_fu_854_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_4_fu_259_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_267_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_6_fu_275_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_7_fu_283_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_670_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_291_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 725|         475|         406|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_196_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_163_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten23_phi_fu_152_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_174_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_185_p4               |   9|          2|    4|          8|
    |c_0_reg_192                                |   9|          2|    4|          8|
    |conv_out_address0                          |  15|          3|   12|         36|
    |conv_out_address1                          |  15|          3|   12|         36|
    |f_0_reg_159                                |   9|          2|    3|          6|
    |grp_fu_203_p0                              |  15|          3|   32|         96|
    |grp_fu_203_p1                              |  15|          3|   32|         96|
    |grp_fu_209_p0                              |  15|          3|   32|         96|
    |grp_fu_209_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_148                   |   9|          2|   10|         20|
    |indvar_flatten_reg_170                     |   9|          2|    8|         16|
    |r_0_reg_181                                |   9|          2|    4|          8|
    |reg_214                                    |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         47|  244|        643|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_970                   |  10|   0|   10|          0|
    |add_ln13_reg_1020                  |   8|   0|    8|          0|
    |add_ln29_3_reg_1035                |  13|   0|   13|          0|
    |add_ln29_7_reg_1045                |  13|   0|   13|          0|
    |add_ln29_7_reg_1045_pp0_iter1_reg  |  13|   0|   13|          0|
    |add_ln36_1_reg_1050                |  11|   0|   11|          0|
    |and_ln29_7_reg_992                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_192                        |   4|   0|    4|          0|
    |c_reg_1055                         |   4|   0|    4|          0|
    |conv_out_load_1_reg_1070           |  32|   0|   32|          0|
    |conv_out_load_2_reg_1084           |  32|   0|   32|          0|
    |f_0_reg_159                        |   3|   0|    3|          0|
    |icmp_ln10_reg_966                  |   1|   0|    1|          0|
    |icmp_ln13_reg_975                  |   1|   0|    1|          0|
    |indvar_flatten23_reg_148           |  10|   0|   10|          0|
    |indvar_flatten_reg_170             |   8|   0|    8|          0|
    |mul_ln29_reg_1009                  |   9|   0|   10|          1|
    |r_0_reg_181                        |   4|   0|    4|          0|
    |r_reg_997                          |   4|   0|    4|          0|
    |reg_214                            |  32|   0|   32|          0|
    |select_ln13_1_reg_1025             |   4|   0|    4|          0|
    |select_ln13_3_reg_1015             |   4|   0|    5|          1|
    |select_ln13_4_reg_1060             |   8|   0|    8|          0|
    |select_ln13_reg_1002               |   4|   0|    4|          0|
    |select_ln29_1_reg_1096             |  32|   0|   32|          0|
    |select_ln29_2_reg_1103             |  32|   0|   32|          0|
    |select_ln29_4_reg_980              |   4|   0|    4|          0|
    |select_ln29_5_reg_985              |   3|   0|    3|          0|
    |select_ln29_reg_1077               |  32|   0|   32|          0|
    |add_ln36_1_reg_1050                |  64|  32|   11|          0|
    |icmp_ln10_reg_966                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 472|  64|  358|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

