# Rock Chili PLD Project

This is a reference verilog design for common IO hub or sensor hub which could be used in any elec-system (etc. communication equipment, FPGA accelerator card).

#### EDA Tools

 - Quartus Prime 18.0 Lite
 - ModelSim (Intel FPGA Starter Edition) 10.5b

#### Verified Platform

 - FPGA-B Reference Board (MAXV CPLD)
