Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\BCD_block.vhd" into library work
Parsing entity <BCD_block>.
Parsing architecture <Behavioral> of entity <bcd_block>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\clk_div_seven_seg.vhd" into library work
Parsing entity <clk_div_seven_seg>.
Parsing architecture <Behavioral> of entity <clk_div_seven_seg>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\bounce_filter.vhd" into library work
Parsing entity <bounce_filter>.
Parsing architecture <Behavioral> of entity <bounce_filter>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\bin2bcd.vhd" into library work
Parsing entity <bin2bcd>.
Parsing architecture <Behavioral> of entity <bin2bcd>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\seven_seg_control.vhd" into library work
Parsing entity <seven_seg_control>.
Parsing architecture <RTL> of entity <seven_seg_control>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\RGB_diode_controller.vhd" into library work
Parsing entity <RGB_diode_controller>.
Parsing architecture <Behavioral> of entity <rgb_diode_controller>.
Parsing VHDL file "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\button_control.vhd" into library work
Parsing entity <button_control>.
Parsing architecture <RTL> of entity <button_control>.
Parsing VHDL file "C:\CHALMERS\DAT096\softcore\buttontest\buttontest\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <button_control> (architecture <RTL>) from library <work>.

Elaborating entity <bounce_filter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <seven_seg_control> (architecture <RTL>) from library <work>.

Elaborating entity <bin2bcd> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BCD_block> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div_seven_seg> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\seven_seg_control.vhd" Line 116. Case statement is complete. others clause is never selected

Elaborating entity <RGB_diode_controller> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\CHALMERS\DAT096\softcore\buttontest\buttontest\top.vhd".
INFO:Xst:3210 - "C:\CHALMERS\DAT096\softcore\buttontest\buttontest\top.vhd" line 88: Output port <read_interupt> of the instance <inst_button> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\CHALMERS\DAT096\softcore\buttontest\buttontest\top.vhd" line 88: Output port <write_interupt> of the instance <inst_button> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <button_control>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\button_control.vhd".
WARNING:Xst:647 - Input <buttons_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <selected_counter>.
    Found 8-bit register for signal <current_counter>.
    Found 1-bit register for signal <read_interupt>.
    Found 1-bit register for signal <write_interupt>.
    Found 8-bit adder for signal <current_counter[7]_GND_5_o_add_1_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT<7:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <button_control> synthesized.

Synthesizing Unit <bounce_filter>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\bounce_filter.vhd".
        counterbits = 13
    Found 13-bit register for signal <cnt>.
    Found 1-bit register for signal <Button_out>.
    Found 1-bit register for signal <button_out_buff>.
    Found 1-bit register for signal <last_button_in>.
    Found 13-bit adder for signal <cnt[12]_GND_6_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <bounce_filter> synthesized.

Synthesizing Unit <seven_seg_control>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\seven_seg_control.vhd".
    Found 8-bit register for signal <seven_seg_sel>.
    Found 7-bit register for signal <seven_seg_out>.
    Found 3-bit register for signal <cnt_hex_display>.
    Found 7-bit subtractor for signal <n0042> created at line 68.
    Found 6-bit adder for signal <n0065[5:0]> created at line 68.
    Found 3-bit adder for signal <cnt_hex_display[2]_GND_7_o_add_19_OUT> created at line 87.
    Found 16x7-bit Read Only RAM for signal <current_number[3]_X_7_o_wide_mux_21_OUT>
    Found 1-bit 8-to-1 multiplexer for signal <current_number<3>> created at line 68.
    Found 1-bit 8-to-1 multiplexer for signal <current_number<2>> created at line 68.
    Found 1-bit 8-to-1 multiplexer for signal <current_number<1>> created at line 68.
    Found 1-bit 8-to-1 multiplexer for signal <current_number<0>> created at line 68.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <seven_seg_control> synthesized.

Synthesizing Unit <bin2bcd>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\bin2bcd.vhd".
        bits = 8
    Summary:
	no macro.
Unit <bin2bcd> synthesized.

Synthesizing Unit <BCD_block>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\BCD_block.vhd".
    Found 16x4-bit Read Only RAM for signal <out_vector>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_block> synthesized.

Synthesizing Unit <clk_div_seven_seg>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\clk_div_seven_seg.vhd".
        counterbits = 17
    Found 17-bit register for signal <cnt>.
    Found 1-bit register for signal <slow_clk>.
    Found 17-bit adder for signal <cnt[16]_GND_11_o_add_1_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_seven_seg> synthesized.

Synthesizing Unit <RGB_diode_controller>.
    Related source file is "C:\designs\leon3-digilent-nexys4\vivado\leon3-digilent-nexys4\leon3-digilent-nexys4.srcs\sources_1\new\RGB_diode_controller.vhd".
        duty_cycle = 10
    Found 4-bit register for signal <diode_duty_counter>.
    Found 3-bit register for signal <diode_enable>.
    Found 3-bit register for signal <diode_out>.
    Found 4-bit adder for signal <diode_duty_counter[3]_GND_13_o_add_1_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RGB_diode_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 16x4-bit single-port Read Only RAM                    : 14
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 13-bit adder                                          : 4
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit addsub                                          : 1
# Registers                                            : 28
 1-bit register                                        : 15
 13-bit register                                       : 4
 17-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 4
 13-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <diode_enable_2> (without init value) has a constant value of 0 in block <Inst_RGB_diode_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <diode_out_2> (without init value) has a constant value of 0 in block <Inst_RGB_diode_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <diode_enable<2:2>> (without init value) have a constant value of 0 in block <RGB_diode_controller>.
WARNING:Xst:2404 -  FFs/Latches <diode_out<2:2>> (without init value) have a constant value of 0 in block <RGB_diode_controller>.

Synthesizing (advanced) Unit <BCD_block>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out_vector> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in_vector>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out_vector>    |          |
    -----------------------------------------------------------------------
Unit <BCD_block> synthesized (advanced).

Synthesizing (advanced) Unit <RGB_diode_controller>.
The following registers are absorbed into counter <diode_duty_counter>: 1 register on signal <diode_duty_counter>.
Unit <RGB_diode_controller> synthesized (advanced).

Synthesizing (advanced) Unit <bounce_filter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <bounce_filter> synthesized (advanced).

Synthesizing (advanced) Unit <button_control>.
The following registers are absorbed into counter <current_counter>: 1 register on signal <current_counter>.
Unit <button_control> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_seven_seg>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_div_seven_seg> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_control>.
The following registers are absorbed into counter <cnt_hex_display>: 1 register on signal <cnt_hex_display>.
INFO:Xst:3217 - HDL ADVISOR - Register <seven_seg_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_current_number[3]_X_7_o_wide_mux_21_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_number> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 16x4-bit single-port distributed Read Only RAM        : 14
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 8
 13-bit up counter                                     : 4
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit updown counter                                  : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 4
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <button_control> ...

Optimizing unit <bounce_filter> ...

Optimizing unit <seven_seg_control> ...

Optimizing unit <RGB_diode_controller> ...
WARNING:Xst:2677 - Node <inst_button/read_interupt> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_button/write_interupt> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 325
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 21
#      LUT3                        : 68
#      LUT4                        : 9
#      LUT5                        : 11
#      LUT6                        : 46
#      MUXCY                       : 71
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 124
#      FDC                         : 84
#      FDCE                        : 26
#      FDE                         : 4
#      FDPE                        : 8
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 6
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             124  out of  126800     0%  
 Number of Slice LUTs:                  175  out of  63400     0%  
    Number used as Logic:               175  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    186
   Number with an unused Flip Flop:      62  out of    186    33%  
   Number with an unused LUT:            11  out of    186     5%  
   Number of fully used LUT-FF pairs:   113  out of    186    60%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    210    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 124   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.077ns (Maximum Frequency: 245.278MHz)
   Minimum input arrival time before clock: 2.281ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: 0.453ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.077ns (frequency: 245.278MHz)
  Total number of paths / destination ports: 3644 / 154
-------------------------------------------------------------------------
Delay:               4.077ns (Levels of Logic = 4)
  Source:            inst_button/selected_counter_3 (FF)
  Destination:       inst_seven_seg/seven_seg_out_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inst_button/selected_counter_3 to inst_seven_seg/seven_seg_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.478   0.985  inst_button/selected_counter_3 (inst_button/selected_counter_3)
     LUT6:I0->O            4   0.124   0.736  inst_seven_seg/bin_2_BCD_inst_selected/generate_loop[3].inst_BCD/Mram_out_vector111 (inst_seven_seg/bin_2_BCD_inst_selected/generate_loop[3].inst_BCD/Mram_out_vector1)
     LUT5:I2->O            1   0.124   0.536  inst_seven_seg/Mmux_current_number<0>16 (inst_seven_seg/Mmux_current_number<0>15)
     LUT6:I4->O            7   0.124   0.816  inst_seven_seg/Mmux_current_number<0>17 (inst_seven_seg/current_number<0>)
     LUT6:I2->O            1   0.124   0.000  inst_seven_seg/Mram_current_number[3]_X_7_o_wide_mux_21_OUT31 (inst_seven_seg/Mram_current_number[3]_X_7_o_wide_mux_21_OUT3)
     FDCE:D                    0.030          inst_seven_seg/seven_seg_out_3
    ----------------------------------------
    Total                      4.077ns (1.004ns logic, 3.073ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 556 / 192
-------------------------------------------------------------------------
Offset:              2.281ns (Levels of Logic = 15)
  Source:            Buttons_in<4> (PAD)
  Destination:       inst_button/Bouncefix[4].bounce_fix/cnt_12 (FF)
  Destination Clock: clk rising

  Data Path: Buttons_in<4> to inst_button/Bouncefix[4].bounce_fix/cnt_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.822  Buttons_in_4_IBUF (Buttons_in_4_IBUF)
     LUT3:I0->O            1   0.124   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_lut<0> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.472   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<0> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<1> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<2> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<3> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<4> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<5> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<6> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<7> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<8> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<9> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<10> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<11> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_cy<11>)
     XORCY:CI->O           1   0.510   0.000  inst_button/Bouncefix[4].bounce_fix/Mcount_cnt_xor<12> (inst_button/Bouncefix[4].bounce_fix/Mcount_cnt12)
     FDC:D                     0.030          inst_button/Bouncefix[4].bounce_fix/cnt_12
    ----------------------------------------
    Total                      2.281ns (1.459ns logic, 0.822ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            Inst_RGB_diode_controller/diode_out_1 (FF)
  Destination:       diode_out<1> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_RGB_diode_controller/diode_out_1 to diode_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.399  Inst_RGB_diode_controller/diode_out_1 (Inst_RGB_diode_controller/diode_out_1)
     OBUF:I->O                 0.000          diode_out_1_OBUF (diode_out<1>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.453ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       dp (PAD)

  Data Path: rstn to dp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.452  rstn_IBUF (dp_OBUF)
     OBUF:I->O                 0.000          dp_OBUF (dp)
    ----------------------------------------
    Total                      0.453ns (0.001ns logic, 0.452ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.077|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.61 secs
 
--> 

Total memory usage is 242064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    4 (   0 filtered)

