Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/student/Desktop/1/test/test_isim_beh.exe" -prj "C:/Users/student/Desktop/1/test/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/1/test/teset.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "C:/Users/student/Desktop/1/test/teset.v" Line 535: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/student/Desktop/1/test/teset.v" Line 602: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/test/teset.v" Line 513: Size mismatch in connection of port <bb>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/1/test/teset.v" Line 570: Size mismatch in connection of port <bb>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module controller
Compiling module fa
Compiling module add_16
Compiling module sub_16
Compiling module mux2to1
Compiling module mux4to1
Compiling module mux8to1
Compiling module alu
Compiling module memory_default
Compiling module regN
Compiling module tristate
Compiling module regBank
Compiling module sign_extend
Compiling module _16_mux4to1
Compiling module _16_mux2to1
Compiling module datapath
Compiling module top_module
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable C:/Users/student/Desktop/1/test/test_isim_beh.exe
Fuse Memory Usage: 29160 KB
Fuse CPU Usage: 389 ms
