# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/new/EdgeDetector.v" \
"../../../../Lab6.srcs/sources_1/imports/new/LFSR.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD15L.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD5L.v" \
"../../../../Lab6.srcs/sources_1/new/trainState.v" \
"../../../../Lab6.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
