<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>
time_elapsed: 0.004s
ram usage: 9564 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e fpu_cnt_lead0_lvl4 <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>
entity @fpu_cnt_lead0_lvl4 (i1$ %din_31_16_eq_0, i1$ %din_31_24_eq_0, i1$ %lead0_16b_2_hi, i1$ %lead0_16b_1_hi, i1$ %lead0_16b_0_hi, i1$ %din_15_0_eq_0, i1$ %din_15_8_eq_0, i1$ %lead0_16b_2_lo, i1$ %lead0_16b_1_lo, i1$ %lead0_16b_0_lo) -&gt; (i1$ %din_31_0_eq_0, i1$ %lead0_32b_3, i1$ %lead0_32b_2, i1$ %lead0_32b_1, i1$ %lead0_32b_0) {
    %0 = const i1 0
    %din_31_0_eq_01 = sig i1 %0
    %1 = const i1 0
    %lead0_32b_31 = sig i1 %1
    %2 = const i1 0
    %lead0_32b_21 = sig i1 %2
    %3 = const i1 0
    %lead0_32b_11 = sig i1 %3
    %4 = const i1 0
    %lead0_32b_01 = sig i1 %4
    %din_15_0_eq_01 = prb i1$ %din_15_0_eq_0
    %din_31_16_eq_01 = prb i1$ %din_31_16_eq_0
    %5 = and i1 %din_15_0_eq_01, %din_31_16_eq_01
    %6 = const time 0s 1e
    drv i1$ %din_31_0_eq_01, %5, %6
    %din_31_16_eq_02 = prb i1$ %din_31_16_eq_0
    %7 = not i1 %din_31_16_eq_02
    %din_31_24_eq_01 = prb i1$ %din_31_24_eq_0
    %8 = and i1 %7, %din_31_24_eq_01
    %din_31_16_eq_03 = prb i1$ %din_31_16_eq_0
    %din_15_8_eq_01 = prb i1$ %din_15_8_eq_0
    %9 = and i1 %din_31_16_eq_03, %din_15_8_eq_01
    %10 = or i1 %8, %9
    %11 = const time 0s 1e
    drv i1$ %lead0_32b_31, %10, %11
    %din_31_16_eq_04 = prb i1$ %din_31_16_eq_0
    %12 = not i1 %din_31_16_eq_04
    %lead0_16b_2_hi1 = prb i1$ %lead0_16b_2_hi
    %13 = and i1 %12, %lead0_16b_2_hi1
    %din_31_16_eq_05 = prb i1$ %din_31_16_eq_0
    %lead0_16b_2_lo1 = prb i1$ %lead0_16b_2_lo
    %14 = and i1 %din_31_16_eq_05, %lead0_16b_2_lo1
    %15 = or i1 %13, %14
    %16 = const time 0s 1e
    drv i1$ %lead0_32b_21, %15, %16
    %din_31_16_eq_06 = prb i1$ %din_31_16_eq_0
    %17 = not i1 %din_31_16_eq_06
    %lead0_16b_1_hi1 = prb i1$ %lead0_16b_1_hi
    %18 = and i1 %17, %lead0_16b_1_hi1
    %din_31_16_eq_07 = prb i1$ %din_31_16_eq_0
    %lead0_16b_1_lo1 = prb i1$ %lead0_16b_1_lo
    %19 = and i1 %din_31_16_eq_07, %lead0_16b_1_lo1
    %20 = or i1 %18, %19
    %21 = const time 0s 1e
    drv i1$ %lead0_32b_11, %20, %21
    %din_31_16_eq_08 = prb i1$ %din_31_16_eq_0
    %22 = not i1 %din_31_16_eq_08
    %lead0_16b_0_hi1 = prb i1$ %lead0_16b_0_hi
    %23 = and i1 %22, %lead0_16b_0_hi1
    %din_31_16_eq_09 = prb i1$ %din_31_16_eq_0
    %lead0_16b_0_lo1 = prb i1$ %lead0_16b_0_lo
    %24 = and i1 %din_31_16_eq_09, %lead0_16b_0_lo1
    %25 = or i1 %23, %24
    %26 = const time 0s 1e
    drv i1$ %lead0_32b_01, %25, %26
    %27 = const i1 0
    %28 = const time 0s
    drv i1$ %din_31_0_eq_0, %27, %28
    %29 = const i1 0
    %30 = const time 0s
    drv i1$ %lead0_32b_3, %29, %30
    %31 = const i1 0
    %32 = const time 0s
    drv i1$ %lead0_32b_2, %31, %32
    %33 = const i1 0
    %34 = const time 0s
    drv i1$ %lead0_32b_1, %33, %34
    %35 = const i1 0
    %36 = const time 0s
    drv i1$ %lead0_32b_0, %35, %36
}

</pre>
</body>