
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F15)
	S18= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S30= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F28)
	S31= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F29)
	S32= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F31)
	S34= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_EX.Out=>FU.IR_EX                                    Premise(F34)
	S37= IR_MEM.Out=>FU.IR_MEM                                  Premise(F35)
	S38= IR_WB.Out=>FU.IR_WB                                    Premise(F36)
	S39= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F37)
	S40= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F38)
	S41= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F39)
	S42= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F40)
	S43= ALU.Out=>FU.InEX                                       Premise(F41)
	S44= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F42)
	S45= ALUOut_MEM.Out=>FU.InMEM                               Premise(F43)
	S46= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F44)
	S47= ALUOut_WB.Out=>FU.InWB                                 Premise(F45)
	S48= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F46)
	S49= ALUOut_WB.Out=>GPR.WData                               Premise(F47)
	S50= IR_WB.Out15_11=>GPR.WReg                               Premise(F48)
	S51= IMMU.Addr=>IAddrReg.In                                 Premise(F49)
	S52= PC.Out=>ICache.IEA                                     Premise(F50)
	S53= ICache.IEA=addr                                        Path(S5,S52)
	S54= ICache.Hit=ICacheHit(addr)                             ICache-Search(S53)
	S55= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S53,S3)
	S56= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S54,S23)
	S57= FU.ICacheHit=ICacheHit(addr)                           Path(S54,S33)
	S58= ICache.Out=>ICacheReg.In                               Premise(F51)
	S59= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S55,S58)
	S60= PC.Out=>IMMU.IEA                                       Premise(F52)
	S61= IMMU.IEA=addr                                          Path(S5,S60)
	S62= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S63= IMMU.PID=pid                                           Path(S4,S62)
	S64= IMMU.Addr={pid,addr}                                   IMMU-Search(S63,S61)
	S65= IAddrReg.In={pid,addr}                                 Path(S64,S51)
	S66= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S63,S61)
	S67= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S66,S24)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F54)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S70= ICache.Out=>IR_ID.In                                   Premise(F56)
	S71= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S55,S70)
	S72= ICache.Out=>IR_IMMU.In                                 Premise(F57)
	S73= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S55,S72)
	S74= IR_EX.Out=>IR_MEM.In                                   Premise(F58)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F59)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F60)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F61)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F62)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F63)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F64)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F65)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F66)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F67)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F68)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F69)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F70)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F71)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F72)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F73)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F74)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F75)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F76)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F77)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F78)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F79)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F80)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F81)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F82)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F83)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F84)
	S101= CtrlA_EX=0                                            Premise(F85)
	S102= CtrlB_EX=0                                            Premise(F86)
	S103= CtrlALUOut_MEM=0                                      Premise(F87)
	S104= CtrlALUOut_DMMU1=0                                    Premise(F88)
	S105= CtrlALUOut_DMMU2=0                                    Premise(F89)
	S106= CtrlALUOut_WB=0                                       Premise(F90)
	S107= CtrlA_MEM=0                                           Premise(F91)
	S108= CtrlA_WB=0                                            Premise(F92)
	S109= CtrlB_MEM=0                                           Premise(F93)
	S110= CtrlB_WB=0                                            Premise(F94)
	S111= CtrlICache=0                                          Premise(F95)
	S112= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S111)
	S113= CtrlIMMU=0                                            Premise(F96)
	S114= CtrlIR_DMMU1=0                                        Premise(F97)
	S115= CtrlIR_DMMU2=0                                        Premise(F98)
	S116= CtrlIR_EX=0                                           Premise(F99)
	S117= CtrlIR_ID=1                                           Premise(F100)
	S118= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S71,S117)
	S119= CtrlIR_IMMU=0                                         Premise(F101)
	S120= CtrlIR_MEM=0                                          Premise(F102)
	S121= CtrlIR_WB=0                                           Premise(F103)
	S122= CtrlGPR=0                                             Premise(F104)
	S123= CtrlIAddrReg=0                                        Premise(F105)
	S124= CtrlPC=0                                              Premise(F106)
	S125= CtrlPCInc=1                                           Premise(F107)
	S126= PC[Out]=addr+4                                        PC-Inc(S1,S124,S125)
	S127= PC[CIA]=addr                                          PC-Inc(S1,S124,S125)
	S128= CtrlIMem=0                                            Premise(F108)
	S129= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S128)
	S130= CtrlICacheReg=0                                       Premise(F109)
	S131= CtrlASIDIn=0                                          Premise(F110)
	S132= CtrlCP0=0                                             Premise(F111)
	S133= CP0[ASID]=pid                                         CP0-Hold(S0,S132)
	S134= CtrlEPCIn=0                                           Premise(F112)
	S135= CtrlExCodeIn=0                                        Premise(F113)
	S136= CtrlIRMux=0                                           Premise(F114)
	S137= GPR[rS]=a                                             Premise(F115)
	S138= GPR[rT]=b                                             Premise(F116)

ID	S139= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S118)
	S140= IR_ID.Out31_26=0                                      IR-Out(S118)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S118)
	S142= IR_ID.Out20_16=rT                                     IR-Out(S118)
	S143= IR_ID.Out15_11=rD                                     IR-Out(S118)
	S144= IR_ID.Out10_6=0                                       IR-Out(S118)
	S145= IR_ID.Out5_0=37                                       IR-Out(S118)
	S146= PC.Out=addr+4                                         PC-Out(S126)
	S147= PC.CIA=addr                                           PC-Out(S127)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S127)
	S149= CP0.ASID=pid                                          CP0-Read-ASID(S133)
	S150= A_EX.Out=>ALU.A                                       Premise(F228)
	S151= B_EX.Out=>ALU.B                                       Premise(F229)
	S152= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F230)
	S153= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F231)
	S154= ALU.Out=>ALUOut_MEM.In                                Premise(F232)
	S155= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F233)
	S156= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F234)
	S157= A_MEM.Out=>A_WB.In                                    Premise(F235)
	S158= B_MEM.Out=>B_WB.In                                    Premise(F236)
	S159= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F237)
	S160= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F238)
	S161= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F239)
	S162= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F240)
	S163= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F241)
	S164= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F242)
	S165= FU.Bub_IF=>CU_IF.Bub                                  Premise(F243)
	S166= FU.Halt_IF=>CU_IF.Halt                                Premise(F244)
	S167= ICache.Hit=>CU_IF.ICacheHit                           Premise(F245)
	S168= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F246)
	S169= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F247)
	S170= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F248)
	S171= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F249)
	S172= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F250)
	S173= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F251)
	S174= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F252)
	S175= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F253)
	S176= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F254)
	S177= ICache.Hit=>FU.ICacheHit                              Premise(F255)
	S178= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F256)
	S179= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F257)
	S180= IR_EX.Out=>FU.IR_EX                                   Premise(F258)
	S181= IR_MEM.Out=>FU.IR_MEM                                 Premise(F259)
	S182= IR_WB.Out=>FU.IR_WB                                   Premise(F260)
	S183= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F261)
	S184= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F262)
	S185= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F263)
	S186= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F264)
	S187= ALU.Out=>FU.InEX                                      Premise(F265)
	S188= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F266)
	S189= ALUOut_MEM.Out=>FU.InMEM                              Premise(F267)
	S190= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F268)
	S191= ALUOut_WB.Out=>FU.InWB                                Premise(F269)
	S192= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F270)
	S193= ALUOut_WB.Out=>GPR.WData                              Premise(F271)
	S194= IR_WB.Out15_11=>GPR.WReg                              Premise(F272)
	S195= IMMU.Addr=>IAddrReg.In                                Premise(F273)
	S196= PC.Out=>ICache.IEA                                    Premise(F274)
	S197= ICache.IEA=addr+4                                     Path(S146,S196)
	S198= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S197)
	S199= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S198,S167)
	S200= FU.ICacheHit=ICacheHit(addr+4)                        Path(S198,S177)
	S201= ICache.Out=>ICacheReg.In                              Premise(F275)
	S202= PC.Out=>IMMU.IEA                                      Premise(F276)
	S203= IMMU.IEA=addr+4                                       Path(S146,S202)
	S204= CP0.ASID=>IMMU.PID                                    Premise(F277)
	S205= IMMU.PID=pid                                          Path(S149,S204)
	S206= IMMU.Addr={pid,addr+4}                                IMMU-Search(S205,S203)
	S207= IAddrReg.In={pid,addr+4}                              Path(S206,S195)
	S208= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S205,S203)
	S209= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S208,S168)
	S210= IR_MEM.Out=>IR_DMMU1.In                               Premise(F278)
	S211= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F279)
	S212= ICache.Out=>IR_ID.In                                  Premise(F280)
	S213= ICache.Out=>IR_IMMU.In                                Premise(F281)
	S214= IR_EX.Out=>IR_MEM.In                                  Premise(F282)
	S215= IR_DMMU2.Out=>IR_WB.In                                Premise(F283)
	S216= IR_MEM.Out=>IR_WB.In                                  Premise(F284)
	S217= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F285)
	S218= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F286)
	S219= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F287)
	S220= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F288)
	S221= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F289)
	S222= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F290)
	S223= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F291)
	S224= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F292)
	S225= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F293)
	S226= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F294)
	S227= IR_EX.Out31_26=>CU_EX.Op                              Premise(F295)
	S228= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F296)
	S229= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F297)
	S230= CU_ID.IRFunc1=rT                                      Path(S142,S229)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F298)
	S232= CU_ID.IRFunc2=rS                                      Path(S141,S231)
	S233= IR_ID.Out31_26=>CU_ID.Op                              Premise(F299)
	S234= CU_ID.Op=0                                            Path(S140,S233)
	S235= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F300)
	S236= CU_ID.IRFunc=37                                       Path(S145,S235)
	S237= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F301)
	S238= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F302)
	S239= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F303)
	S240= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F304)
	S241= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F305)
	S242= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F306)
	S243= IR_WB.Out31_26=>CU_WB.Op                              Premise(F307)
	S244= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F308)
	S245= CtrlA_EX=1                                            Premise(F309)
	S246= CtrlB_EX=1                                            Premise(F310)
	S247= CtrlALUOut_MEM=0                                      Premise(F311)
	S248= CtrlALUOut_DMMU1=0                                    Premise(F312)
	S249= CtrlALUOut_DMMU2=0                                    Premise(F313)
	S250= CtrlALUOut_WB=0                                       Premise(F314)
	S251= CtrlA_MEM=0                                           Premise(F315)
	S252= CtrlA_WB=0                                            Premise(F316)
	S253= CtrlB_MEM=0                                           Premise(F317)
	S254= CtrlB_WB=0                                            Premise(F318)
	S255= CtrlICache=0                                          Premise(F319)
	S256= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S112,S255)
	S257= CtrlIMMU=0                                            Premise(F320)
	S258= CtrlIR_DMMU1=0                                        Premise(F321)
	S259= CtrlIR_DMMU2=0                                        Premise(F322)
	S260= CtrlIR_EX=1                                           Premise(F323)
	S261= CtrlIR_ID=0                                           Premise(F324)
	S262= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S118,S261)
	S263= CtrlIR_IMMU=0                                         Premise(F325)
	S264= CtrlIR_MEM=0                                          Premise(F326)
	S265= CtrlIR_WB=0                                           Premise(F327)
	S266= CtrlGPR=0                                             Premise(F328)
	S267= GPR[rS]=a                                             GPR-Hold(S137,S266)
	S268= GPR[rT]=b                                             GPR-Hold(S138,S266)
	S269= CtrlIAddrReg=0                                        Premise(F329)
	S270= CtrlPC=0                                              Premise(F330)
	S271= CtrlPCInc=0                                           Premise(F331)
	S272= PC[CIA]=addr                                          PC-Hold(S127,S271)
	S273= PC[Out]=addr+4                                        PC-Hold(S126,S270,S271)
	S274= CtrlIMem=0                                            Premise(F332)
	S275= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S129,S274)
	S276= CtrlICacheReg=0                                       Premise(F333)
	S277= CtrlASIDIn=0                                          Premise(F334)
	S278= CtrlCP0=0                                             Premise(F335)
	S279= CP0[ASID]=pid                                         CP0-Hold(S133,S278)
	S280= CtrlEPCIn=0                                           Premise(F336)
	S281= CtrlExCodeIn=0                                        Premise(F337)
	S282= CtrlIRMux=0                                           Premise(F338)

EX	S283= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S262)
	S284= IR_ID.Out31_26=0                                      IR-Out(S262)
	S285= IR_ID.Out25_21=rS                                     IR-Out(S262)
	S286= IR_ID.Out20_16=rT                                     IR-Out(S262)
	S287= IR_ID.Out15_11=rD                                     IR-Out(S262)
	S288= IR_ID.Out10_6=0                                       IR-Out(S262)
	S289= IR_ID.Out5_0=37                                       IR-Out(S262)
	S290= PC.CIA=addr                                           PC-Out(S272)
	S291= PC.CIA31_28=addr[31:28]                               PC-Out(S272)
	S292= PC.Out=addr+4                                         PC-Out(S273)
	S293= CP0.ASID=pid                                          CP0-Read-ASID(S279)
	S294= A_EX.Out=>ALU.A                                       Premise(F339)
	S295= B_EX.Out=>ALU.B                                       Premise(F340)
	S296= ALU.Func=6'b000001                                    Premise(F341)
	S297= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F342)
	S298= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F343)
	S299= ALU.Out=>ALUOut_MEM.In                                Premise(F344)
	S300= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F345)
	S301= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F346)
	S302= A_MEM.Out=>A_WB.In                                    Premise(F347)
	S303= B_MEM.Out=>B_WB.In                                    Premise(F348)
	S304= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F349)
	S305= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F350)
	S306= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F351)
	S307= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F352)
	S308= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F353)
	S309= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F354)
	S310= FU.Bub_IF=>CU_IF.Bub                                  Premise(F355)
	S311= FU.Halt_IF=>CU_IF.Halt                                Premise(F356)
	S312= ICache.Hit=>CU_IF.ICacheHit                           Premise(F357)
	S313= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F358)
	S314= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F359)
	S315= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F360)
	S316= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F361)
	S317= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F362)
	S318= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F363)
	S319= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F364)
	S320= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F365)
	S321= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F366)
	S322= ICache.Hit=>FU.ICacheHit                              Premise(F367)
	S323= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F368)
	S324= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F369)
	S325= IR_EX.Out=>FU.IR_EX                                   Premise(F370)
	S326= IR_MEM.Out=>FU.IR_MEM                                 Premise(F371)
	S327= IR_WB.Out=>FU.IR_WB                                   Premise(F372)
	S328= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F373)
	S329= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F374)
	S330= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F375)
	S331= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F376)
	S332= ALU.Out=>FU.InEX                                      Premise(F377)
	S333= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F378)
	S334= ALUOut_MEM.Out=>FU.InMEM                              Premise(F379)
	S335= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F380)
	S336= ALUOut_WB.Out=>FU.InWB                                Premise(F381)
	S337= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F382)
	S338= ALUOut_WB.Out=>GPR.WData                              Premise(F383)
	S339= IR_WB.Out15_11=>GPR.WReg                              Premise(F384)
	S340= IMMU.Addr=>IAddrReg.In                                Premise(F385)
	S341= PC.Out=>ICache.IEA                                    Premise(F386)
	S342= ICache.IEA=addr+4                                     Path(S292,S341)
	S343= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S342)
	S344= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S343,S312)
	S345= FU.ICacheHit=ICacheHit(addr+4)                        Path(S343,S322)
	S346= ICache.Out=>ICacheReg.In                              Premise(F387)
	S347= PC.Out=>IMMU.IEA                                      Premise(F388)
	S348= IMMU.IEA=addr+4                                       Path(S292,S347)
	S349= CP0.ASID=>IMMU.PID                                    Premise(F389)
	S350= IMMU.PID=pid                                          Path(S293,S349)
	S351= IMMU.Addr={pid,addr+4}                                IMMU-Search(S350,S348)
	S352= IAddrReg.In={pid,addr+4}                              Path(S351,S340)
	S353= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S350,S348)
	S354= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S353,S313)
	S355= IR_MEM.Out=>IR_DMMU1.In                               Premise(F390)
	S356= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F391)
	S357= ICache.Out=>IR_ID.In                                  Premise(F392)
	S358= ICache.Out=>IR_IMMU.In                                Premise(F393)
	S359= IR_EX.Out=>IR_MEM.In                                  Premise(F394)
	S360= IR_DMMU2.Out=>IR_WB.In                                Premise(F395)
	S361= IR_MEM.Out=>IR_WB.In                                  Premise(F396)
	S362= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F397)
	S363= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F398)
	S364= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F399)
	S365= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F400)
	S366= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F401)
	S367= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F402)
	S368= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F403)
	S369= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F404)
	S370= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F405)
	S371= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F406)
	S372= IR_EX.Out31_26=>CU_EX.Op                              Premise(F407)
	S373= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F408)
	S374= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F409)
	S375= CU_ID.IRFunc1=rT                                      Path(S286,S374)
	S376= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F410)
	S377= CU_ID.IRFunc2=rS                                      Path(S285,S376)
	S378= IR_ID.Out31_26=>CU_ID.Op                              Premise(F411)
	S379= CU_ID.Op=0                                            Path(S284,S378)
	S380= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F412)
	S381= CU_ID.IRFunc=37                                       Path(S289,S380)
	S382= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F413)
	S383= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F414)
	S384= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F415)
	S385= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F416)
	S386= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F417)
	S387= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F418)
	S388= IR_WB.Out31_26=>CU_WB.Op                              Premise(F419)
	S389= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F420)
	S390= CtrlA_EX=0                                            Premise(F421)
	S391= CtrlB_EX=0                                            Premise(F422)
	S392= CtrlALUOut_MEM=1                                      Premise(F423)
	S393= CtrlALUOut_DMMU1=0                                    Premise(F424)
	S394= CtrlALUOut_DMMU2=0                                    Premise(F425)
	S395= CtrlALUOut_WB=0                                       Premise(F426)
	S396= CtrlA_MEM=0                                           Premise(F427)
	S397= CtrlA_WB=0                                            Premise(F428)
	S398= CtrlB_MEM=0                                           Premise(F429)
	S399= CtrlB_WB=0                                            Premise(F430)
	S400= CtrlICache=0                                          Premise(F431)
	S401= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S256,S400)
	S402= CtrlIMMU=0                                            Premise(F432)
	S403= CtrlIR_DMMU1=0                                        Premise(F433)
	S404= CtrlIR_DMMU2=0                                        Premise(F434)
	S405= CtrlIR_EX=0                                           Premise(F435)
	S406= CtrlIR_ID=0                                           Premise(F436)
	S407= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S262,S406)
	S408= CtrlIR_IMMU=0                                         Premise(F437)
	S409= CtrlIR_MEM=1                                          Premise(F438)
	S410= CtrlIR_WB=0                                           Premise(F439)
	S411= CtrlGPR=0                                             Premise(F440)
	S412= GPR[rS]=a                                             GPR-Hold(S267,S411)
	S413= GPR[rT]=b                                             GPR-Hold(S268,S411)
	S414= CtrlIAddrReg=0                                        Premise(F441)
	S415= CtrlPC=0                                              Premise(F442)
	S416= CtrlPCInc=0                                           Premise(F443)
	S417= PC[CIA]=addr                                          PC-Hold(S272,S416)
	S418= PC[Out]=addr+4                                        PC-Hold(S273,S415,S416)
	S419= CtrlIMem=0                                            Premise(F444)
	S420= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S275,S419)
	S421= CtrlICacheReg=0                                       Premise(F445)
	S422= CtrlASIDIn=0                                          Premise(F446)
	S423= CtrlCP0=0                                             Premise(F447)
	S424= CP0[ASID]=pid                                         CP0-Hold(S279,S423)
	S425= CtrlEPCIn=0                                           Premise(F448)
	S426= CtrlExCodeIn=0                                        Premise(F449)
	S427= CtrlIRMux=0                                           Premise(F450)

MEM	S428= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S407)
	S429= IR_ID.Out31_26=0                                      IR-Out(S407)
	S430= IR_ID.Out25_21=rS                                     IR-Out(S407)
	S431= IR_ID.Out20_16=rT                                     IR-Out(S407)
	S432= IR_ID.Out15_11=rD                                     IR-Out(S407)
	S433= IR_ID.Out10_6=0                                       IR-Out(S407)
	S434= IR_ID.Out5_0=37                                       IR-Out(S407)
	S435= PC.CIA=addr                                           PC-Out(S417)
	S436= PC.CIA31_28=addr[31:28]                               PC-Out(S417)
	S437= PC.Out=addr+4                                         PC-Out(S418)
	S438= CP0.ASID=pid                                          CP0-Read-ASID(S424)
	S439= A_EX.Out=>ALU.A                                       Premise(F451)
	S440= B_EX.Out=>ALU.B                                       Premise(F452)
	S441= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F453)
	S442= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F454)
	S443= ALU.Out=>ALUOut_MEM.In                                Premise(F455)
	S444= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F456)
	S445= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F457)
	S446= A_MEM.Out=>A_WB.In                                    Premise(F458)
	S447= B_MEM.Out=>B_WB.In                                    Premise(F459)
	S448= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F460)
	S449= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F461)
	S450= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F462)
	S451= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F463)
	S452= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F464)
	S453= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F465)
	S454= FU.Bub_IF=>CU_IF.Bub                                  Premise(F466)
	S455= FU.Halt_IF=>CU_IF.Halt                                Premise(F467)
	S456= ICache.Hit=>CU_IF.ICacheHit                           Premise(F468)
	S457= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F469)
	S458= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F470)
	S459= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F471)
	S460= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F472)
	S461= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F473)
	S462= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F474)
	S463= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F475)
	S464= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F476)
	S465= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F477)
	S466= ICache.Hit=>FU.ICacheHit                              Premise(F478)
	S467= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F479)
	S468= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F480)
	S469= IR_EX.Out=>FU.IR_EX                                   Premise(F481)
	S470= IR_MEM.Out=>FU.IR_MEM                                 Premise(F482)
	S471= IR_WB.Out=>FU.IR_WB                                   Premise(F483)
	S472= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F484)
	S473= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F485)
	S474= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F486)
	S475= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F487)
	S476= ALU.Out=>FU.InEX                                      Premise(F488)
	S477= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F489)
	S478= ALUOut_MEM.Out=>FU.InMEM                              Premise(F490)
	S479= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F491)
	S480= ALUOut_WB.Out=>FU.InWB                                Premise(F492)
	S481= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F493)
	S482= ALUOut_WB.Out=>GPR.WData                              Premise(F494)
	S483= IR_WB.Out15_11=>GPR.WReg                              Premise(F495)
	S484= IMMU.Addr=>IAddrReg.In                                Premise(F496)
	S485= PC.Out=>ICache.IEA                                    Premise(F497)
	S486= ICache.IEA=addr+4                                     Path(S437,S485)
	S487= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S486)
	S488= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S487,S456)
	S489= FU.ICacheHit=ICacheHit(addr+4)                        Path(S487,S466)
	S490= ICache.Out=>ICacheReg.In                              Premise(F498)
	S491= PC.Out=>IMMU.IEA                                      Premise(F499)
	S492= IMMU.IEA=addr+4                                       Path(S437,S491)
	S493= CP0.ASID=>IMMU.PID                                    Premise(F500)
	S494= IMMU.PID=pid                                          Path(S438,S493)
	S495= IMMU.Addr={pid,addr+4}                                IMMU-Search(S494,S492)
	S496= IAddrReg.In={pid,addr+4}                              Path(S495,S484)
	S497= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S494,S492)
	S498= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S497,S457)
	S499= IR_MEM.Out=>IR_DMMU1.In                               Premise(F501)
	S500= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F502)
	S501= ICache.Out=>IR_ID.In                                  Premise(F503)
	S502= ICache.Out=>IR_IMMU.In                                Premise(F504)
	S503= IR_EX.Out=>IR_MEM.In                                  Premise(F505)
	S504= IR_DMMU2.Out=>IR_WB.In                                Premise(F506)
	S505= IR_MEM.Out=>IR_WB.In                                  Premise(F507)
	S506= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F508)
	S507= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F509)
	S508= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F510)
	S509= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F511)
	S510= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F512)
	S511= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F513)
	S512= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F514)
	S513= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F515)
	S514= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F516)
	S515= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F517)
	S516= IR_EX.Out31_26=>CU_EX.Op                              Premise(F518)
	S517= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F519)
	S518= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F520)
	S519= CU_ID.IRFunc1=rT                                      Path(S431,S518)
	S520= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F521)
	S521= CU_ID.IRFunc2=rS                                      Path(S430,S520)
	S522= IR_ID.Out31_26=>CU_ID.Op                              Premise(F522)
	S523= CU_ID.Op=0                                            Path(S429,S522)
	S524= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F523)
	S525= CU_ID.IRFunc=37                                       Path(S434,S524)
	S526= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F524)
	S527= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F525)
	S528= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F526)
	S529= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F527)
	S530= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F528)
	S531= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F529)
	S532= IR_WB.Out31_26=>CU_WB.Op                              Premise(F530)
	S533= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F531)
	S534= CtrlA_EX=0                                            Premise(F532)
	S535= CtrlB_EX=0                                            Premise(F533)
	S536= CtrlALUOut_MEM=0                                      Premise(F534)
	S537= CtrlALUOut_DMMU1=1                                    Premise(F535)
	S538= CtrlALUOut_DMMU2=0                                    Premise(F536)
	S539= CtrlALUOut_WB=1                                       Premise(F537)
	S540= CtrlA_MEM=0                                           Premise(F538)
	S541= CtrlA_WB=1                                            Premise(F539)
	S542= CtrlB_MEM=0                                           Premise(F540)
	S543= CtrlB_WB=1                                            Premise(F541)
	S544= CtrlICache=0                                          Premise(F542)
	S545= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S401,S544)
	S546= CtrlIMMU=0                                            Premise(F543)
	S547= CtrlIR_DMMU1=1                                        Premise(F544)
	S548= CtrlIR_DMMU2=0                                        Premise(F545)
	S549= CtrlIR_EX=0                                           Premise(F546)
	S550= CtrlIR_ID=0                                           Premise(F547)
	S551= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S407,S550)
	S552= CtrlIR_IMMU=0                                         Premise(F548)
	S553= CtrlIR_MEM=0                                          Premise(F549)
	S554= CtrlIR_WB=1                                           Premise(F550)
	S555= CtrlGPR=0                                             Premise(F551)
	S556= GPR[rS]=a                                             GPR-Hold(S412,S555)
	S557= GPR[rT]=b                                             GPR-Hold(S413,S555)
	S558= CtrlIAddrReg=0                                        Premise(F552)
	S559= CtrlPC=0                                              Premise(F553)
	S560= CtrlPCInc=0                                           Premise(F554)
	S561= PC[CIA]=addr                                          PC-Hold(S417,S560)
	S562= PC[Out]=addr+4                                        PC-Hold(S418,S559,S560)
	S563= CtrlIMem=0                                            Premise(F555)
	S564= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S420,S563)
	S565= CtrlICacheReg=0                                       Premise(F556)
	S566= CtrlASIDIn=0                                          Premise(F557)
	S567= CtrlCP0=0                                             Premise(F558)
	S568= CP0[ASID]=pid                                         CP0-Hold(S424,S567)
	S569= CtrlEPCIn=0                                           Premise(F559)
	S570= CtrlExCodeIn=0                                        Premise(F560)
	S571= CtrlIRMux=0                                           Premise(F561)

WB	S572= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S551)
	S573= IR_ID.Out31_26=0                                      IR-Out(S551)
	S574= IR_ID.Out25_21=rS                                     IR-Out(S551)
	S575= IR_ID.Out20_16=rT                                     IR-Out(S551)
	S576= IR_ID.Out15_11=rD                                     IR-Out(S551)
	S577= IR_ID.Out10_6=0                                       IR-Out(S551)
	S578= IR_ID.Out5_0=37                                       IR-Out(S551)
	S579= PC.CIA=addr                                           PC-Out(S561)
	S580= PC.CIA31_28=addr[31:28]                               PC-Out(S561)
	S581= PC.Out=addr+4                                         PC-Out(S562)
	S582= CP0.ASID=pid                                          CP0-Read-ASID(S568)
	S583= A_EX.Out=>ALU.A                                       Premise(F784)
	S584= B_EX.Out=>ALU.B                                       Premise(F785)
	S585= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F786)
	S586= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F787)
	S587= ALU.Out=>ALUOut_MEM.In                                Premise(F788)
	S588= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F789)
	S589= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F790)
	S590= A_MEM.Out=>A_WB.In                                    Premise(F791)
	S591= B_MEM.Out=>B_WB.In                                    Premise(F792)
	S592= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F793)
	S593= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F794)
	S594= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F795)
	S595= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F796)
	S596= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F797)
	S597= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F798)
	S598= FU.Bub_IF=>CU_IF.Bub                                  Premise(F799)
	S599= FU.Halt_IF=>CU_IF.Halt                                Premise(F800)
	S600= ICache.Hit=>CU_IF.ICacheHit                           Premise(F801)
	S601= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F802)
	S602= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F803)
	S603= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F804)
	S604= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F805)
	S605= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F806)
	S606= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F807)
	S607= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F808)
	S608= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F809)
	S609= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F810)
	S610= ICache.Hit=>FU.ICacheHit                              Premise(F811)
	S611= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F812)
	S612= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F813)
	S613= IR_EX.Out=>FU.IR_EX                                   Premise(F814)
	S614= IR_MEM.Out=>FU.IR_MEM                                 Premise(F815)
	S615= IR_WB.Out=>FU.IR_WB                                   Premise(F816)
	S616= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F817)
	S617= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F818)
	S618= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F819)
	S619= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F820)
	S620= ALU.Out=>FU.InEX                                      Premise(F821)
	S621= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F822)
	S622= ALUOut_MEM.Out=>FU.InMEM                              Premise(F823)
	S623= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F824)
	S624= ALUOut_WB.Out=>FU.InWB                                Premise(F825)
	S625= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F826)
	S626= ALUOut_WB.Out=>GPR.WData                              Premise(F827)
	S627= IR_WB.Out15_11=>GPR.WReg                              Premise(F828)
	S628= IMMU.Addr=>IAddrReg.In                                Premise(F829)
	S629= PC.Out=>ICache.IEA                                    Premise(F830)
	S630= ICache.IEA=addr+4                                     Path(S581,S629)
	S631= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S630)
	S632= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S631,S600)
	S633= FU.ICacheHit=ICacheHit(addr+4)                        Path(S631,S610)
	S634= ICache.Out=>ICacheReg.In                              Premise(F831)
	S635= PC.Out=>IMMU.IEA                                      Premise(F832)
	S636= IMMU.IEA=addr+4                                       Path(S581,S635)
	S637= CP0.ASID=>IMMU.PID                                    Premise(F833)
	S638= IMMU.PID=pid                                          Path(S582,S637)
	S639= IMMU.Addr={pid,addr+4}                                IMMU-Search(S638,S636)
	S640= IAddrReg.In={pid,addr+4}                              Path(S639,S628)
	S641= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S638,S636)
	S642= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S641,S601)
	S643= IR_MEM.Out=>IR_DMMU1.In                               Premise(F834)
	S644= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F835)
	S645= ICache.Out=>IR_ID.In                                  Premise(F836)
	S646= ICache.Out=>IR_IMMU.In                                Premise(F837)
	S647= IR_EX.Out=>IR_MEM.In                                  Premise(F838)
	S648= IR_DMMU2.Out=>IR_WB.In                                Premise(F839)
	S649= IR_MEM.Out=>IR_WB.In                                  Premise(F840)
	S650= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F841)
	S651= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F842)
	S652= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F843)
	S653= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F844)
	S654= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F845)
	S655= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F846)
	S656= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F847)
	S657= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F848)
	S658= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F849)
	S659= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F850)
	S660= IR_EX.Out31_26=>CU_EX.Op                              Premise(F851)
	S661= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F852)
	S662= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F853)
	S663= CU_ID.IRFunc1=rT                                      Path(S575,S662)
	S664= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F854)
	S665= CU_ID.IRFunc2=rS                                      Path(S574,S664)
	S666= IR_ID.Out31_26=>CU_ID.Op                              Premise(F855)
	S667= CU_ID.Op=0                                            Path(S573,S666)
	S668= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F856)
	S669= CU_ID.IRFunc=37                                       Path(S578,S668)
	S670= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F857)
	S671= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F858)
	S672= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F859)
	S673= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F860)
	S674= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F861)
	S675= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F862)
	S676= IR_WB.Out31_26=>CU_WB.Op                              Premise(F863)
	S677= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F864)
	S678= CtrlA_EX=0                                            Premise(F865)
	S679= CtrlB_EX=0                                            Premise(F866)
	S680= CtrlALUOut_MEM=0                                      Premise(F867)
	S681= CtrlALUOut_DMMU1=0                                    Premise(F868)
	S682= CtrlALUOut_DMMU2=0                                    Premise(F869)
	S683= CtrlALUOut_WB=0                                       Premise(F870)
	S684= CtrlA_MEM=0                                           Premise(F871)
	S685= CtrlA_WB=0                                            Premise(F872)
	S686= CtrlB_MEM=0                                           Premise(F873)
	S687= CtrlB_WB=0                                            Premise(F874)
	S688= CtrlICache=0                                          Premise(F875)
	S689= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S545,S688)
	S690= CtrlIMMU=0                                            Premise(F876)
	S691= CtrlIR_DMMU1=0                                        Premise(F877)
	S692= CtrlIR_DMMU2=0                                        Premise(F878)
	S693= CtrlIR_EX=0                                           Premise(F879)
	S694= CtrlIR_ID=0                                           Premise(F880)
	S695= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S551,S694)
	S696= CtrlIR_IMMU=0                                         Premise(F881)
	S697= CtrlIR_MEM=0                                          Premise(F882)
	S698= CtrlIR_WB=0                                           Premise(F883)
	S699= CtrlGPR=1                                             Premise(F884)
	S700= CtrlIAddrReg=0                                        Premise(F885)
	S701= CtrlPC=0                                              Premise(F886)
	S702= CtrlPCInc=0                                           Premise(F887)
	S703= PC[CIA]=addr                                          PC-Hold(S561,S702)
	S704= PC[Out]=addr+4                                        PC-Hold(S562,S701,S702)
	S705= CtrlIMem=0                                            Premise(F888)
	S706= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S564,S705)
	S707= CtrlICacheReg=0                                       Premise(F889)
	S708= CtrlASIDIn=0                                          Premise(F890)
	S709= CtrlCP0=0                                             Premise(F891)
	S710= CP0[ASID]=pid                                         CP0-Hold(S568,S709)
	S711= CtrlEPCIn=0                                           Premise(F892)
	S712= CtrlExCodeIn=0                                        Premise(F893)
	S713= CtrlIRMux=0                                           Premise(F894)

POST	S689= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S545,S688)
	S695= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S551,S694)
	S703= PC[CIA]=addr                                          PC-Hold(S561,S702)
	S704= PC[Out]=addr+4                                        PC-Hold(S562,S701,S702)
	S706= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S564,S705)
	S710= CP0[ASID]=pid                                         CP0-Hold(S568,S709)

