**Execution of the Task 4**


**Use the following instructions to get the gtkwave window**


ls - to check the contents of the folder


iverilog abdul.v abdul_tb.v - to simulate the verilog code and to check the errors


./a.out - to get the output and make vcd file to be ready open


![WhatsApp Image 2024-03-14 at 14 50 21_25ac071c](https://github.com/Abdulbitm/Abdul/assets/160620896/48ef3f4b-a3ca-4d16-8fc1-d62554755ba7)


![WhatsApp Image 2024-03-14 at 14 50 21_698fdb9c](https://github.com/Abdulbitm/Abdul/assets/160620896/76ebb11f-b90d-4cff-b761-2970e4813fcf)

**after running the command
gtkwave abdul.vcd**


![WhatsApp Image 2024-03-14 at 14 50 21_97442ae1](https://github.com/Abdulbitm/Abdul/assets/160620896/113dded2-a032-4b11-b39b-b75aae1a0e1d)



**Before moving to the execution of the instructions let us understand few parts of a verilog code**

**-the code has been written in a systematic way and broken down into different parts**

1. Instruction Fetch Stage
   
   ![WhatsApp Image 2024-03-14 at 15 28 46_78f0ba3f](https://github.com/Abdulbitm/Abdul/assets/160620896/6009d228-beac-411e-a2ef-72ce8d6fad82)

2. Instruction Decode Stage

   ![WhatsApp Image 2024-03-14 at 15 28 46_f6f08016](https://github.com/Abdulbitm/Abdul/assets/160620896/0bf49697-4e9e-42dc-adcf-eed7df8e957c)


3. Contents of registers and registers used

   ![WhatsApp Image 2024-03-14 at 15 28 46_d99accca](https://github.com/Abdulbitm/Abdul/assets/160620896/32ae2162-efe4-448a-afe2-7e850278e547)


4. Instructions Hardcoded

![WhatsApp Image 2024-03-14 at 15 28 49_17d38c51](https://github.com/Abdulbitm/Abdul/assets/160620896/23c86e3e-d2bd-4805-a8d3-2b1f6bde84c8)


**Lets move on to the execution Stage with Waveforms obtained for running the gtkwave abdul.vcd**


1. When instantiated module is selected we get all the registers and wires as shown in the below figure

   ![WhatsApp Image 2024-03-14 at 14 50 21_80947349](https://github.com/Abdulbitm/Abdul/assets/160620896/d0ad6822-9ef1-4424-89f5-4e8ea783609a)


2. Upon adding few signals the waves can be see as shown in the below figure

   ![WhatsApp Image 2024-03-14 at 14 50 22_1ccd2d4a](https://github.com/Abdulbitm/Abdul/assets/160620896/edd173c1-6e89-4164-b5cb-b77a12d78c9b)


**Output showing the ADD Operation**

![WhatsApp Image 2024-03-14 at 14 50 22_1ccd2d4a](https://github.com/Abdulbitm/Abdul/assets/160620896/0ba4aae8-32c0-4bd8-8c5b-03e68144c4e2)


**Output showing the SUB Operation**

![WhatsApp Image 2024-03-14 at 14 50 22_49aacb20](https://github.com/Abdulbitm/Abdul/assets/160620896/6e77d55d-f07c-4fe5-8ac5-64677e1657de)

**Output showing the AND Operation**

![WhatsApp Image 2024-03-14 at 14 51 11_9e3af44e](https://github.com/Abdulbitm/Abdul/assets/160620896/c4f77171-0166-4815-8d50-7820613c9b3a)


**Output showing the OR Operation**
![WhatsApp Image 2024-03-14 at 14 51 11_64d882fe](https://github.com/Abdulbitm/Abdul/assets/160620896/45ae0f92-78ab-469a-bacd-5cdb2f7c5578)

![WhatsApp Image 2024-03-14 at 14 51 11_c263287b](https://github.com/Abdulbitm/Abdul/assets/160620896/4d337702-67ac-4800-b7b6-b4bf4a7029f8)

**Output showing the XOR Operation**

![WhatsApp Image 2024-03-14 at 14 51 11_64d882fe](https://github.com/Abdulbitm/Abdul/assets/160620896/5584f6ad-a942-460b-a2d1-c44a1a68ca8e)







