Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May  1 20:51:56 2022
| Host         : DESKTOP-CPDI2J3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_Single_Cycle_SoC_control_sets_placed.rpt
| Design       : fpga_Single_Cycle_SoC
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              74 |           40 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |            2017 |          753 |
| Yes          | No                    | Yes                    |             105 |           42 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                           |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/E[0]                               | rst_IBUF                                                                    |                2 |              4 |
|  clk_5KHz_BUFG |                                                                    |                                                                             |                4 |              8 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_3_2                  |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[28][31]_i_3_0                  |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/load_register | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/FSM_onehot_cs_reg[1]_8 |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_1          |                                                                             |                6 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_5          |                                                                             |                7 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_8          |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_30_1          |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_0          |                                                                             |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_30_0          |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_3          |                                                                             |               19 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_4          |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_26_2          |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_2          |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_6          |                                                                             |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_26_3          |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_26_0          |                                                                             |               19 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_26_1          |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_0_5_i_29_7          |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_13_1         |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_13_2         |                                                                             |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_13_3         |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_13_0         |                                                                             |               18 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_5          |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_12         |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_11         |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_3          |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_1          |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_8          |                                                                             |                7 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_0          |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_2          |                                                                             |                6 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_10         |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_4          |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_6          |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_7          |                                                                             |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_9          |                                                                             |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/rf_reg_r1_0_31_6_11_i_9_13         |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_1                    |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_10                   |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_0                    |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_11                   |                                                                             |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_12                   |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_13                   |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_14                   |                                                                             |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_15                   |                                                                             |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_8                    |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_3_1                   |                                                                             |                5 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_3                    |                                                                             |               23 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_3_2                   |                                                                             |                7 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_3_3                   |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_3_0                   |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_7                    |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_6                    |                                                                             |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_2                    |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_5                    |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_4                    |                                                                             |               18 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_9                    |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[28][31]_i_4_0                  |                                                                             |                7 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_3_3                  |                                                                             |                5 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_3_0                   |                                                                             |               17 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[40][31]_i_3_0                  |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[4][31]_i_3_0                   |                                                                             |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[4][31]_i_3_1                   |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_3_4                  |                                                                             |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_3_0                  |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_3_1                  |                                                                             |                7 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/Q[4]          | rst_IBUF                                                                    |                8 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[6]_30[0]                     | rst_IBUF                                                                    |               13 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/load_register |                                                                             |                9 |             33 |
|  clk_IBUF_BUFG |                                                                    | rst_IBUF                                                                    |               10 |             33 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[6]_31[0]                     | rst_IBUF                                                                    |               19 |             37 |
|  clk_5KHz_BUFG |                                                                    | rst_IBUF                                                                    |               40 |             74 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_1                         |                                                                             |               12 |             96 |
+----------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+


