Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 14 13:45:09 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.188        0.000                      0                17542        0.045        0.000                      0                17542        3.750        0.000                       0                  6865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.188        0.000                      0                17479        0.045        0.000                      0                17479        3.750        0.000                       0                  6865  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.153        0.000                      0                   63        1.438        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.853ns (29.858%)  route 6.702ns (70.142%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.676    13.059    cpu0/if0/ifc_hit
    SLICE_X26Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.183 r  cpu0/if0/if_inst[31]_i_4/O
                         net (fo=1, routed)           0.669    13.852    cpu0/if0/if_inst[31]_i_4_n_1
    SLICE_X26Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.976 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.827    14.803    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.609    14.950    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[11]/C
                         clock pessimism              0.282    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.992    cpu0/if0/if_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.853ns (29.858%)  route 6.702ns (70.142%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.676    13.059    cpu0/if0/ifc_hit
    SLICE_X26Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.183 r  cpu0/if0/if_inst[31]_i_4/O
                         net (fo=1, routed)           0.669    13.852    cpu0/if0/if_inst[31]_i_4_n_1
    SLICE_X26Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.976 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.827    14.803    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.609    14.950    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[28]/C
                         clock pessimism              0.282    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.992    cpu0/if0/if_inst_reg[28]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.853ns (29.858%)  route 6.702ns (70.142%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.676    13.059    cpu0/if0/ifc_hit
    SLICE_X26Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.183 r  cpu0/if0/if_inst[31]_i_4/O
                         net (fo=1, routed)           0.669    13.852    cpu0/if0/if_inst[31]_i_4_n_1
    SLICE_X26Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.976 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.827    14.803    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.609    14.950    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  cpu0/if0/if_inst_reg[29]/C
                         clock pessimism              0.282    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.992    cpu0/if0/if_inst_reg[29]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 2.853ns (30.105%)  route 6.624ns (69.895%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.676    13.059    cpu0/if0/ifc_hit
    SLICE_X26Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.183 r  cpu0/if0/if_inst[31]_i_4/O
                         net (fo=1, routed)           0.669    13.852    cpu0/if0/if_inst[31]_i_4_n_1
    SLICE_X26Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.976 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.749    14.725    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X25Y102        FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.613    14.954    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X25Y102        FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.981    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[0]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[13]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[16]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[1]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[4]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.853ns (31.069%)  route 6.330ns (68.931%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.727     5.248    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.340     7.066    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X35Y121        LUT6 (Prop_lut6_I2_O)        0.301     7.367 r  cpu0/icache0/FSM_sequential_state[2]_i_656/O
                         net (fo=1, routed)           0.000     7.367    cpu0/icache0/FSM_sequential_state[2]_i_656_n_1
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.584 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_368/O
                         net (fo=1, routed)           0.000     7.584    cpu0/icache0/FSM_sequential_state_reg[2]_i_368_n_1
    SLICE_X35Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     7.678 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_192/O
                         net (fo=1, routed)           1.103     8.781    cpu0/icache0/FSM_sequential_state_reg[2]_i_192_n_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.316     9.097 r  cpu0/icache0/FSM_sequential_state[2]_i_72/O
                         net (fo=1, routed)           0.000     9.097    cpu0/icache0/FSM_sequential_state[2]_i_72_n_1
    SLICE_X47Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_30/O
                         net (fo=1, routed)           1.474    10.817    cpu0/icache0/cache_tag[1]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.298    11.115 r  cpu0/icache0/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000    11.115    cpu0/icache0/FSM_sequential_state[2]_i_11_n_1
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.647 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.613    12.259    cpu0/icache0/hit_o1
    SLICE_X27Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.565    12.948    cpu0/if0/ifc_hit
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.072 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=1, routed)           0.433    13.505    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.629 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.802    14.431    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.437    14.778    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  cpu0/if0/pc_reg[5]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.724    cpu0/if0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/if0/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.312ns (62.731%)  route 0.185ns (37.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.562     1.445    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  cpu0/if0/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/pc_reg[27]/Q
                         net (fo=5, routed)           0.185     1.771    cpu0/if0/pc[27]
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.888 r  cpu0/if0/id_pc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    cpu0/if0/id_pc_reg[28]_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  cpu0/if0/id_pc_reg[31]_i_3/O[0]
                         net (fo=2, routed)           0.000     1.943    cpu0/if_id0/pc_reg[30][29]
    SLICE_X33Y100        FDRE                                         r  cpu0/if_id0/id_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.917     2.045    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  cpu0/if_id0/id_pc_reg[29]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.102     1.898    cpu0/if_id0/id_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.551     1.434    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X43Y77         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.806    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/ADDRD0
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.817     1.945    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/WCLK
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y77         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.551     1.434    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X43Y77         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.806    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/ADDRD0
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.817     1.945    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/WCLK
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y77         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.551     1.434    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X43Y77         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.806    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/ADDRD0
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.817     1.945    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/WCLK
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y77         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.551     1.434    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X43Y77         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.231     1.806    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/ADDRD0
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.817     1.945    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/WCLK
    SLICE_X42Y77         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y77         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu0/if0/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.323ns (63.538%)  route 0.185ns (36.462%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.562     1.445    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  cpu0/if0/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/pc_reg[27]/Q
                         net (fo=5, routed)           0.185     1.771    cpu0/if0/pc[27]
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.888 r  cpu0/if0/id_pc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    cpu0/if0/id_pc_reg[28]_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  cpu0/if0/id_pc_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000     1.954    cpu0/if_id0/pc_reg[30][31]
    SLICE_X33Y100        FDRE                                         r  cpu0/if_id0/id_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.917     2.045    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  cpu0/if_id0/id_pc_reg[31]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.102     1.898    cpu0/if_id0/id_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.557     1.440    hci0/clk
    SLICE_X47Y83         FDRE                                         r  hci0/q_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hci0/q_tx_data_reg[0]/Q
                         net (fo=16, routed)          0.080     1.661    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/DIA
    SLICE_X46Y83         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.825     1.952    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X46Y83         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.600    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.430%)  route 0.246ns (63.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.246     1.830    cpu0/regfile0/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.828     1.956    cpu0/regfile0/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.497     1.459    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.430%)  route 0.246ns (63.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.246     1.830    cpu0/regfile0/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.828     1.956    cpu0/regfile0/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.497     1.459    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.430%)  route 0.246ns (63.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.246     1.830    cpu0/regfile0/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.828     1.956    cpu0/regfile0/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.497     1.459    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.768    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y80  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y80  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y80  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y80  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y82  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y82  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y82  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y82  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y78  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y78  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.456ns (10.464%)  route 3.902ns (89.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.902     9.429    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y72         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.423    14.764    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y72         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.456ns (10.464%)  route 3.902ns (89.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.902     9.429    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y72         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.423    14.764    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y72         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.456ns (10.464%)  route 3.902ns (89.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.902     9.429    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y72         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.423    14.764    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y72         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.456ns (10.464%)  route 3.902ns (89.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.902     9.429    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y72         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.423    14.764    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y72         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.550     5.071    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_reg/Q
                         net (fo=926, routed)         3.761     9.288    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X41Y73         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.422    14.763    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X41Y73         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X60Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X60Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X60Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X60Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X60Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X60Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X61Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X61Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X61Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X61Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.141ns (9.840%)  route 1.292ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.292     2.875    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X61Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.855     1.982    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X61Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.141ns (9.073%)  route 1.413ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.413     2.996    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.856     1.984    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X63Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.141ns (9.073%)  route 1.413ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.413     2.996    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.856     1.984    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X63Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.141ns (9.073%)  route 1.413ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.413     2.996    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X63Y83         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.856     1.984    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X63Y83         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.141ns (9.064%)  route 1.415ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X37Y88         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg/Q
                         net (fo=926, routed)         1.415     2.998    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X61Y82         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.854     1.981    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X61Y82         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  1.587    





