Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/config

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc7a100t-CSG324-1

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4312: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4446: Port JTAGBUSY is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 70: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 114: Using initial value of basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 127: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 142: Using initial value of basesoc_main_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 161: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 178: Using initial value of basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 179: Using initial value of basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 215: Using initial value of basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 216: Using initial value of basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 232: Using initial value of basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 269: Using initial value of basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 287: Using initial value of basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 299: Using initial value of basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 453: Using initial value of adxl362_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 468: Using initial value of display_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 481: Using initial value of display_enable since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 558: Using initial value of SD_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 641: Using initial value of LCD_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 721: Using initial value of I2C_start_w since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4353: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4389: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"mem_3.init\".
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1351: Assignment to basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1352: Assignment to basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1356: Assignment to basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1402: Assignment to basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1427: Assignment to basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1428: Assignment to basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1432: Assignment to basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1473: Assignment to adxl362_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1474: Assignment to adxl362_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1487: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1567: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1570: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1573: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1576: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1579: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1582: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1640: Assignment to SD_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1641: Assignment to SD_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1655: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1727: Assignment to LCD_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1728: Assignment to LCD_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1741: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1813: Assignment to I2C_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1814: Assignment to I2C_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1827: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1922: Assignment to basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1923: Assignment to basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1925: Assignment to basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1926: Assignment to basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1927: Assignment to basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1933: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1934: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1940: Assignment to basesoc_main_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1941: Assignment to basesoc_main_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1944: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1947: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1948: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1987: Assignment to csrbank0_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1988: Assignment to csrbank0_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1989: Assignment to csrbank0_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1990: Assignment to csrbank0_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 1999: Assignment to csrbank0_miso_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2000: Assignment to csrbank0_miso_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2001: Assignment to csrbank0_miso_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2002: Assignment to csrbank0_miso_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2003: Assignment to csrbank0_miso_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2004: Assignment to csrbank0_miso_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2005: Assignment to csrbank0_miso_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2006: Assignment to csrbank0_miso_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2047: Assignment to csrbank1_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2048: Assignment to csrbank1_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2049: Assignment to csrbank1_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2050: Assignment to csrbank1_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2059: Assignment to csrbank1_miso_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2060: Assignment to csrbank1_miso_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2061: Assignment to csrbank1_miso_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2062: Assignment to csrbank1_miso_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2063: Assignment to csrbank1_miso_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2064: Assignment to csrbank1_miso_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2065: Assignment to csrbank1_miso_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2066: Assignment to csrbank1_miso_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2107: Assignment to csrbank2_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2108: Assignment to csrbank2_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2109: Assignment to csrbank2_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2110: Assignment to csrbank2_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2119: Assignment to csrbank2_miso_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2120: Assignment to csrbank2_miso_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2121: Assignment to csrbank2_miso_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2122: Assignment to csrbank2_miso_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2123: Assignment to csrbank2_miso_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2124: Assignment to csrbank2_miso_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2125: Assignment to csrbank2_miso_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2126: Assignment to csrbank2_miso_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2171: Assignment to csrbank3_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2172: Assignment to csrbank3_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2173: Assignment to csrbank3_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2174: Assignment to csrbank3_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2183: Assignment to csrbank3_miso_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2184: Assignment to csrbank3_miso_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2185: Assignment to csrbank3_miso_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2186: Assignment to csrbank3_miso_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2187: Assignment to csrbank3_miso_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2188: Assignment to csrbank3_miso_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2189: Assignment to csrbank3_miso_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2190: Assignment to csrbank3_miso_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2213: Assignment to csrbank4_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2214: Assignment to csrbank4_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2217: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2227: Assignment to csrbank5_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2228: Assignment to csrbank5_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2229: Assignment to csrbank5_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2230: Assignment to csrbank5_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2231: Assignment to csrbank5_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2232: Assignment to csrbank5_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2233: Assignment to csrbank5_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2234: Assignment to csrbank5_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2235: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2249: Assignment to display_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2256: Assignment to csrbank7_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2257: Assignment to csrbank7_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2258: Assignment to csrbank7_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2259: Assignment to csrbank7_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2260: Assignment to csrbank7_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2261: Assignment to csrbank7_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2262: Assignment to csrbank7_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2263: Assignment to csrbank7_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2264: Assignment to csrbank7_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2265: Assignment to csrbank7_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2266: Assignment to csrbank7_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2267: Assignment to csrbank7_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2268: Assignment to csrbank7_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2269: Assignment to csrbank7_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2270: Assignment to csrbank7_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2271: Assignment to csrbank7_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2388: Assignment to csrbank10_in1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2389: Assignment to csrbank10_in1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2390: Assignment to csrbank10_in0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2391: Assignment to csrbank10_in0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2413: Assignment to basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2415: Assignment to csrbank11_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2416: Assignment to csrbank11_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2417: Assignment to csrbank11_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2418: Assignment to csrbank11_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2419: Assignment to csrbank11_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2420: Assignment to csrbank11_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2421: Assignment to csrbank11_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2422: Assignment to csrbank11_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2423: Assignment to basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2424: Assignment to basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2450: Assignment to csrbank12_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2451: Assignment to csrbank12_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2452: Assignment to csrbank12_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2453: Assignment to csrbank12_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2454: Assignment to basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2455: Assignment to basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2479: Assignment to csrbank14_temperature1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2480: Assignment to csrbank14_temperature1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2481: Assignment to csrbank14_temperature0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2482: Assignment to csrbank14_temperature0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2483: Assignment to csrbank14_vccint1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2484: Assignment to csrbank14_vccint1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2485: Assignment to csrbank14_vccint0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2486: Assignment to csrbank14_vccint0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2487: Assignment to csrbank14_vccaux1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2488: Assignment to csrbank14_vccaux1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2489: Assignment to csrbank14_vccaux0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2490: Assignment to csrbank14_vccaux0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2491: Assignment to csrbank14_vccbram1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2492: Assignment to csrbank14_vccbram1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2493: Assignment to csrbank14_vccbram0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2494: Assignment to csrbank14_vccbram0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2534: Assignment to sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2550: Assignment to sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2642: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2642: Assignment to xilinxmultiregimpl1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2644: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2644: Assignment to xilinxmultiregimpl2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2669: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2670: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2842: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 2650: Assignment to I2C_config_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4406: Assignment to basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4423: Assignment to basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DNA_PORT>.

Elaborating module <XADC(INIT_40=16'b1001000000000000,INIT_41=14'b10111011110000,INIT_42=11'b10000000000,INIT_48=15'b100011100000001,INIT_49=4'b1111,INIT_4A=15'b100011100000000,INIT_4B=1'b0,INIT_4C=1'b0,INIT_4D=1'b0,INIT_4E=1'b0,INIT_4F=1'b0,INIT_50=16'b1011010111101101,INIT_51=15'b101100110011001,INIT_52=16'b1010000101000111,INIT_53=16'b1101110111011101,INIT_54=16'b1010100100111010,INIT_55=15'b101000100010001,INIT_56=16'b1001000111101011,INIT_57=16'b1010111001001110,INIT_58=15'b101100110011001,INIT_5C=15'b101000100010001)>.
WARNING:HDLCompiler:189 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4474: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4477: Size mismatch in connection of port <VAUXN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4478: Size mismatch in connection of port <VAUXP>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4481: Assignment to alarm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4482: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4483: Size mismatch in connection of port <CHANNEL>. Formal port size is 5-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4487: Assignment to eos ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4488: Assignment to ot ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4492: Assignment to adxl362_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4495: Assignment to adxl362_clk_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4501: Assignment to SD_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4504: Assignment to SD_clk_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4510: Assignment to LCD_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4513: Assignment to LCD_clk_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4519: Assignment to I2C_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" Line 4522: Assignment to I2C_clk_t_i ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/luis/OS/Users/ASUS/Documents/UniversidadNacional/2018-III/ElectronicaDigitalII/GameBoy/build/gateware/top.v" line 4314: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_3', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 4096x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16x10-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 33x8-bit single-port Read Only RAM <Mram_mem_3> for signal <mem_3>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_rom_bus_ack>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_main_ram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 1-bit register for signal <basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <basesoc_uart_tx_pending>.
    Found 1-bit register for signal <basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_rx_pending>.
    Found 1-bit register for signal <basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <basesoc_timer0_value>.
    Found 32-bit register for signal <basesoc_timer0_value_status>.
    Found 1-bit register for signal <basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 12-bit register for signal <temperature_status>.
    Found 12-bit register for signal <vccint_status>.
    Found 12-bit register for signal <vccaux_status>.
    Found 12-bit register for signal <vccbram_status>.
    Found 1-bit register for signal <user_rgb_led0_r>.
    Found 32-bit register for signal <r_count>.
    Found 1-bit register for signal <user_rgb_led0_g>.
    Found 32-bit register for signal <g_count>.
    Found 1-bit register for signal <user_rgb_led0_b>.
    Found 32-bit register for signal <b_count>.
    Found 32-bit register for signal <adxl362_data_read>.
    Found 16-bit register for signal <adxl362_cs>.
    Found 6-bit register for signal <adxl362_machine_n_write>.
    Found 6-bit register for signal <adxl362_machine_n_read>.
    Found 32-bit register for signal <adxl362_machine_data>.
    Found 1-bit register for signal <adxl362_pending1>.
    Found 32-bit register for signal <adxl362_data_write>.
    Found 1-bit register for signal <adxl362_active>.
    Found 1-bit register for signal <adxl362_pending0>.
    Found 1-bit register for signal <adxl362_machine_write0>.
    Found 1-bit register for signal <adxl362_machine_bias1>.
    Found 8-bit register for signal <adxl362_machine_cnt>.
    Found 1-bit register for signal <adxl362_machine_clk>.
    Found 2-bit register for signal <spimaster0_state>.
    Found 5-bit register for signal <display_values0>.
    Found 5-bit register for signal <display_values1>.
    Found 5-bit register for signal <display_values2>.
    Found 5-bit register for signal <display_values3>.
    Found 5-bit register for signal <display_values4>.
    Found 5-bit register for signal <display_values5>.
    Found 6-bit register for signal <display_cs2>.
    Found 17-bit register for signal <display_counter>.
    Found 32-bit register for signal <SD_data_read>.
    Found 16-bit register for signal <SD_cs>.
    Found 6-bit register for signal <SD_machine_n_write>.
    Found 6-bit register for signal <SD_machine_n_read>.
    Found 32-bit register for signal <SD_machine_data>.
    Found 1-bit register for signal <SD_pending1>.
    Found 32-bit register for signal <SD_data_write>.
    Found 1-bit register for signal <SD_active>.
    Found 1-bit register for signal <SD_pending0>.
    Found 1-bit register for signal <SD_machine_write0>.
    Found 1-bit register for signal <SD_machine_bias1>.
    Found 8-bit register for signal <SD_machine_cnt>.
    Found 1-bit register for signal <SD_machine_clk>.
    Found 2-bit register for signal <sd_state>.
    Found 32-bit register for signal <LCD_data_read>.
    Found 16-bit register for signal <LCD_cs>.
    Found 6-bit register for signal <LCD_machine_n_write>.
    Found 6-bit register for signal <LCD_machine_n_read>.
    Found 32-bit register for signal <LCD_machine_data>.
    Found 1-bit register for signal <LCD_pending1>.
    Found 32-bit register for signal <LCD_data_write>.
    Found 1-bit register for signal <LCD_active>.
    Found 1-bit register for signal <LCD_pending0>.
    Found 1-bit register for signal <LCD_machine_write0>.
    Found 1-bit register for signal <LCD_machine_bias1>.
    Found 8-bit register for signal <LCD_machine_cnt>.
    Found 1-bit register for signal <LCD_machine_clk>.
    Found 2-bit register for signal <spimaster1_state>.
    Found 32-bit register for signal <I2C_data_read>.
    Found 16-bit register for signal <I2C_cs>.
    Found 6-bit register for signal <I2C_machine_n_write>.
    Found 6-bit register for signal <I2C_machine_n_read>.
    Found 32-bit register for signal <I2C_machine_data>.
    Found 1-bit register for signal <I2C_pending1>.
    Found 32-bit register for signal <I2C_data_write>.
    Found 1-bit register for signal <I2C_active>.
    Found 1-bit register for signal <I2C_pending0>.
    Found 1-bit register for signal <I2C_machine_write0>.
    Found 1-bit register for signal <I2C_machine_bias1>.
    Found 8-bit register for signal <I2C_machine_cnt>.
    Found 1-bit register for signal <I2C_machine_clk>.
    Found 2-bit register for signal <spimaster2_state>.
    Found 1-bit register for signal <grant>.
    Found 4-bit register for signal <slave_sel_r>.
    Found 17-bit register for signal <count>.
    Found 8-bit register for signal <interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <I2C_config_storage_full<31>>.
    Found 1-bit register for signal <I2C_config_storage_full<30>>.
    Found 1-bit register for signal <I2C_config_storage_full<29>>.
    Found 1-bit register for signal <I2C_config_storage_full<28>>.
    Found 1-bit register for signal <I2C_config_storage_full<27>>.
    Found 1-bit register for signal <I2C_config_storage_full<26>>.
    Found 1-bit register for signal <I2C_config_storage_full<25>>.
    Found 1-bit register for signal <I2C_config_storage_full<24>>.
    Found 1-bit register for signal <I2C_config_storage_full<23>>.
    Found 1-bit register for signal <I2C_config_storage_full<22>>.
    Found 1-bit register for signal <I2C_config_storage_full<21>>.
    Found 1-bit register for signal <I2C_config_storage_full<20>>.
    Found 1-bit register for signal <I2C_config_storage_full<19>>.
    Found 1-bit register for signal <I2C_config_storage_full<18>>.
    Found 1-bit register for signal <I2C_config_storage_full<17>>.
    Found 1-bit register for signal <I2C_config_storage_full<16>>.
    Found 1-bit register for signal <I2C_config_storage_full<15>>.
    Found 1-bit register for signal <I2C_config_storage_full<14>>.
    Found 1-bit register for signal <I2C_config_storage_full<13>>.
    Found 1-bit register for signal <I2C_config_storage_full<12>>.
    Found 1-bit register for signal <I2C_config_storage_full<11>>.
    Found 1-bit register for signal <I2C_config_storage_full<10>>.
    Found 1-bit register for signal <I2C_config_storage_full<9>>.
    Found 1-bit register for signal <I2C_config_storage_full<8>>.
    Found 1-bit register for signal <I2C_config_half_duplex>.
    Found 1-bit register for signal <I2C_config_lsb_first>.
    Found 1-bit register for signal <I2C_config_clk_phase>.
    Found 1-bit register for signal <I2C_config_clk_polarity>.
    Found 1-bit register for signal <I2C_config_cs_polarity>.
    Found 1-bit register for signal <I2C_config_storage_full<2>>.
    Found 1-bit register for signal <I2C_config_storage_full<1>>.
    Found 1-bit register for signal <I2C_config_offline>.
    Found 1-bit register for signal <I2C_xfer_storage_full<31>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<30>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<29>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<28>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<27>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<26>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<25>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<24>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<23>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<22>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<21>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<20>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<19>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<18>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<17>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<16>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<15>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<14>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<13>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<12>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<11>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<10>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<9>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<8>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<7>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<6>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<5>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<4>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<3>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<2>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<1>>.
    Found 1-bit register for signal <I2C_xfer_storage_full<0>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<31>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<30>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<29>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<28>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<27>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<26>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<25>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<24>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<23>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<22>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<21>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<20>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<19>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<18>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<17>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<16>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<15>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<14>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<13>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<12>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<11>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<10>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<9>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<8>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<7>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<6>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<5>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<4>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<3>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<2>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<1>>.
    Found 1-bit register for signal <I2C_mosi_data_storage_full<0>>.
    Found 8-bit register for signal <interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <LCD_config_storage_full<31>>.
    Found 1-bit register for signal <LCD_config_storage_full<30>>.
    Found 1-bit register for signal <LCD_config_storage_full<29>>.
    Found 1-bit register for signal <LCD_config_storage_full<28>>.
    Found 1-bit register for signal <LCD_config_storage_full<27>>.
    Found 1-bit register for signal <LCD_config_storage_full<26>>.
    Found 1-bit register for signal <LCD_config_storage_full<25>>.
    Found 1-bit register for signal <LCD_config_storage_full<24>>.
    Found 1-bit register for signal <LCD_config_storage_full<23>>.
    Found 1-bit register for signal <LCD_config_storage_full<22>>.
    Found 1-bit register for signal <LCD_config_storage_full<21>>.
    Found 1-bit register for signal <LCD_config_storage_full<20>>.
    Found 1-bit register for signal <LCD_config_storage_full<19>>.
    Found 1-bit register for signal <LCD_config_storage_full<18>>.
    Found 1-bit register for signal <LCD_config_storage_full<17>>.
    Found 1-bit register for signal <LCD_config_storage_full<16>>.
    Found 1-bit register for signal <LCD_config_storage_full<15>>.
    Found 1-bit register for signal <LCD_config_storage_full<14>>.
    Found 1-bit register for signal <LCD_config_storage_full<13>>.
    Found 1-bit register for signal <LCD_config_storage_full<12>>.
    Found 1-bit register for signal <LCD_config_storage_full<11>>.
    Found 1-bit register for signal <LCD_config_storage_full<10>>.
    Found 1-bit register for signal <LCD_config_storage_full<9>>.
    Found 1-bit register for signal <LCD_config_storage_full<8>>.
    Found 1-bit register for signal <LCD_config_half_duplex>.
    Found 1-bit register for signal <LCD_config_lsb_first>.
    Found 1-bit register for signal <LCD_config_clk_phase>.
    Found 1-bit register for signal <LCD_config_clk_polarity>.
    Found 1-bit register for signal <LCD_config_cs_polarity>.
    Found 1-bit register for signal <LCD_config_storage_full<2>>.
    Found 1-bit register for signal <LCD_config_storage_full<1>>.
    Found 1-bit register for signal <LCD_config_offline>.
    Found 1-bit register for signal <LCD_xfer_storage_full<31>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<30>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<29>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<28>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<27>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<26>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<25>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<24>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<23>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<22>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<21>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<20>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<19>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<18>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<17>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<16>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<15>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<14>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<13>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<12>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<11>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<10>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<9>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<8>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<7>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<6>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<5>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<4>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<3>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<2>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<1>>.
    Found 1-bit register for signal <LCD_xfer_storage_full<0>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<31>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<30>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<29>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<28>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<27>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<26>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<25>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<24>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<23>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<22>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<21>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<20>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<19>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<18>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<17>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<16>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<15>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<14>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<13>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<12>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<11>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<10>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<9>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<8>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<7>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<6>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<5>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<4>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<3>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<2>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<1>>.
    Found 1-bit register for signal <LCD_mosi_data_storage_full<0>>.
    Found 8-bit register for signal <interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <SD_config_storage_full<31>>.
    Found 1-bit register for signal <SD_config_storage_full<30>>.
    Found 1-bit register for signal <SD_config_storage_full<29>>.
    Found 1-bit register for signal <SD_config_storage_full<28>>.
    Found 1-bit register for signal <SD_config_storage_full<27>>.
    Found 1-bit register for signal <SD_config_storage_full<26>>.
    Found 1-bit register for signal <SD_config_storage_full<25>>.
    Found 1-bit register for signal <SD_config_storage_full<24>>.
    Found 1-bit register for signal <SD_config_storage_full<23>>.
    Found 1-bit register for signal <SD_config_storage_full<22>>.
    Found 1-bit register for signal <SD_config_storage_full<21>>.
    Found 1-bit register for signal <SD_config_storage_full<20>>.
    Found 1-bit register for signal <SD_config_storage_full<19>>.
    Found 1-bit register for signal <SD_config_storage_full<18>>.
    Found 1-bit register for signal <SD_config_storage_full<17>>.
    Found 1-bit register for signal <SD_config_storage_full<16>>.
    Found 1-bit register for signal <SD_config_storage_full<15>>.
    Found 1-bit register for signal <SD_config_storage_full<14>>.
    Found 1-bit register for signal <SD_config_storage_full<13>>.
    Found 1-bit register for signal <SD_config_storage_full<12>>.
    Found 1-bit register for signal <SD_config_storage_full<11>>.
    Found 1-bit register for signal <SD_config_storage_full<10>>.
    Found 1-bit register for signal <SD_config_storage_full<9>>.
    Found 1-bit register for signal <SD_config_storage_full<8>>.
    Found 1-bit register for signal <SD_config_half_duplex>.
    Found 1-bit register for signal <SD_config_lsb_first>.
    Found 1-bit register for signal <SD_config_clk_phase>.
    Found 1-bit register for signal <SD_config_clk_polarity>.
    Found 1-bit register for signal <SD_config_cs_polarity>.
    Found 1-bit register for signal <SD_config_storage_full<2>>.
    Found 1-bit register for signal <SD_config_storage_full<1>>.
    Found 1-bit register for signal <SD_config_offline>.
    Found 1-bit register for signal <SD_xfer_storage_full<31>>.
    Found 1-bit register for signal <SD_xfer_storage_full<30>>.
    Found 1-bit register for signal <SD_xfer_storage_full<29>>.
    Found 1-bit register for signal <SD_xfer_storage_full<28>>.
    Found 1-bit register for signal <SD_xfer_storage_full<27>>.
    Found 1-bit register for signal <SD_xfer_storage_full<26>>.
    Found 1-bit register for signal <SD_xfer_storage_full<25>>.
    Found 1-bit register for signal <SD_xfer_storage_full<24>>.
    Found 1-bit register for signal <SD_xfer_storage_full<23>>.
    Found 1-bit register for signal <SD_xfer_storage_full<22>>.
    Found 1-bit register for signal <SD_xfer_storage_full<21>>.
    Found 1-bit register for signal <SD_xfer_storage_full<20>>.
    Found 1-bit register for signal <SD_xfer_storage_full<19>>.
    Found 1-bit register for signal <SD_xfer_storage_full<18>>.
    Found 1-bit register for signal <SD_xfer_storage_full<17>>.
    Found 1-bit register for signal <SD_xfer_storage_full<16>>.
    Found 1-bit register for signal <SD_xfer_storage_full<15>>.
    Found 1-bit register for signal <SD_xfer_storage_full<14>>.
    Found 1-bit register for signal <SD_xfer_storage_full<13>>.
    Found 1-bit register for signal <SD_xfer_storage_full<12>>.
    Found 1-bit register for signal <SD_xfer_storage_full<11>>.
    Found 1-bit register for signal <SD_xfer_storage_full<10>>.
    Found 1-bit register for signal <SD_xfer_storage_full<9>>.
    Found 1-bit register for signal <SD_xfer_storage_full<8>>.
    Found 1-bit register for signal <SD_xfer_storage_full<7>>.
    Found 1-bit register for signal <SD_xfer_storage_full<6>>.
    Found 1-bit register for signal <SD_xfer_storage_full<5>>.
    Found 1-bit register for signal <SD_xfer_storage_full<4>>.
    Found 1-bit register for signal <SD_xfer_storage_full<3>>.
    Found 1-bit register for signal <SD_xfer_storage_full<2>>.
    Found 1-bit register for signal <SD_xfer_storage_full<1>>.
    Found 1-bit register for signal <SD_xfer_storage_full<0>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<31>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<30>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<29>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<28>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<27>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<26>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<25>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<24>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<23>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<22>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<21>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<20>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<19>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<18>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<17>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<16>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<15>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<14>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<13>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<12>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<11>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<10>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<9>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<8>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<7>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<6>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<5>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<4>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<3>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<2>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<1>>.
    Found 1-bit register for signal <SD_mosi_data_storage_full<0>>.
    Found 1-bit register for signal <butt>.
    Found 8-bit register for signal <interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <adxl362_config_storage_full<31>>.
    Found 1-bit register for signal <adxl362_config_storage_full<30>>.
    Found 1-bit register for signal <adxl362_config_storage_full<29>>.
    Found 1-bit register for signal <adxl362_config_storage_full<28>>.
    Found 1-bit register for signal <adxl362_config_storage_full<27>>.
    Found 1-bit register for signal <adxl362_config_storage_full<26>>.
    Found 1-bit register for signal <adxl362_config_storage_full<25>>.
    Found 1-bit register for signal <adxl362_config_storage_full<24>>.
    Found 1-bit register for signal <adxl362_config_storage_full<23>>.
    Found 1-bit register for signal <adxl362_config_storage_full<22>>.
    Found 1-bit register for signal <adxl362_config_storage_full<21>>.
    Found 1-bit register for signal <adxl362_config_storage_full<20>>.
    Found 1-bit register for signal <adxl362_config_storage_full<19>>.
    Found 1-bit register for signal <adxl362_config_storage_full<18>>.
    Found 1-bit register for signal <adxl362_config_storage_full<17>>.
    Found 1-bit register for signal <adxl362_config_storage_full<16>>.
    Found 1-bit register for signal <adxl362_config_storage_full<15>>.
    Found 1-bit register for signal <adxl362_config_storage_full<14>>.
    Found 1-bit register for signal <adxl362_config_storage_full<13>>.
    Found 1-bit register for signal <adxl362_config_storage_full<12>>.
    Found 1-bit register for signal <adxl362_config_storage_full<11>>.
    Found 1-bit register for signal <adxl362_config_storage_full<10>>.
    Found 1-bit register for signal <adxl362_config_storage_full<9>>.
    Found 1-bit register for signal <adxl362_config_storage_full<8>>.
    Found 1-bit register for signal <adxl362_config_half_duplex>.
    Found 1-bit register for signal <adxl362_config_lsb_first>.
    Found 1-bit register for signal <adxl362_config_clk_phase>.
    Found 1-bit register for signal <adxl362_config_clk_polarity>.
    Found 1-bit register for signal <adxl362_config_cs_polarity>.
    Found 1-bit register for signal <adxl362_config_storage_full<2>>.
    Found 1-bit register for signal <adxl362_config_storage_full<1>>.
    Found 1-bit register for signal <adxl362_config_offline>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<31>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<30>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<29>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<28>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<27>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<26>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<25>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<24>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<23>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<22>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<21>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<20>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<19>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<18>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<17>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<16>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<15>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<14>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<13>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<12>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<11>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<10>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<9>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<8>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<7>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<6>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<5>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<4>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<3>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<2>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<1>>.
    Found 1-bit register for signal <adxl362_xfer_storage_full<0>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<31>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<30>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<29>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<28>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<27>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<26>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<25>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<24>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<23>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<22>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<21>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<20>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<19>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<18>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<17>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<16>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<15>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<14>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<13>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<12>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<11>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<10>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<9>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<8>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<7>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<6>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<5>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<4>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<3>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<2>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<1>>.
    Found 1-bit register for signal <adxl362_mosi_data_storage_full<0>>.
    Found 8-bit register for signal <interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <display_sel_storage_full>.
    Found 4-bit register for signal <display_value_storage_full>.
    Found 8-bit register for signal <interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <sel_r>.
    Found 8-bit register for signal <interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <user_led15>.
    Found 1-bit register for signal <user_led14>.
    Found 1-bit register for signal <user_led13>.
    Found 1-bit register for signal <user_led12>.
    Found 1-bit register for signal <user_led11>.
    Found 1-bit register for signal <user_led10>.
    Found 1-bit register for signal <user_led9>.
    Found 1-bit register for signal <user_led8>.
    Found 1-bit register for signal <user_led7>.
    Found 1-bit register for signal <user_led6>.
    Found 1-bit register for signal <user_led5>.
    Found 1-bit register for signal <user_led4>.
    Found 1-bit register for signal <user_led3>.
    Found 1-bit register for signal <user_led2>.
    Found 1-bit register for signal <user_led1>.
    Found 1-bit register for signal <user_led0>.
    Found 8-bit register for signal <interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <r_enable_storage_full>.
    Found 1-bit register for signal <r_width_storage_full<31>>.
    Found 1-bit register for signal <r_width_storage_full<30>>.
    Found 1-bit register for signal <r_width_storage_full<29>>.
    Found 1-bit register for signal <r_width_storage_full<28>>.
    Found 1-bit register for signal <r_width_storage_full<27>>.
    Found 1-bit register for signal <r_width_storage_full<26>>.
    Found 1-bit register for signal <r_width_storage_full<25>>.
    Found 1-bit register for signal <r_width_storage_full<24>>.
    Found 1-bit register for signal <r_width_storage_full<23>>.
    Found 1-bit register for signal <r_width_storage_full<22>>.
    Found 1-bit register for signal <r_width_storage_full<21>>.
    Found 1-bit register for signal <r_width_storage_full<20>>.
    Found 1-bit register for signal <r_width_storage_full<19>>.
    Found 1-bit register for signal <r_width_storage_full<18>>.
    Found 1-bit register for signal <r_width_storage_full<17>>.
    Found 1-bit register for signal <r_width_storage_full<16>>.
    Found 1-bit register for signal <r_width_storage_full<15>>.
    Found 1-bit register for signal <r_width_storage_full<14>>.
    Found 1-bit register for signal <r_width_storage_full<13>>.
    Found 1-bit register for signal <r_width_storage_full<12>>.
    Found 1-bit register for signal <r_width_storage_full<11>>.
    Found 1-bit register for signal <r_width_storage_full<10>>.
    Found 1-bit register for signal <r_width_storage_full<9>>.
    Found 1-bit register for signal <r_width_storage_full<8>>.
    Found 1-bit register for signal <r_width_storage_full<7>>.
    Found 1-bit register for signal <r_width_storage_full<6>>.
    Found 1-bit register for signal <r_width_storage_full<5>>.
    Found 1-bit register for signal <r_width_storage_full<4>>.
    Found 1-bit register for signal <r_width_storage_full<3>>.
    Found 1-bit register for signal <r_width_storage_full<2>>.
    Found 1-bit register for signal <r_width_storage_full<1>>.
    Found 1-bit register for signal <r_width_storage_full<0>>.
    Found 1-bit register for signal <r_period_storage_full<31>>.
    Found 1-bit register for signal <r_period_storage_full<30>>.
    Found 1-bit register for signal <r_period_storage_full<29>>.
    Found 1-bit register for signal <r_period_storage_full<28>>.
    Found 1-bit register for signal <r_period_storage_full<27>>.
    Found 1-bit register for signal <r_period_storage_full<26>>.
    Found 1-bit register for signal <r_period_storage_full<25>>.
    Found 1-bit register for signal <r_period_storage_full<24>>.
    Found 1-bit register for signal <r_period_storage_full<23>>.
    Found 1-bit register for signal <r_period_storage_full<22>>.
    Found 1-bit register for signal <r_period_storage_full<21>>.
    Found 1-bit register for signal <r_period_storage_full<20>>.
    Found 1-bit register for signal <r_period_storage_full<19>>.
    Found 1-bit register for signal <r_period_storage_full<18>>.
    Found 1-bit register for signal <r_period_storage_full<17>>.
    Found 1-bit register for signal <r_period_storage_full<16>>.
    Found 1-bit register for signal <r_period_storage_full<15>>.
    Found 1-bit register for signal <r_period_storage_full<14>>.
    Found 1-bit register for signal <r_period_storage_full<13>>.
    Found 1-bit register for signal <r_period_storage_full<12>>.
    Found 1-bit register for signal <r_period_storage_full<11>>.
    Found 1-bit register for signal <r_period_storage_full<10>>.
    Found 1-bit register for signal <r_period_storage_full<9>>.
    Found 1-bit register for signal <r_period_storage_full<8>>.
    Found 1-bit register for signal <r_period_storage_full<7>>.
    Found 1-bit register for signal <r_period_storage_full<6>>.
    Found 1-bit register for signal <r_period_storage_full<5>>.
    Found 1-bit register for signal <r_period_storage_full<4>>.
    Found 1-bit register for signal <r_period_storage_full<3>>.
    Found 1-bit register for signal <r_period_storage_full<2>>.
    Found 1-bit register for signal <r_period_storage_full<1>>.
    Found 1-bit register for signal <r_period_storage_full<0>>.
    Found 1-bit register for signal <g_enable_storage_full>.
    Found 1-bit register for signal <g_width_storage_full<31>>.
    Found 1-bit register for signal <g_width_storage_full<30>>.
    Found 1-bit register for signal <g_width_storage_full<29>>.
    Found 1-bit register for signal <g_width_storage_full<28>>.
    Found 1-bit register for signal <g_width_storage_full<27>>.
    Found 1-bit register for signal <g_width_storage_full<26>>.
    Found 1-bit register for signal <g_width_storage_full<25>>.
    Found 1-bit register for signal <g_width_storage_full<24>>.
    Found 1-bit register for signal <g_width_storage_full<23>>.
    Found 1-bit register for signal <g_width_storage_full<22>>.
    Found 1-bit register for signal <g_width_storage_full<21>>.
    Found 1-bit register for signal <g_width_storage_full<20>>.
    Found 1-bit register for signal <g_width_storage_full<19>>.
    Found 1-bit register for signal <g_width_storage_full<18>>.
    Found 1-bit register for signal <g_width_storage_full<17>>.
    Found 1-bit register for signal <g_width_storage_full<16>>.
    Found 1-bit register for signal <g_width_storage_full<15>>.
    Found 1-bit register for signal <g_width_storage_full<14>>.
    Found 1-bit register for signal <g_width_storage_full<13>>.
    Found 1-bit register for signal <g_width_storage_full<12>>.
    Found 1-bit register for signal <g_width_storage_full<11>>.
    Found 1-bit register for signal <g_width_storage_full<10>>.
    Found 1-bit register for signal <g_width_storage_full<9>>.
    Found 1-bit register for signal <g_width_storage_full<8>>.
    Found 1-bit register for signal <g_width_storage_full<7>>.
    Found 1-bit register for signal <g_width_storage_full<6>>.
    Found 1-bit register for signal <g_width_storage_full<5>>.
    Found 1-bit register for signal <g_width_storage_full<4>>.
    Found 1-bit register for signal <g_width_storage_full<3>>.
    Found 1-bit register for signal <g_width_storage_full<2>>.
    Found 1-bit register for signal <g_width_storage_full<1>>.
    Found 1-bit register for signal <g_width_storage_full<0>>.
    Found 1-bit register for signal <g_period_storage_full<31>>.
    Found 1-bit register for signal <g_period_storage_full<30>>.
    Found 1-bit register for signal <g_period_storage_full<29>>.
    Found 1-bit register for signal <g_period_storage_full<28>>.
    Found 1-bit register for signal <g_period_storage_full<27>>.
    Found 1-bit register for signal <g_period_storage_full<26>>.
    Found 1-bit register for signal <g_period_storage_full<25>>.
    Found 1-bit register for signal <g_period_storage_full<24>>.
    Found 1-bit register for signal <g_period_storage_full<23>>.
    Found 1-bit register for signal <g_period_storage_full<22>>.
    Found 1-bit register for signal <g_period_storage_full<21>>.
    Found 1-bit register for signal <g_period_storage_full<20>>.
    Found 1-bit register for signal <g_period_storage_full<19>>.
    Found 1-bit register for signal <g_period_storage_full<18>>.
    Found 1-bit register for signal <g_period_storage_full<17>>.
    Found 1-bit register for signal <g_period_storage_full<16>>.
    Found 1-bit register for signal <g_period_storage_full<15>>.
    Found 1-bit register for signal <g_period_storage_full<14>>.
    Found 1-bit register for signal <g_period_storage_full<13>>.
    Found 1-bit register for signal <g_period_storage_full<12>>.
    Found 1-bit register for signal <g_period_storage_full<11>>.
    Found 1-bit register for signal <g_period_storage_full<10>>.
    Found 1-bit register for signal <g_period_storage_full<9>>.
    Found 1-bit register for signal <g_period_storage_full<8>>.
    Found 1-bit register for signal <g_period_storage_full<7>>.
    Found 1-bit register for signal <g_period_storage_full<6>>.
    Found 1-bit register for signal <g_period_storage_full<5>>.
    Found 1-bit register for signal <g_period_storage_full<4>>.
    Found 1-bit register for signal <g_period_storage_full<3>>.
    Found 1-bit register for signal <g_period_storage_full<2>>.
    Found 1-bit register for signal <g_period_storage_full<1>>.
    Found 1-bit register for signal <g_period_storage_full<0>>.
    Found 1-bit register for signal <b_enable_storage_full>.
    Found 1-bit register for signal <b_width_storage_full<31>>.
    Found 1-bit register for signal <b_width_storage_full<30>>.
    Found 1-bit register for signal <b_width_storage_full<29>>.
    Found 1-bit register for signal <b_width_storage_full<28>>.
    Found 1-bit register for signal <b_width_storage_full<27>>.
    Found 1-bit register for signal <b_width_storage_full<26>>.
    Found 1-bit register for signal <b_width_storage_full<25>>.
    Found 1-bit register for signal <b_width_storage_full<24>>.
    Found 1-bit register for signal <b_width_storage_full<23>>.
    Found 1-bit register for signal <b_width_storage_full<22>>.
    Found 1-bit register for signal <b_width_storage_full<21>>.
    Found 1-bit register for signal <b_width_storage_full<20>>.
    Found 1-bit register for signal <b_width_storage_full<19>>.
    Found 1-bit register for signal <b_width_storage_full<18>>.
    Found 1-bit register for signal <b_width_storage_full<17>>.
    Found 1-bit register for signal <b_width_storage_full<16>>.
    Found 1-bit register for signal <b_width_storage_full<15>>.
    Found 1-bit register for signal <b_width_storage_full<14>>.
    Found 1-bit register for signal <b_width_storage_full<13>>.
    Found 1-bit register for signal <b_width_storage_full<12>>.
    Found 1-bit register for signal <b_width_storage_full<11>>.
    Found 1-bit register for signal <b_width_storage_full<10>>.
    Found 1-bit register for signal <b_width_storage_full<9>>.
    Found 1-bit register for signal <b_width_storage_full<8>>.
    Found 1-bit register for signal <b_width_storage_full<7>>.
    Found 1-bit register for signal <b_width_storage_full<6>>.
    Found 1-bit register for signal <b_width_storage_full<5>>.
    Found 1-bit register for signal <b_width_storage_full<4>>.
    Found 1-bit register for signal <b_width_storage_full<3>>.
    Found 1-bit register for signal <b_width_storage_full<2>>.
    Found 1-bit register for signal <b_width_storage_full<1>>.
    Found 1-bit register for signal <b_width_storage_full<0>>.
    Found 1-bit register for signal <b_period_storage_full<31>>.
    Found 1-bit register for signal <b_period_storage_full<30>>.
    Found 1-bit register for signal <b_period_storage_full<29>>.
    Found 1-bit register for signal <b_period_storage_full<28>>.
    Found 1-bit register for signal <b_period_storage_full<27>>.
    Found 1-bit register for signal <b_period_storage_full<26>>.
    Found 1-bit register for signal <b_period_storage_full<25>>.
    Found 1-bit register for signal <b_period_storage_full<24>>.
    Found 1-bit register for signal <b_period_storage_full<23>>.
    Found 1-bit register for signal <b_period_storage_full<22>>.
    Found 1-bit register for signal <b_period_storage_full<21>>.
    Found 1-bit register for signal <b_period_storage_full<20>>.
    Found 1-bit register for signal <b_period_storage_full<19>>.
    Found 1-bit register for signal <b_period_storage_full<18>>.
    Found 1-bit register for signal <b_period_storage_full<17>>.
    Found 1-bit register for signal <b_period_storage_full<16>>.
    Found 1-bit register for signal <b_period_storage_full<15>>.
    Found 1-bit register for signal <b_period_storage_full<14>>.
    Found 1-bit register for signal <b_period_storage_full<13>>.
    Found 1-bit register for signal <b_period_storage_full<12>>.
    Found 1-bit register for signal <b_period_storage_full<11>>.
    Found 1-bit register for signal <b_period_storage_full<10>>.
    Found 1-bit register for signal <b_period_storage_full<9>>.
    Found 1-bit register for signal <b_period_storage_full<8>>.
    Found 1-bit register for signal <b_period_storage_full<7>>.
    Found 1-bit register for signal <b_period_storage_full<6>>.
    Found 1-bit register for signal <b_period_storage_full<5>>.
    Found 1-bit register for signal <b_period_storage_full<4>>.
    Found 1-bit register for signal <b_period_storage_full<3>>.
    Found 1-bit register for signal <b_period_storage_full<2>>.
    Found 1-bit register for signal <b_period_storage_full<1>>.
    Found 1-bit register for signal <b_period_storage_full<0>>.
    Found 8-bit register for signal <interface10_bank_bus_dat_r>.
    Found 8-bit register for signal <interface11_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <interface12_bank_bus_dat_r>.
    Found 2-bit register for signal <basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <interface13_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<0>>.
    Found 8-bit register for signal <interface14_bank_bus_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_1>.
    Found 12-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 6-bit register for signal <memadr_3>.
    Found 1-bit register for signal <int_rst>.
    Found finite state machine <FSM_0> for signal <spimaster0_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <sd_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <spimaster1_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <spimaster2_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_792_OUT> created at line 2781.
    Found 5-bit subtractor for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_801_OUT> created at line 2803.
    Found 32-bit subtractor for signal <basesoc_timer0_value[31]_GND_1_o_sub_805_OUT> created at line 2824.
    Found 32-bit subtractor for signal <r_period[31]_GND_1_o_sub_828_OUT> created at line 2867.
    Found 32-bit subtractor for signal <g_period[31]_GND_1_o_sub_834_OUT> created at line 2882.
    Found 32-bit subtractor for signal <b_period[31]_GND_1_o_sub_840_OUT> created at line 2897.
    Found 8-bit subtractor for signal <adxl362_machine_cnt[7]_GND_1_o_sub_851_OUT> created at line 2929.
    Found 6-bit subtractor for signal <adxl362_machine_n_write[5]_GND_1_o_sub_857_OUT> created at line 2956.
    Found 6-bit subtractor for signal <adxl362_machine_n_read[5]_GND_1_o_sub_858_OUT> created at line 2959.
    Found 17-bit subtractor for signal <display_counter[16]_GND_1_o_sub_885_OUT> created at line 2999.
    Found 8-bit subtractor for signal <SD_machine_cnt[7]_GND_1_o_sub_893_OUT> created at line 3024.
    Found 6-bit subtractor for signal <SD_machine_n_write[5]_GND_1_o_sub_899_OUT> created at line 3051.
    Found 6-bit subtractor for signal <SD_machine_n_read[5]_GND_1_o_sub_900_OUT> created at line 3054.
    Found 8-bit subtractor for signal <LCD_machine_cnt[7]_GND_1_o_sub_913_OUT> created at line 3084.
    Found 6-bit subtractor for signal <LCD_machine_n_write[5]_GND_1_o_sub_919_OUT> created at line 3111.
    Found 6-bit subtractor for signal <LCD_machine_n_read[5]_GND_1_o_sub_920_OUT> created at line 3114.
    Found 8-bit subtractor for signal <I2C_machine_cnt[7]_GND_1_o_sub_933_OUT> created at line 3144.
    Found 6-bit subtractor for signal <I2C_machine_n_write[5]_GND_1_o_sub_939_OUT> created at line 3171.
    Found 6-bit subtractor for signal <I2C_machine_n_read[5]_GND_1_o_sub_940_OUT> created at line 3174.
    Found 17-bit subtractor for signal <count[16]_GND_1_o_sub_947_OUT> created at line 3200.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_747_OUT> created at line 2653.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_754_OUT> created at line 2682.
    Found 4-bit adder for signal <basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_757_OUT> created at line 2696.
    Found 33-bit adder for signal <n4338> created at line 2712.
    Found 4-bit adder for signal <basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_769_OUT> created at line 2725.
    Found 33-bit adder for signal <n4343> created at line 2744.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_785_OUT> created at line 2770.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_787_OUT> created at line 2773.
    Found 5-bit adder for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_789_OUT> created at line 2777.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_794_OUT> created at line 2792.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_796_OUT> created at line 2795.
    Found 5-bit adder for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_798_OUT> created at line 2799.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_809_OUT> created at line 2840.
    Found 32-bit adder for signal <r_count[31]_GND_1_o_add_829_OUT> created at line 2870.
    Found 32-bit adder for signal <g_count[31]_GND_1_o_add_835_OUT> created at line 2885.
    Found 32-bit adder for signal <b_count[31]_GND_1_o_add_841_OUT> created at line 2900.
    Found 8-bit 22-to-1 multiplexer for signal <interface0_bank_bus_adr[4]_GND_1_o_wide_mux_949_OUT> created at line 3207.
    Found 8-bit 22-to-1 multiplexer for signal <interface1_bank_bus_adr[4]_GND_1_o_wide_mux_951_OUT> created at line 3308.
    Found 8-bit 22-to-1 multiplexer for signal <interface2_bank_bus_adr[4]_GND_1_o_wide_mux_953_OUT> created at line 3409.
    Found 8-bit 22-to-1 multiplexer for signal <interface3_bank_bus_adr[4]_GND_1_o_wide_mux_955_OUT> created at line 3517.
    Found 8-bit 12-to-1 multiplexer for signal <interface5_bank_bus_adr[3]_GND_1_o_wide_mux_959_OUT> created at line 3626.
    Found 8-bit 3-to-1 multiplexer for signal <interface6_bank_bus_adr[1]_GND_1_o_wide_mux_961_OUT> created at line 3671.
    Found 8-bit 8-to-1 multiplexer for signal <interface7_bank_bus_adr[2]_csrbank7_id0_w[7]_wide_mux_965_OUT> created at line 3693.
    Found 8-bit 29-to-1 multiplexer for signal <interface9_bank_bus_adr[4]_GND_1_o_wide_mux_969_OUT> created at line 3741.
    Found 8-bit 21-to-1 multiplexer for signal <interface11_bank_bus_adr[4]_GND_1_o_wide_mux_973_OUT> created at line 3928.
    Found 8-bit 7-to-1 multiplexer for signal <interface12_bank_bus_adr[2]_GND_1_o_wide_mux_975_OUT> created at line 4018.
    Found 8-bit 4-to-1 multiplexer for signal <interface13_bank_bus_adr[1]_csrbank13_tuning_word0_w[7]_wide_mux_978_OUT> created at line 4045.
    Found 8-bit 8-to-1 multiplexer for signal <interface14_bank_bus_adr[2]_csrbank14_vccbram0_w[7]_wide_mux_980_OUT> created at line 4075.
    Found 1-bit tristate buffer for signal <adxl362_spi_cs_n> created at line 4491
    Found 1-bit tristate buffer for signal <adxl362_spi_clk> created at line 4494
    Found 1-bit tristate buffer for signal <adxl362_spi_mosi> created at line 4497
    Found 1-bit tristate buffer for signal <SD_cs_n> created at line 4500
    Found 1-bit tristate buffer for signal <SD_clk> created at line 4503
    Found 1-bit tristate buffer for signal <SD_mosi> created at line 4506
    Found 1-bit tristate buffer for signal <LCD_cs_n> created at line 4509
    Found 1-bit tristate buffer for signal <LCD_clk> created at line 4512
    Found 1-bit tristate buffer for signal <LCD_mosi> created at line 4515
    Found 1-bit tristate buffer for signal <I2C_cs_n> created at line 4518
    Found 1-bit tristate buffer for signal <I2C_clk> created at line 4521
    Found 1-bit tristate buffer for signal <I2C_mosi> created at line 4524
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_809_o> created at line 2839
    Found 32-bit comparator greater for signal <r_count[31]_r_width[31]_LessThan_827_o> created at line 2862
    Found 32-bit comparator equal for signal <r_count[31]_r_period[31]_equal_829_o> created at line 2867
    Found 32-bit comparator greater for signal <g_count[31]_g_width[31]_LessThan_833_o> created at line 2877
    Found 32-bit comparator equal for signal <g_count[31]_g_period[31]_equal_835_o> created at line 2882
    Found 32-bit comparator greater for signal <b_count[31]_b_width[31]_LessThan_839_o> created at line 2892
    Found 32-bit comparator equal for signal <b_count[31]_b_period[31]_equal_841_o> created at line 2897
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1284_o> created at line 4441
    Summary:
	inferred   6 RAM(s).
	inferred  34 Adder/Subtractor(s).
	inferred 2096 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 398 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   4 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/usr/lib/python3/dist-packages/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port RAM                             : 3
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 33x8-bit single-port Read Only RAM                    : 1
 4096x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 49
 17-bit subtractor                                     : 2
 2-bit adder                                           : 5
 30-bit adder                                          : 2
 32-bit adder                                          : 5
 32-bit subtractor                                     : 4
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 6
 5-bit addsub                                          : 2
 6-bit subtractor                                      : 9
 7-bit adder                                           : 1
 8-bit subtractor                                      : 6
# Registers                                            : 424
 1-bit register                                        : 188
 10-bit register                                       : 5
 12-bit register                                       : 5
 13-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 6
 17-bit register                                       : 2
 2-bit register                                        : 7
 23-bit register                                       : 1
 3-bit register                                        : 4
 30-bit register                                       : 10
 32-bit register                                       : 46
 4-bit register                                        : 12
 5-bit register                                        : 13
 57-bit register                                       : 1
 6-bit register                                        : 11
 7-bit register                                        : 1
 8-bit register                                        : 110
# Comparators                                          : 19
 1-bit comparator equal                                : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 546
 1-bit 2-to-1 multiplexer                              : 345
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 60
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 21
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 22-to-1 multiplexer                             : 4
 8-bit 29-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 12
 1-bit tristate buffer                                 : 12
# FSMs                                                 : 7
# Xors                                                 : 12
 1-bit xor2                                            : 8
 16-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 4 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <display_counter>: 1 register on signal <display_counter>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_uart_phy_tx_bitcount>: 1 register on signal <basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_produce>: 1 register on signal <basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_phy_rx_bitcount>: 1 register on signal <basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_consume>: 1 register on signal <basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_produce>: 1 register on signal <basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_level0>: 1 register on signal <basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_consume>: 1 register on signal <basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_level0>: 1 register on signal <basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <adxl362_machine_cnt>: 1 register on signal <adxl362_machine_cnt>.
The following registers are absorbed into counter <SD_machine_cnt>: 1 register on signal <SD_machine_cnt>.
The following registers are absorbed into counter <LCD_machine_cnt>: 1 register on signal <LCD_machine_cnt>.
The following registers are absorbed into counter <I2C_machine_cnt>: 1 register on signal <I2C_machine_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_mem_3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 33-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_3>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA<3>         | connected to signal <basesoc_main_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_main_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_main_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_main_ram_we<0>> | high     |
    |     addrA          | connected to signal <array_muxed0<11:0>> |          |
    |     diA            | connected to signal <array_muxed1>  |          |
    |     doA            | connected to signal <basesoc_main_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <array_muxed0<9:0>> |          |
    |     diA            | connected to signal <array_muxed1>  |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <array_muxed0<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values3_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values4_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values5_4> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 33x8-bit single-port distributed Read Only RAM        : 1
 4096x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 26
 2-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 6-bit subtractor                                      : 8
# Counters                                             : 21
 17-bit down counter                                   : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 6
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 6
# Registers                                            : 3124
 Flip-Flops                                            : 3124
# Comparators                                          : 19
 1-bit comparator equal                                : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 912
 1-bit 2-to-1 multiplexer                              : 731
 1-bit 29-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 20
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 24
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 22-to-1 multiplexer                             : 4
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 7
# Xors                                                 : 12
 1-bit xor2                                            : 8
 16-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <spimaster0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <sd_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <spimaster1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <spimaster2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_6> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <adxl362_cs_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_cs_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <SD_cs_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <LCD_cs_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <I2C_cs_15> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <LCD_machine_cnt_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adxl362_machine_cnt_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SD_machine_cnt_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2C_machine_cnt_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 9.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) basesoc_timer0_zero_pending basesoc_timer0_eventmanager_storage_full has(ve) been forward balanced into : basesoc_timer0_irq1_FRB.
	Register(s) lm32_cpu/condition_met_m lm32_cpu/branch_predict_taken_m lm32_cpu/branch_predict_m has(ve) been forward balanced into : lm32_cpu/branch_mispredict_taken_m1_FRB.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/mc_arithmetic/a_23 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_23_BRB0 lm32_cpu/mc_arithmetic/a_23_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_24 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_24_BRB0 lm32_cpu/mc_arithmetic/a_24_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_25 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_25_BRB0 lm32_cpu/mc_arithmetic/a_25_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_26 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_26_BRB0 lm32_cpu/mc_arithmetic/a_26_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_27 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_27_BRB0 lm32_cpu/mc_arithmetic/a_27_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_28 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_28_BRB0 lm32_cpu/mc_arithmetic/a_28_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_29 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_29_BRB0 lm32_cpu/mc_arithmetic/a_29_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_30 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_30_BRB0 lm32_cpu/mc_arithmetic/a_30_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_31 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_31_BRB0 lm32_cpu/mc_arithmetic/a_31_BRB1 lm32_cpu/mc_arithmetic/a_31_BRB2 lm32_cpu/mc_arithmetic/a_31_BRB3.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
Unit <top> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3111
 Flip-Flops                                            : 3111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5096
#      GND                         : 1
#      INV                         : 178
#      LUT1                        : 191
#      LUT2                        : 370
#      LUT3                        : 665
#      LUT4                        : 351
#      LUT5                        : 514
#      LUT6                        : 1512
#      MUXCY                       : 671
#      MUXF7                       : 54
#      VCC                         : 1
#      XORCY                       : 588
# FlipFlops/Latches                : 3111
#      FD                          : 57
#      FDE                         : 113
#      FDR                         : 747
#      FDRE                        : 2109
#      FDS                         : 5
#      FDSE                        : 80
# RAMS                             : 97
#      RAM32X1D                    : 80
#      RAMB18E1                    : 2
#      RAMB36E1                    : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 27
#      IOBUF                       : 4
#      OBUF                        : 37
#      OBUFT                       : 8
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 2
#      DNA_PORT                    : 1
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3111  out of  126800     2%  
 Number of Slice LUTs:                 3941  out of  63400     6%  
    Number used as Logic:              3781  out of  63400     5%  
    Number used as Memory:              160  out of  19000     0%  
       Number used as RAM:              160

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5400
   Number with an unused Flip Flop:    2289  out of   5400    42%  
   Number with an unused LUT:          1459  out of   5400    27%  
   Number of fully used LUT-FF pairs:  1652  out of   5400    30%  
   Number of unique control sets:       169

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    210    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    135    11%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | BUFGP                  | 3211  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.319ns (Maximum Frequency: 136.631MHz)
   Minimum input arrival time before clock: 2.279ns
   Maximum output required time after clock: 4.686ns
   Maximum combinational path delay: 0.772ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.319ns (frequency: 136.631MHz)
  Total number of paths / destination ports: 344137 / 9592
-------------------------------------------------------------------------
Delay:               7.319ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   4.206   0.000  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_PCOUT_to_Mmult_n00231_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48E1:PCIN47            1.400          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                      7.319ns (7.319ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 368 / 124
-------------------------------------------------------------------------
Offset:              2.279ns (Levels of Logic = 4)
  Source:            adxl362_spi_miso (PAD)
  Destination:       adxl362_machine_data_0 (FF)
  Destination Clock: clk100 rising

  Data Path: adxl362_spi_miso to adxl362_machine_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.536  adxl362_spi_miso_IBUF (adxl362_spi_miso_IBUF)
     LUT5:I3->O            1   0.124   0.421  Mmux_adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT110 (Mmux_adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT1)
     LUT6:I5->O            1   0.124   0.919  Mmux_adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT111 (Mmux_adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT11)
     LUT6:I1->O            1   0.124   0.000  Mmux_adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT113 (adxl362_machine_data[31]_adxl362_machine_data[31]_mux_855_OUT<0>)
     FDR:D                     0.030          adxl362_machine_data_0
    ----------------------------------------
    Total                      2.279ns (0.403ns logic, 1.876ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 713 / 50
-------------------------------------------------------------------------
Offset:              4.686ns (Levels of Logic = 5)
  Source:            display_cs2_4 (FF)
  Destination:       display_abcdefg<6> (PAD)
  Source Clock:      clk100 rising

  Data Path: display_cs2_4 to display_abcdefg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.478   0.782  display_cs2_4 (display_cs2_4)
     LUT3:I0->O            4   0.124   0.939  display_value<0>1 (display_value<0>1)
     LUT6:I1->O            1   0.124   0.776  display_value<1>2 (display_value<1>2)
     LUT4:I0->O            7   0.124   0.816  display_value<1>5 (display_value<1>)
     LUT4:I0->O            1   0.124   0.399  display_abcdefg<6>1 (display_abcdefg_6_OBUF)
     OBUF:I->O                 0.000          display_abcdefg_6_OBUF (display_abcdefg<6>)
    ----------------------------------------
    Total                      4.686ns (0.974ns logic, 3.712ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.772ns (Levels of Logic = 1)
  Source:            clk100 (PAD)
  Destination:       XADC:DCLK (PAD)

  Data Path: clk100 to XADC:DCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O         3191   0.000   0.772  clk100_BUFGP (clk100_BUFGP)
    XADC:DCLK                  0.000          XADC
    ----------------------------------------
    Total                      0.772ns (0.000ns logic, 0.772ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.319|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 109.00 secs
Total CPU time to Xst completion: 107.92 secs
 
--> 


Total memory usage is 549960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  420 (   0 filtered)
Number of infos    :   46 (   0 filtered)

