--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2286064 paths analyzed, 2121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.594ns.
--------------------------------------------------------------------------------
Slack:                  6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.598ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.598ns (3.343ns logic, 10.255ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_2 (FF)
  Destination:          display/mod1/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.561ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.719 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_2 to display/mod1/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_2
    SLICE_X15Y24.C5      net (fanout=4)        0.644   M_lvls_q_2_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.C1       net (fanout=17)       1.662   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_55_rstpot
                                                       display/mod1/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.561ns (3.449ns logic, 10.112ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.372ns (Levels of Logic = 14)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.A5       net (fanout=6)        0.888   game/M_lvls_q_0_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.A3      net (fanout=114)      0.691   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.372ns (3.650ns logic, 9.722ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  6.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_2 (FF)
  Destination:          display/mod1/spi/M_data_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.411ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.719 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_2 to display/mod1/spi/M_data_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_2
    SLICE_X15Y24.C5      net (fanout=4)        0.644   M_lvls_q_2_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.B3       net (fanout=17)       1.512   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_54_rstpot
                                                       display/mod1/spi/M_data_q_54
    -------------------------------------------------  ---------------------------
    Total                                     13.411ns (3.449ns logic, 9.962ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_4 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.463ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_4 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_4
    SLICE_X15Y24.A2      net (fanout=9)        1.039   M_lvls_q_2_4
    SLICE_X15Y24.A       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<2>1
    SLICE_X10Y25.BX      net (fanout=4)        0.967   M_game_num[11]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.AMUX    Tcina                 0.210   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y21.B1      net (fanout=55)       2.523   display/Madd_n0204_Madd_lut[6]
    SLICE_X16Y21.B       Tilo                  0.254   display/mod0/N159
                                                       display/mod0/Sh791717_SW0
    SLICE_X16Y21.C4      net (fanout=1)        0.330   display/mod0/N157
    SLICE_X16Y21.C       Tilo                  0.255   display/mod0/N159
                                                       display/mod0/Sh791717
    SLICE_X14Y21.A4      net (fanout=1)        0.491   display/mod0/Sh791717
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.463ns (3.465ns logic, 9.998ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_2 (FF)
  Destination:          display/mod1/spi/M_data_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.400ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.719 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_2 to display/mod1/spi/M_data_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_2
    SLICE_X15Y24.C5      net (fanout=4)        0.644   M_lvls_q_2_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.A3       net (fanout=17)       1.501   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_53_rstpot
                                                       display/mod1/spi/M_data_q_53
    -------------------------------------------------  ---------------------------
    Total                                     13.400ns (3.449ns logic, 9.951ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.430ns (Levels of Logic = 12)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y9.B5        net (fanout=5)        1.128   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y9.B         Tilo                  0.254   display/mod0/spi/M_data_q[19]
                                                       display/mod0/spi/_n0092_inv11_3
    SLICE_X7Y12.D2       net (fanout=13)       1.290   display/mod0/spi/_n0092_inv112
    SLICE_X7Y12.CLK      Tas                   0.373   display/mod0/spi/M_data_q[8]
                                                       display/mod0/spi/M_data_q_8_rstpot
                                                       display/mod0/spi/M_data_q_8
    -------------------------------------------------  ---------------------------
    Total                                     13.430ns (3.362ns logic, 10.068ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_1 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.410ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_1 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_2_1
    SLICE_X6Y23.A5       net (fanout=6)        0.469   game/M_lvls_q_2_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.410ns (3.255ns logic, 10.155ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.389ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.B1        net (fanout=17)       1.143   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_29_rstpot
                                                       display/mod0/spi/M_data_q_29
    -------------------------------------------------  ---------------------------
    Total                                     13.389ns (3.343ns logic, 10.046ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.272ns (Levels of Logic = 14)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.A5       net (fanout=6)        0.888   game/M_lvls_q_0_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.D3      net (fanout=114)      0.873   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.D       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW2
    SLICE_X12Y25.B1      net (fanout=1)        0.534   display/mod2/N342
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.272ns (3.650ns logic, 9.622ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_2 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.303ns (Levels of Logic = 14)
  Clock Path Skew:      -0.026ns (0.679 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_2 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.430   M_lvls_q_0_5
                                                       game/M_lvls_q_0_2
    SLICE_X13Y24.C1      net (fanout=4)        0.748   M_lvls_q_0_2
    SLICE_X13Y24.C       Tilo                  0.259   M_lvls_q_1_5
                                                       game/levels/num<32>12
    SLICE_X12Y29.A4      net (fanout=1)        0.748   num<32>11
    SLICE_X12Y29.AMUX    Topaa                 0.456   display/Sh11326_bdd30
                                                       num<32>11_rt
                                                       display/Mmult_n0425_Madd2_xor<1>
    SLICE_X12Y25.A5      net (fanout=112)      1.198   display/Madd_n0271_Madd_lut[1]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.303ns (3.796ns logic, 9.507ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  6.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.353ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X6Y23.A6       net (fanout=6)        0.412   game/M_lvls_q_0_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.353ns (3.255ns logic, 10.098ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_4 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.375ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_4 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_4
    SLICE_X15Y24.A2      net (fanout=9)        1.039   M_lvls_q_2_4
    SLICE_X15Y24.A       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<2>1
    SLICE_X10Y25.BX      net (fanout=4)        0.967   M_game_num[11]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X15Y21.C2      net (fanout=71)       2.194   display/Madd_n0204_Madd_lut[7]
    SLICE_X15Y21.C       Tilo                  0.259   display/mod0/Sh791718
                                                       display/mod0/Sh791718
    SLICE_X14Y21.B1      net (fanout=1)        0.814   display/mod0/Sh791718
    SLICE_X14Y21.B       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791720
    SLICE_X14Y21.A5      net (fanout=1)        0.196   display/mod0/Sh791720
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.375ns (3.517ns logic, 9.858ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.223ns (Levels of Logic = 15)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.A5       net (fanout=6)        0.888   game/M_lvls_q_0_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.A3      net (fanout=114)      0.691   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X12Y30.A4      net (fanout=2)        0.523   display/mod2/Sh178311
    SLICE_X12Y30.A       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178312
    SLICE_X12Y30.CX      net (fanout=1)        0.679   display/mod2/Sh178312
    SLICE_X12Y30.CMUX    Tcxc                  0.182   display/mod2/Sh178311
                                                       display/mod2/Sh178332_SW2
    SLICE_X14Y34.A6      net (fanout=1)        0.824   display/mod2/N55
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.223ns (3.904ns logic, 9.319ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  6.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.319ns (Levels of Logic = 12)
  Clock Path Skew:      0.045ns (0.695 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y10.A3       net (fanout=5)        1.091   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y10.A        Tilo                  0.254   display/mod0/spi/M_data_q[45]
                                                       display/mod0/spi/_n0092_inv11_2
    SLICE_X9Y15.C2       net (fanout=17)       1.216   display/mod0/spi/_n0092_inv111
    SLICE_X9Y15.CLK      Tas                   0.373   display/mod0/spi/M_data_q[39]
                                                       display/mod0/spi/M_data_q_38_rstpot
                                                       display/mod0/spi/M_data_q_38
    -------------------------------------------------  ---------------------------
    Total                                     13.319ns (3.362ns logic, 9.957ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_4 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.341ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_4 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_4
    SLICE_X15Y24.A2      net (fanout=9)        1.039   M_lvls_q_2_4
    SLICE_X15Y24.A       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<2>1
    SLICE_X10Y25.BX      net (fanout=4)        0.967   M_game_num[11]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.AMUX    Tcina                 0.210   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X17Y21.A3      net (fanout=55)       2.348   display/Madd_n0204_Madd_lut[6]
    SLICE_X17Y21.A       Tilo                  0.259   display/mod0/N158
                                                       display/mod0/Sh791717_SW1
    SLICE_X16Y21.C3      net (fanout=1)        0.378   display/mod0/N158
    SLICE_X16Y21.C       Tilo                  0.255   display/mod0/N159
                                                       display/mod0/Sh791717
    SLICE_X14Y21.A4      net (fanout=1)        0.491   display/mod0/Sh791717
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.341ns (3.470ns logic, 9.871ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_2 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.209ns (Levels of Logic = 14)
  Clock Path Skew:      -0.030ns (0.679 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_2 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_2
    SLICE_X13Y24.C4      net (fanout=4)        0.559   M_lvls_q_2_2
    SLICE_X13Y24.C       Tilo                  0.259   M_lvls_q_1_5
                                                       game/levels/num<32>12
    SLICE_X12Y29.A4      net (fanout=1)        0.748   num<32>11
    SLICE_X12Y29.AMUX    Topaa                 0.456   display/Sh11326_bdd30
                                                       num<32>11_rt
                                                       display/Mmult_n0425_Madd2_xor<1>
    SLICE_X12Y25.A5      net (fanout=112)      1.198   display/Madd_n0271_Madd_lut[1]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.209ns (3.891ns logic, 9.318ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  6.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.158ns (Levels of Logic = 14)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X7Y25.A2       net (fanout=6)        0.586   game/M_lvls_q_1_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.A3      net (fanout=114)      0.691   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.158ns (3.738ns logic, 9.420ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  6.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_4 (FF)
  Destination:          display/mod0/spi/M_data_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.295ns (Levels of Logic = 11)
  Clock Path Skew:      0.080ns (0.696 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_4 to display/mod0/spi/M_data_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_4
    SLICE_X15Y24.A2      net (fanout=9)        1.039   M_lvls_q_2_4
    SLICE_X15Y24.A       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<2>1
    SLICE_X10Y25.BX      net (fanout=4)        0.967   M_game_num[11]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.AMUX    Tcina                 0.210   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y21.B1      net (fanout=55)       2.523   display/Madd_n0204_Madd_lut[6]
    SLICE_X16Y21.B       Tilo                  0.254   display/mod0/N159
                                                       display/mod0/Sh791717_SW0
    SLICE_X16Y21.C4      net (fanout=1)        0.330   display/mod0/N157
    SLICE_X16Y21.C       Tilo                  0.255   display/mod0/N159
                                                       display/mod0/Sh791717
    SLICE_X14Y21.A4      net (fanout=1)        0.491   display/mod0/Sh791717
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y9.B5        net (fanout=5)        1.128   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y9.B         Tilo                  0.254   display/mod0/spi/M_data_q[19]
                                                       display/mod0/spi/_n0092_inv11_3
    SLICE_X7Y12.D2       net (fanout=13)       1.290   display/mod0/spi/_n0092_inv112
    SLICE_X7Y12.CLK      Tas                   0.373   display/mod0/spi/M_data_q[8]
                                                       display/mod0/spi/M_data_q_8_rstpot
                                                       display/mod0/spi/M_data_q_8
    -------------------------------------------------  ---------------------------
    Total                                     13.295ns (3.484ns logic, 9.811ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_1 (FF)
  Destination:          display/mod0/spi/M_data_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.242ns (Levels of Logic = 12)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_1 to display/mod0/spi/M_data_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_2_1
    SLICE_X6Y23.A5       net (fanout=6)        0.469   game/M_lvls_q_2_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y9.B5        net (fanout=5)        1.128   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y9.B         Tilo                  0.254   display/mod0/spi/M_data_q[19]
                                                       display/mod0/spi/_n0092_inv11_3
    SLICE_X7Y12.D2       net (fanout=13)       1.290   display/mod0/spi/_n0092_inv112
    SLICE_X7Y12.CLK      Tas                   0.373   display/mod0/spi/M_data_q[8]
                                                       display/mod0/spi/M_data_q_8_rstpot
                                                       display/mod0/spi/M_data_q_8
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (3.274ns logic, 9.968ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.123ns (Levels of Logic = 15)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.A5       net (fanout=6)        0.888   game/M_lvls_q_0_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.D3      net (fanout=114)      0.873   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.D       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW2
    SLICE_X12Y25.B1      net (fanout=1)        0.534   display/mod2/N342
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X12Y30.A4      net (fanout=2)        0.523   display/mod2/Sh178311
    SLICE_X12Y30.A       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178312
    SLICE_X12Y30.CX      net (fanout=1)        0.679   display/mod2/Sh178312
    SLICE_X12Y30.CMUX    Tcxc                  0.182   display/mod2/Sh178311
                                                       display/mod2/Sh178332_SW2
    SLICE_X14Y34.A6      net (fanout=1)        0.824   display/mod2/N55
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.123ns (3.904ns logic, 9.219ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  6.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_2 (FF)
  Destination:          display/mod1/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.197ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.719 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_2 to display/mod1/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.430   M_lvls_q_0_5
                                                       game/M_lvls_q_0_2
    SLICE_X15Y24.C3      net (fanout=4)        0.375   M_lvls_q_0_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.C1       net (fanout=17)       1.662   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_55_rstpot
                                                       display/mod1/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.197ns (3.354ns logic, 9.843ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_2 (FF)
  Destination:          display/mod1/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.195ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.719 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_2 to display/mod1/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   M_lvls_q_1_5
                                                       game/M_lvls_q_1_2
    SLICE_X15Y24.C6      net (fanout=4)        0.373   M_lvls_q_1_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.C1       net (fanout=17)       1.662   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_55_rstpot
                                                       display/mod1/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.195ns (3.354ns logic, 9.841ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_4 (FF)
  Destination:          display/mod0/spi/M_data_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.254ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_4 to display/mod0/spi/M_data_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_4
    SLICE_X15Y24.A2      net (fanout=9)        1.039   M_lvls_q_2_4
    SLICE_X15Y24.A       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<2>1
    SLICE_X10Y25.BX      net (fanout=4)        0.967   M_game_num[11]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.AMUX    Tcina                 0.210   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y21.B1      net (fanout=55)       2.523   display/Madd_n0204_Madd_lut[6]
    SLICE_X16Y21.B       Tilo                  0.254   display/mod0/N159
                                                       display/mod0/Sh791717_SW0
    SLICE_X16Y21.C4      net (fanout=1)        0.330   display/mod0/N157
    SLICE_X16Y21.C       Tilo                  0.255   display/mod0/N159
                                                       display/mod0/Sh791717
    SLICE_X14Y21.A4      net (fanout=1)        0.491   display/mod0/Sh791717
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.B1        net (fanout=17)       1.143   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_29_rstpot
                                                       display/mod0/spi/M_data_q_29
    -------------------------------------------------  ---------------------------
    Total                                     13.254ns (3.465ns logic, 9.789ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_2 (FF)
  Destination:          display/mod2/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.154ns (Levels of Logic = 15)
  Clock Path Skew:      -0.026ns (0.679 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_2 to display/mod2/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.430   M_lvls_q_0_5
                                                       game/M_lvls_q_0_2
    SLICE_X13Y24.C1      net (fanout=4)        0.748   M_lvls_q_0_2
    SLICE_X13Y24.C       Tilo                  0.259   M_lvls_q_1_5
                                                       game/levels/num<32>12
    SLICE_X12Y29.A4      net (fanout=1)        0.748   num<32>11
    SLICE_X12Y29.AMUX    Topaa                 0.456   display/Sh11326_bdd30
                                                       num<32>11_rt
                                                       display/Mmult_n0425_Madd2_xor<1>
    SLICE_X12Y25.A5      net (fanout=112)      1.198   display/Madd_n0271_Madd_lut[1]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X12Y30.A4      net (fanout=2)        0.523   display/mod2/Sh178311
    SLICE_X12Y30.A       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178312
    SLICE_X12Y30.CX      net (fanout=1)        0.679   display/mod2/Sh178312
    SLICE_X12Y30.CMUX    Tcxc                  0.182   display/mod2/Sh178311
                                                       display/mod2/Sh178332_SW2
    SLICE_X14Y34.A6      net (fanout=1)        0.824   display/mod2/N55
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X17Y41.D3      net (fanout=17)       1.280   display/mod2/spi/_n0086_inv
    SLICE_X17Y41.CLK     Tas                   0.373   display/mod2/spi/M_data_q[35]
                                                       display/mod2/spi/M_data_q_35_rstpot
                                                       display/mod2/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.154ns (4.050ns logic, 9.104ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod0/spi/M_data_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.219ns (Levels of Logic = 11)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod0/spi/M_data_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.C4       net (fanout=6)        0.978   game/M_lvls_q_0_1
    SLICE_X7Y25.C        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<35>1_1
    SLICE_X10Y25.AX      net (fanout=1)        0.795   num<35>11
    SLICE_X10Y25.COUT    Taxcy                 0.281   display/Mmult_n0319_Madd2_cy[5]
                                                       display/Mmult_n0319_Madd2_cy<5>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   display/Mmult_n0319_Madd2_cy[5]
    SLICE_X10Y26.AMUX    Tcina                 0.210   display/Madd_n0204_Madd_lut[7]
                                                       display/Mmult_n0319_Madd2_xor<7>
    SLICE_X16Y21.B1      net (fanout=55)       2.523   display/Madd_n0204_Madd_lut[6]
    SLICE_X16Y21.B       Tilo                  0.254   display/mod0/N159
                                                       display/mod0/Sh791717_SW0
    SLICE_X16Y21.C4      net (fanout=1)        0.330   display/mod0/N157
    SLICE_X16Y21.C       Tilo                  0.255   display/mod0/N159
                                                       display/mod0/Sh791717
    SLICE_X14Y21.A4      net (fanout=1)        0.491   display/mod0/Sh791717
    SLICE_X14Y21.A       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791722
    SLICE_X14Y21.C1      net (fanout=1)        0.538   display/mod0/Sh791722
    SLICE_X14Y21.C       Tilo                  0.235   display/mod0/Sh791712
                                                       display/mod0/Sh791735
    SLICE_X10Y16.B1      net (fanout=2)        1.499   display/mod0/Sh7917
    SLICE_X10Y16.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X6Y9.D2        net (fanout=17)       1.352   display/mod0/spi/_n0092_inv
    SLICE_X6Y9.CLK       Tas                   0.349   display/mod0/spi/M_data_q[31]
                                                       display/mod0/spi/M_data_q_31_rstpot
                                                       display/mod0/spi/M_data_q_31
    -------------------------------------------------  ---------------------------
    Total                                     13.219ns (3.454ns logic, 9.765ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.221ns (Levels of Logic = 12)
  Clock Path Skew:      0.047ns (0.697 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X9Y10.C1       net (fanout=5)        1.253   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X9Y10.C        Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X4Y12.B3       net (fanout=17)       0.985   display/mod0/spi/_n0092_inv
    SLICE_X4Y12.CLK      Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.221ns (3.333ns logic, 9.888ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_2_2 (FF)
  Destination:          display/mod1/spi/M_data_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.184ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.719 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_2_2 to display/mod1/spi/M_data_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   M_lvls_q_2_5
                                                       game/M_lvls_q_2_2
    SLICE_X15Y24.C5      net (fanout=4)        0.644   M_lvls_q_2_2
    SLICE_X15Y24.C       Tilo                  0.259   M_lvls_q_0_5
                                                       game/levels/num<25>1
    SLICE_X2Y34.AX       net (fanout=46)       2.082   M_game_num[21]
    SLICE_X2Y34.BMUX     Taxb                  0.310   display/Mmult_n0379_Madd2_cy[4]
                                                       display/Mmult_n0379_Madd2_cy<4>
    SLICE_X3Y34.C6       net (fanout=56)       1.474   display/Madd_n0241_Madd_lut[2]
    SLICE_X3Y34.C        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.542   display/mod1/N136
    SLICE_X3Y34.A        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh79167
    SLICE_X3Y34.B5       net (fanout=1)        0.858   display/mod1/Sh79167
    SLICE_X3Y34.B        Tilo                  0.259   display/mod1/N137
                                                       display/mod1/Sh791610
    SLICE_X3Y41.C4       net (fanout=1)        0.977   display/mod1/Sh791610
    SLICE_X3Y41.C        Tilo                  0.259   display/mod1/M_data_reg_q[51]
                                                       display/mod1/Sh791626
    SLICE_X2Y41.B3       net (fanout=2)        1.064   display/mod1/Sh7916
    SLICE_X2Y41.COUT     Topcyb                0.448   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_lut<17>
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<19>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy[19]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
                                                       display/mod1/Mcompar_M_data_reg_q[63]_GND_6_o_not_equal_60_o_cy<21>
    SLICE_X3Y47.C6       net (fanout=5)        0.806   display/mod1/M_data_reg_q[63]_GND_6_o_not_equal_60_o
    SLICE_X3Y47.C        Tilo                  0.259   display/mod1/spi/M_data_q[63]
                                                       display/mod1/spi/_n0086_inv11
    SLICE_X5Y42.D6       net (fanout=17)       1.285   display/mod1/spi/_n0086_inv
    SLICE_X5Y42.CLK      Tas                   0.373   display/mod1/spi/M_data_q[56]
                                                       display/mod1/spi/M_data_q_56_rstpot
                                                       display/mod1/spi/M_data_q_56
    -------------------------------------------------  ---------------------------
    Total                                     13.184ns (3.449ns logic, 9.735ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_1_1 (FF)
  Destination:          display/mod0/spi/M_data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.218ns (Levels of Logic = 12)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_1_1 to display/mod0/spi/M_data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.518   game/M_lvls_q_2_1
                                                       game/M_lvls_q_1_1
    SLICE_X6Y23.A4       net (fanout=6)        0.569   game/M_lvls_q_1_1
    SLICE_X6Y23.A        Tilo                  0.235   display/mod0/N143
                                                       game/levels/num<35>1
    SLICE_X16Y13.BX      net (fanout=93)       2.833   M_game_num[0]
    SLICE_X16Y13.DMUX    Tbxd                  0.403   display/Mmult_n0321_Madd2_cy[4]
                                                       display/Mmult_n0321_Madd2_cy<4>
    SLICE_X15Y9.A1       net (fanout=44)       1.292   display/Madd_n0206_Madd_lut[4]
    SLICE_X15Y9.A        Tilo                  0.259   display/mod0/Sh383213
                                                       display/mod0/Sh383211
    SLICE_X15Y10.D2      net (fanout=1)        0.967   display/mod0/Sh383211
    SLICE_X15Y10.D       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383215
    SLICE_X15Y10.C4      net (fanout=2)        0.533   display/mod0/Sh383215
    SLICE_X15Y10.C       Tilo                  0.259   display/mod0/Sh383215
                                                       display/mod0/Sh383216
    SLICE_X10Y13.D2      net (fanout=1)        1.444   display/mod0/Sh3832
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<7>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[7]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y16.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y17.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X8Y9.B5        net (fanout=5)        1.128   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X8Y9.B         Tilo                  0.254   display/mod0/spi/M_data_q[19]
                                                       display/mod0/spi/_n0092_inv11_3
    SLICE_X7Y12.B1       net (fanout=13)       1.078   display/mod0/spi/_n0092_inv112
    SLICE_X7Y12.CLK      Tas                   0.373   display/mod0/spi/M_data_q[8]
                                                       display/mod0/spi/M_data_q_5_rstpot
                                                       display/mod0/spi/M_data_q_5
    -------------------------------------------------  ---------------------------
    Total                                     13.218ns (3.362ns logic, 9.856ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_lvls_q_0_1 (FF)
  Destination:          display/mod2/spi/M_data_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.103ns (Levels of Logic = 14)
  Clock Path Skew:      -0.064ns (0.679 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_lvls_q_0_1 to display/mod2/spi/M_data_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   game/M_lvls_q_2_1
                                                       game/M_lvls_q_0_1
    SLICE_X7Y25.A5       net (fanout=6)        0.888   game/M_lvls_q_0_1
    SLICE_X7Y25.A        Tilo                  0.259   game/M_lvls_q_2_1
                                                       game/levels/num<32>1_1
    SLICE_X14Y26.AX      net (fanout=1)        1.330   num<32>12
    SLICE_X14Y26.BMUX    Taxb                  0.310   display/Mmult_n0425_Madd2_cy[5]
                                                       display/Mmult_n0425_Madd2_cy<5>
    SLICE_X12Y25.A3      net (fanout=114)      0.691   display/Madd_num[35]_GND_2_o_add_131_OUT_lut[3]
    SLICE_X12Y25.A       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837_SW1
    SLICE_X12Y25.B3      net (fanout=1)        0.816   display/mod2/N341
    SLICE_X12Y25.B       Tilo                  0.254   M_lvls_q_2
                                                       display/mod2/Sh17837
    SLICE_X12Y30.B2      net (fanout=1)        1.340   display/mod2/Sh17837
    SLICE_X12Y30.B       Tilo                  0.254   display/mod2/Sh178311
                                                       display/mod2/Sh178311
    SLICE_X20Y32.CX      net (fanout=2)        1.262   display/mod2/Sh178311
    SLICE_X20Y32.CMUX    Tcxc                  0.182   display/mod2/N1251
                                                       display/mod2/Sh178332_SW0
    SLICE_X14Y34.A3      net (fanout=1)        1.167   display/mod2/N53
    SLICE_X14Y34.COUT    Topcya                0.472   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_lut<0>1
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[3]
    SLICE_X14Y35.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[7]
    SLICE_X14Y36.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<11>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[11]
    SLICE_X14Y37.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<15>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[15]
    SLICE_X14Y38.COUT    Tbyp                  0.091   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<19>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy[19]
    SLICE_X14Y39.BMUX    Tcinb                 0.239   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
                                                       display/mod2/Mcompar_M_data_reg_q[63]_GND_9_o_not_equal_60_o_cy<21>
    SLICE_X13Y45.C5      net (fanout=5)        0.933   display/mod2/M_data_reg_q[63]_GND_9_o_not_equal_60_o
    SLICE_X13Y45.C       Tilo                  0.259   display/mod2/spi/M_data_q[63]
                                                       display/mod2/spi/_n0086_inv11
    SLICE_X14Y41.A3      net (fanout=17)       1.035   display/mod2/spi/_n0086_inv
    SLICE_X14Y41.CLK     Tas                   0.349   display/mod2/spi/M_data_q[39]
                                                       display/mod2/spi/M_data_q_36_rstpot
                                                       display/mod2/spi/M_data_q_36
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (3.626ns logic, 9.477ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q/CLK0
  Logical resource: display/mod0/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_0/CLK0
  Logical resource: display/mod1/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_1/CLK0
  Logical resource: display/mod2/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond3/M_sync_out/CLK
  Logical resource: game/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond3/M_sync_out/CLK
  Logical resource: game/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond3/M_sync_out/CLK
  Logical resource: game/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_0/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_1/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_2/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_3/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_4/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_5/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_6/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[7]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_7/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/M_sck_reg_q_8/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_8/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[3]/CLK
  Logical resource: game/button_cond1/M_ctr_q_0/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[3]/CLK
  Logical resource: game/button_cond1/M_ctr_q_1/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[3]/CLK
  Logical resource: game/button_cond1/M_ctr_q_2/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[3]/CLK
  Logical resource: game/button_cond1/M_ctr_q_3/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[7]/CLK
  Logical resource: game/button_cond1/M_ctr_q_4/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[7]/CLK
  Logical resource: game/button_cond1/M_ctr_q_5/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[7]/CLK
  Logical resource: game/button_cond1/M_ctr_q_6/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[7]/CLK
  Logical resource: game/button_cond1/M_ctr_q_7/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[11]/CLK
  Logical resource: game/button_cond1/M_ctr_q_8/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[11]/CLK
  Logical resource: game/button_cond1/M_ctr_q_9/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[11]/CLK
  Logical resource: game/button_cond1/M_ctr_q_10/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[11]/CLK
  Logical resource: game/button_cond1/M_ctr_q_11/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[15]/CLK
  Logical resource: game/button_cond1/M_ctr_q_12/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond1/M_ctr_q[15]/CLK
  Logical resource: game/button_cond1/M_ctr_q_13/CK
  Location pin: SLICE_X20Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.594|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2286064 paths, 0 nets, and 8286 connections

Design statistics:
   Minimum period:  13.594ns{1}   (Maximum frequency:  73.562MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  7 21:15:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



