Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri Apr 12 11:08:19 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6363)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12458)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6363)
---------------------------
 There are 6331 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12458)
----------------------------------------------------
 There are 12458 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.455        0.000                      0                  562        0.217        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          28.455        0.000                      0                  562        0.217        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       28.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.455ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.425ns (13.634%)  route 9.027ns (86.366%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.956    12.189    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490    41.490    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.098    41.392    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.644    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 28.455    

Slack (MET) :             28.639ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.275ns  (logic 1.334ns (12.983%)  route 8.941ns (87.017%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.142 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          6.870    12.012    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490    41.490    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.098    41.392    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    40.651    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 28.639    

Slack (MET) :             28.791ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.425ns (14.090%)  route 8.689ns (85.910%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.618    11.851    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.642    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                 28.791    

Slack (MET) :             28.791ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.425ns (14.090%)  route 8.689ns (85.910%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.618    11.851    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.642    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                 28.791    

Slack (MET) :             28.848ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.065ns  (logic 0.827ns (8.216%)  route 9.238ns (91.784%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.635 r  VIDEO/G2/ROM1_i_3/O[0]
                         net (fo=27, routed)          7.167    11.803    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490    41.490    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.098    41.392    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    40.651    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                 28.848    

Slack (MET) :             28.975ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 1.334ns (13.425%)  route 8.603ns (86.575%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.142 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          6.532    11.674    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    40.649    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 28.975    

Slack (MET) :             29.067ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 1.446ns (14.694%)  route 8.395ns (85.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.254 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          6.324    11.578    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    40.645    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                 29.067    

Slack (MET) :             29.124ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 1.425ns (14.572%)  route 8.354ns (85.428%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.283    11.516    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.640    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                 29.124    

Slack (MET) :             29.125ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 1.425ns (14.577%)  route 8.351ns (85.423%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.280    11.513    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.484    41.484    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.638    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 29.125    

Slack (MET) :             29.126ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 1.425ns (14.577%)  route 8.351ns (85.423%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.456     2.193 r  VIDEO/G2/hpos_reg[4]/Q
                         net (fo=1, routed)           2.071     4.264    VIDEO/G3/ROM1_i_3[0]
    SLICE_X28Y67         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  VIDEO/G3/ROM1_i_8/O
                         net (fo=1, routed)           0.000     4.388    VIDEO/G2/ROM8[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.920 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.920    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.233 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.280    11.513    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.639    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 29.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hcount_reg[8]/Q
                         net (fo=11, routed)          0.123     0.814    VIDEO/G4/hcount_reg[8]
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.859 r  VIDEO/G4/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.859    VIDEO/G4/plusOp[8]
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G4/clk_25
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092     0.643    VIDEO/G4/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.695%)  route 0.153ns (48.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X8Y67          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=16, routed)          0.153     0.875    VIDEO/G4/vcount_reg[5]
    SLICE_X9Y68          FDRE                                         r  VIDEO/G4/vQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X9Y68          FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.070     0.641    VIDEO/G4/vQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.521%)  route 0.191ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hcount_reg[8]/Q
                         net (fo=11, routed)          0.191     0.882    VIDEO/G4/hcount_reg[8]
    SLICE_X13Y75         FDRE                                         r  VIDEO/G4/hQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G4/clk_25
    SLICE_X13Y75         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.072     0.636    VIDEO/G4/hQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G2/clk_25
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.148     0.706 r  VIDEO/G2/creditsOffset_reg[4]/Q
                         net (fo=3, routed)           0.122     0.828    VIDEO/G2/creditsOffset_reg_n_0_[4]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.099     0.927 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.927    VIDEO/G2/creditsOffset0[5]
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X12Y82         FDPE (Hold_fdpe_C_D)         0.121     0.679    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.179     0.876    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.070     0.626    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G2/clk_25
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.164     0.722 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.175     0.897    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.043     0.940 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.940    VIDEO/G2/creditsOffset0[4]
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X12Y82         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X12Y82         FDPE (Hold_fdpe_C_D)         0.131     0.689    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.881    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y21         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.070     0.626    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y30         FDRE                                         r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.883    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y30         FDRE                                         r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y30         FDRE                                         r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.070     0.628    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.594     0.594    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y6          FDRE                                         r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.919    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X58Y6          FDRE                                         r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.864     0.864    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y6          FDRE                                         r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X58Y6          FDRE (Hold_fdre_C_D)         0.070     0.664    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y16         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.914    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X58Y16         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.857     0.857    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y16         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     0.659    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y80     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y80     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y81     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y81     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y80     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y80     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y81     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y81     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12362 Endpoints
Min Delay         12362 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.947ns  (logic 45.640ns (44.334%)  route 57.307ns (55.666%))
  Logic Levels:           195  (CARRY4=163 FDRE=1 LUT1=3 LUT2=12 LUT3=1 LUT4=14 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.603     1.121    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.777 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.777    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.891 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.891    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.006    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.120    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.234    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.348    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.462 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.462    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.701 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         4.872     7.573    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.302     7.875 r  UART/USOUND/PLAYHZ/i___474_i_24/O
                         net (fo=1, routed)           0.000     7.875    UART/USOUND/PLAYHZ/i___474_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.388 r  UART/USOUND/PLAYHZ/i___474_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.388    UART/USOUND/PLAYHZ/i___474_i_19_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.607 r  UART/USOUND/PLAYHZ/i___472_i_14/O[0]
                         net (fo=1, routed)           0.587     9.193    UART/USOUND/PLAYHZ/i___472_i_14_n_7
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    10.020 f  UART/USOUND/PLAYHZ/i___472_i_11/CO[3]
                         net (fo=4, routed)           1.308    11.328    UART/USOUND/PLAYHZ/i___472_i_11_n_0
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.124    11.452 r  UART/USOUND/PLAYHZ/i___472_i_10/O
                         net (fo=1, routed)           0.000    11.452    UART/USOUND/PLAYHZ/i___472_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.828 r  UART/USOUND/PLAYHZ/i___472_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.828    UART/USOUND/PLAYHZ/i___472_i_6_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.047 f  UART/USOUND/PLAYHZ/i___469_i_13/O[0]
                         net (fo=1, routed)           0.968    13.015    UART/USOUND/PLAYHZ/i___469_i_13_n_7
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.295    13.310 r  UART/USOUND/PLAYHZ/i___469_i_14/O
                         net (fo=1, routed)           0.000    13.310    UART/USOUND/PLAYHZ/i___469_i_14_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.860 r  UART/USOUND/PLAYHZ/i___469_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.860    UART/USOUND/PLAYHZ/i___469_i_7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.017 f  UART/USOUND/PLAYHZ/i___469_i_3/CO[1]
                         net (fo=2, routed)           0.814    14.831    UART/USOUND/PLAYHZ/i___469_i_3_n_2
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.329    15.160 r  UART/USOUND/PLAYHZ/i___469_i_4/O
                         net (fo=1, routed)           0.000    15.160    UART/USOUND/PLAYHZ/i___469_i_4_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.558 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.875    17.434    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.124    17.558 r  UART/USOUND/PLAYHZ/i___487_i_3/O
                         net (fo=1, routed)           0.000    17.558    UART/USOUND/PLAYHZ/i___487_i_3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.959 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.959    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.073 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.073    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.187 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.187    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.301 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.301    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.415 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.415    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.686 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          2.145    20.830    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.373    21.203 r  UART/USOUND/PLAYHZ/i___167__0/O
                         net (fo=1, routed)           0.000    21.203    UART/USOUND/PLAYHZ/i___167__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.753 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.753    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.867 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.867    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.981 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.981    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.095    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.209 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.209    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.480 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          2.228    24.708    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.373    25.081 r  UART/USOUND/PLAYHZ/i___509_i_3/O
                         net (fo=1, routed)           0.000    25.081    UART/USOUND/PLAYHZ/i___509_i_3_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.457 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.457    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.574    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.691 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.925    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.179 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          2.273    28.452    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X41Y61         LUT4 (Prop_lut4_I0_O)        0.367    28.819 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    28.819    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.369 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.369    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.483 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.483    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.597 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.597    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.711 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.711    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.825    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.096 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.764    31.860    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.373    32.233 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    32.233    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.766 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.766    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.883 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.883    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.000 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.000    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.117 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.117    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.234 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.234    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.488 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.870    35.357    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.367    35.724 r  UART/USOUND/PLAYHZ/i___711_i_5/O
                         net (fo=1, routed)           0.000    35.724    UART/USOUND/PLAYHZ/i___711_i_5_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.125 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.125    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.239 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.239    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.353 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.353    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.467 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.467    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.581    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.852 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.555    38.408    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.373    38.781 r  UART/USOUND/PLAYHZ/i___531_i_4/O
                         net (fo=1, routed)           0.000    38.781    UART/USOUND/PLAYHZ/i___531_i_4_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.179 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.179    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.293    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.407    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.521    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.635 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.635    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.906 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.944    41.849    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.373    42.222 r  UART/USOUND/PLAYHZ/i___143__0/O
                         net (fo=1, routed)           0.000    42.222    UART/USOUND/PLAYHZ/i___143__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.772 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.772    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.886 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.886    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.000 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.000    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.114 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.114    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.228 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.228    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.499 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          2.012    45.511    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X41Y55         LUT2 (Prop_lut2_I0_O)        0.373    45.884 r  UART/USOUND/PLAYHZ/i___553_i_3/O
                         net (fo=1, routed)           0.000    45.884    UART/USOUND/PLAYHZ/i___553_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.285 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.285    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.399 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.399    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.513 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.513    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.627 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.627    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.741 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.741    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.012 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.726    48.739    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.373    49.112 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    49.112    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.645 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.645    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.762 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.762    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.879 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.879    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.996 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.996    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.113 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.113    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.367 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.567    51.934    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.367    52.301 r  UART/USOUND/PLAYHZ/i___575_i_3/O
                         net (fo=1, routed)           0.000    52.301    UART/USOUND/PLAYHZ/i___575_i_3_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.702 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.702    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.816 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.816    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.930 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.930    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.044 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.044    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.158 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.158    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.429 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          1.811    55.240    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.373    55.613 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    55.613    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.163 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.163    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.277 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.277    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.391    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.505    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.619    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.890 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          1.702    58.592    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I0_O)        0.373    58.965 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    58.965    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.515 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.515    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.629 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.629    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.743 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.743    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.857 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.857    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.971    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.242 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.619    61.861    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.373    62.234 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    62.234    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.784 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.001    62.785    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.899 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.899    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.013    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.127    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.241    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.512 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.593    65.104    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.373    65.477 r  UART/USOUND/PLAYHZ/i___618_i_3/O
                         net (fo=1, routed)           0.000    65.477    UART/USOUND/PLAYHZ/i___618_i_3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.027 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.027    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.141    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.255    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.369 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.369    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.640 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.681    68.322    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.373    68.695 r  UART/USOUND/PLAYHZ/i___722_i_6/O
                         net (fo=1, routed)           0.000    68.695    UART/USOUND/PLAYHZ/i___722_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.093 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.001    69.093    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.207 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.207    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.321 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.321    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.435 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.435    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.549 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.549    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.820 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          2.155    71.975    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.373    72.348 r  UART/USOUND/PLAYHZ/i___733_i_6/O
                         net (fo=1, routed)           0.000    72.348    UART/USOUND/PLAYHZ/i___733_i_6_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.746 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.746    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.860 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.860    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.974 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.974    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.088 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.001    73.089    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.203 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.203    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.474 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          2.209    75.683    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.373    76.056 r  UART/USOUND/PLAYHZ/i___103__0/O
                         net (fo=1, routed)           0.000    76.056    UART/USOUND/PLAYHZ/i___103__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.606 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.606    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.720    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.834    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.948    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.062    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.333 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          1.389    78.722    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.373    79.095 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    79.095    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.628 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.628    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.745 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.745    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.862 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.001    79.863    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.980 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.980    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.097 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.097    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    80.351 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.114    81.465    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.367    81.832 r  UART/USOUND/PLAYHZ/i___651_i_3/O
                         net (fo=1, routed)           0.000    81.832    UART/USOUND/PLAYHZ/i___651_i_3_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.382 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.382    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.496 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.496    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.610 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.610    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.724    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.995 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          2.255    85.249    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.373    85.622 r  UART/USOUND/PLAYHZ/i___663_i_3/O
                         net (fo=1, routed)           0.000    85.622    UART/USOUND/PLAYHZ/i___663_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.023 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.001    86.024    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.138 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.138    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.252 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.252    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.366 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.366    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.480 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.480    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.751 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.644    88.395    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.373    88.768 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    88.768    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.001    89.319    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.433 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.433    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.547 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.547    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.661 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.661    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.775 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.775    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.046 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          1.533    91.579    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.373    91.952 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    91.952    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.485 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.485    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.602 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.001    92.603    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.720 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.720    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.837 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.837    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.954 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    92.954    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.208 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          1.851    95.059    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.367    95.426 r  UART/USOUND/PLAYHZ/i___79__0/O
                         net (fo=1, routed)           0.000    95.426    UART/USOUND/PLAYHZ/i___79__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.976 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.976    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.090 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.090    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.204 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.204    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.318 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.318    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.432 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.001    96.432    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.703 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.940    98.643    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.373    99.016 r  UART/USOUND/PLAYHZ/i___75__0/O
                         net (fo=1, routed)           0.000    99.016    UART/USOUND/PLAYHZ/i___75__0_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.548 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000    99.548    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.662 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000    99.662    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.776 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.776    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.890 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000    99.890    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.004 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.533   101.537    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124   101.661 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.162   102.823    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.124   102.947 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   102.947    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X63Y68         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.519ns  (logic 15.585ns (28.586%)  route 38.934ns (71.414%))
  Logic Levels:           56  (CARRY4=27 FDRE=1 LUT1=1 LUT2=4 LUT3=6 LUT4=6 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=47, routed)          5.141     5.597    UART/URX/Data_Recieved[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.721 r  UART/URX/geld[3]_i_10/O
                         net (fo=1, routed)           0.000     5.721    UART/URX/geld[3]_i_10_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.271 r  UART/URX/geld_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.271    UART/URX/geld_reg[3]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  UART/URX/geld_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.385    UART/URX/geld_reg[7]_i_10_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  UART/URX/geld_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.885     7.493    UART/URX/geld_reg[15]_i_21_n_7
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.299     7.792 r  UART/URX/geld[11]_i_16/O
                         net (fo=3, routed)           0.857     8.649    UART/URX/geld[11]_i_16_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  UART/URX/geld[11]_i_8/O
                         net (fo=2, routed)           0.955     9.728    UART/URX/geld[11]_i_8_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  UART/URX/geld[11]_i_12/O
                         net (fo=1, routed)           0.000     9.852    UART/URX/geld[11]_i_12_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.228 r  UART/URX/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.228    UART/URX/geld_reg[11]_i_7_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.364    11.915    UART/UHANDLE/geld1[11]
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.306    12.221 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    12.221    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.753 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.867    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.981    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.408 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=7, routed)           0.771    14.179    UART/UHANDLE/data1[31]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.485 r  UART/UHANDLE/Number[2]_i_19/O
                         net (fo=146, routed)         4.299    18.784    UART/UHANDLE/Number[2]_i_19_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    18.936 f  UART/UHANDLE/Number[3]_i_203/O
                         net (fo=80, routed)          4.297    23.233    UART/UHANDLE/Number[3]_i_203_n_0
    SLICE_X29Y97         LUT3 (Prop_lut3_I1_O)        0.358    23.591 r  UART/UHANDLE/Number[2]_i_560/O
                         net (fo=6, routed)           0.782    24.373    UART/UHANDLE/Number[2]_i_560_n_0
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.326    24.699 r  UART/UHANDLE/Number[3]_i_1336/O
                         net (fo=1, routed)           0.000    24.699    UART/UHANDLE/Number[3]_i_1336_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.249 r  UART/UHANDLE/Number_reg[3]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    25.249    UART/UHANDLE/Number_reg[3]_i_1247_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  UART/UHANDLE/Number_reg[3]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.363    UART/UHANDLE/Number_reg[3]_i_1119_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  UART/UHANDLE/Number_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    25.477    UART/UHANDLE/Number_reg[3]_i_968_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  UART/UHANDLE/Number_reg[3]_i_753/CO[3]
                         net (fo=1, routed)           0.000    25.591    UART/UHANDLE/Number_reg[3]_i_753_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  UART/UHANDLE/Number_reg[3]_i_624/CO[3]
                         net (fo=1, routed)           0.000    25.705    UART/UHANDLE/Number_reg[3]_i_624_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.927 r  UART/UHANDLE/Number_reg[3]_i_617/O[0]
                         net (fo=3, routed)           0.828    26.754    UART/UHANDLE/Number_reg[3]_i_617_n_7
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.299    27.053 r  UART/UHANDLE/Number[3]_i_625/O
                         net (fo=2, routed)           1.019    28.072    UART/UHANDLE/Number[3]_i_625_n_0
    SLICE_X28Y105        LUT5 (Prop_lut5_I4_O)        0.150    28.222 r  UART/UHANDLE/Number[3]_i_458/O
                         net (fo=2, routed)           1.476    29.698    UART/UHANDLE/Number[3]_i_458_n_0
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.332    30.030 r  UART/UHANDLE/Number[3]_i_462/O
                         net (fo=1, routed)           0.000    30.030    UART/UHANDLE/Number[3]_i_462_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    30.636 f  UART/UHANDLE/Number_reg[3]_i_344/O[3]
                         net (fo=7, routed)           0.913    31.549    UART/UHANDLE/Number_reg[3]_i_344_n_4
    SLICE_X24Y107        LUT3 (Prop_lut3_I1_O)        0.299    31.848 r  UART/UHANDLE/Number[3]_i_630/O
                         net (fo=2, routed)           0.999    32.848    UART/UHANDLE/Number[3]_i_630_n_0
    SLICE_X24Y108        LUT4 (Prop_lut4_I3_O)        0.332    33.180 r  UART/UHANDLE/Number[3]_i_633/O
                         net (fo=1, routed)           0.000    33.180    UART/UHANDLE/Number[3]_i_633_n_0
    SLICE_X24Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  UART/UHANDLE/Number_reg[3]_i_463/O[0]
                         net (fo=1, routed)           0.720    34.147    UART/UHANDLE/Number_reg[3]_i_463_n_7
    SLICE_X20Y107        LUT2 (Prop_lut2_I1_O)        0.299    34.446 r  UART/UHANDLE/Number[3]_i_347/O
                         net (fo=1, routed)           0.000    34.446    UART/UHANDLE/Number[3]_i_347_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.847 r  UART/UHANDLE/Number_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.847    UART/UHANDLE/Number_reg[3]_i_217_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.069 r  UART/UHANDLE/Number_reg[3]_i_215/O[0]
                         net (fo=1, routed)           0.973    36.042    UART/UHANDLE/Number_reg[3]_i_215_n_7
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.299    36.341 r  UART/UHANDLE/Number[3]_i_108/O
                         net (fo=1, routed)           0.000    36.341    UART/UHANDLE/Number[3]_i_108_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.921 f  UART/UHANDLE/Number_reg[3]_i_46/O[2]
                         net (fo=1, routed)           0.977    37.897    UART/UHANDLE/Number_reg[3]_i_46_n_5
    SLICE_X16Y110        LUT1 (Prop_lut1_I0_O)        0.302    38.199 r  UART/UHANDLE/Number[3]_i_102/O
                         net (fo=1, routed)           0.000    38.199    UART/UHANDLE/Number[3]_i_102_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    38.513 r  UART/UHANDLE/Number_reg[3]_i_45/CO[2]
                         net (fo=35, routed)          1.307    39.820    UART/UHANDLE/Number_reg[3]_i_45_n_1
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.341    40.161 r  UART/UHANDLE/Number[2]_i_27/O
                         net (fo=4, routed)           0.754    40.915    UART/UHANDLE/Number[2]_i_27_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I1_O)        0.326    41.241 r  UART/UHANDLE/Number[2]_i_24/O
                         net (fo=4, routed)           0.578    41.819    UART/UHANDLE/Number[2]_i_24_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.124    41.943 f  UART/UHANDLE/Number[3]_i_47/O
                         net (fo=21, routed)          2.317    44.260    UART/UHANDLE/Number[3]_i_47_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.124    44.384 r  UART/UHANDLE/Number[3]_i_29/O
                         net (fo=15, routed)          1.055    45.439    UART/UHANDLE/Number[3]_i_362_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.124    45.563 r  UART/UHANDLE/Number[3]_i_473/O
                         net (fo=1, routed)           0.000    45.563    UART/UHANDLE/Number[3]_i_473_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.113 r  UART/UHANDLE/Number_reg[3]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.113    UART/UHANDLE/Number_reg[3]_i_361_n_0
    SLICE_X17Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.335 r  UART/UHANDLE/Number_reg[3]_i_234/O[0]
                         net (fo=2, routed)           0.415    46.750    UART/UHANDLE/Number_reg[3]_i_234_n_7
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.295    47.045 r  UART/UHANDLE/Number[3]_i_227/O
                         net (fo=2, routed)           0.811    47.857    UART/UHANDLE/Number[3]_i_227_n_0
    SLICE_X18Y112        LUT4 (Prop_lut4_I3_O)        0.327    48.184 r  UART/UHANDLE/Number[3]_i_230/O
                         net (fo=1, routed)           0.000    48.184    UART/UHANDLE/Number[3]_i_230_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.585 r  UART/UHANDLE/Number_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.585    UART/UHANDLE/Number_reg[3]_i_119_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.898 r  UART/UHANDLE/Number_reg[3]_i_51/O[3]
                         net (fo=5, routed)           1.406    50.304    UART/UHANDLE/Number_reg[3]_i_51_n_4
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.306    50.610 r  UART/UHANDLE/Number[3]_i_116/O
                         net (fo=1, routed)           0.000    50.610    UART/UHANDLE/Number[3]_i_116_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    50.924 f  UART/UHANDLE/Number_reg[3]_i_49/CO[2]
                         net (fo=4, routed)           1.035    51.959    UART/UHANDLE/Number_reg[3]_i_49_n_1
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.313    52.272 r  UART/UHANDLE/Number[2]_i_12/O
                         net (fo=1, routed)           0.945    53.217    UART/UHANDLE/Number[2]_i_12_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I5_O)        0.124    53.341 r  UART/UHANDLE/Number[2]_i_4/O
                         net (fo=1, routed)           1.054    54.395    UART/UHANDLE/Number[2]_i_4_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I2_O)        0.124    54.519 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    54.519    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X15Y94         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.261ns  (logic 15.585ns (28.722%)  route 38.676ns (71.278%))
  Logic Levels:           56  (CARRY4=27 FDRE=1 LUT1=1 LUT2=4 LUT3=6 LUT4=6 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=47, routed)          5.141     5.597    UART/URX/Data_Recieved[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.721 r  UART/URX/geld[3]_i_10/O
                         net (fo=1, routed)           0.000     5.721    UART/URX/geld[3]_i_10_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.271 r  UART/URX/geld_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.271    UART/URX/geld_reg[3]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  UART/URX/geld_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.385    UART/URX/geld_reg[7]_i_10_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  UART/URX/geld_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.885     7.493    UART/URX/geld_reg[15]_i_21_n_7
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.299     7.792 r  UART/URX/geld[11]_i_16/O
                         net (fo=3, routed)           0.857     8.649    UART/URX/geld[11]_i_16_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  UART/URX/geld[11]_i_8/O
                         net (fo=2, routed)           0.955     9.728    UART/URX/geld[11]_i_8_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  UART/URX/geld[11]_i_12/O
                         net (fo=1, routed)           0.000     9.852    UART/URX/geld[11]_i_12_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.228 r  UART/URX/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.228    UART/URX/geld_reg[11]_i_7_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.364    11.915    UART/UHANDLE/geld1[11]
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.306    12.221 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    12.221    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.753 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.867    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.981    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.408 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=7, routed)           0.771    14.179    UART/UHANDLE/data1[31]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.485 r  UART/UHANDLE/Number[2]_i_19/O
                         net (fo=146, routed)         4.299    18.784    UART/UHANDLE/Number[2]_i_19_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    18.936 f  UART/UHANDLE/Number[3]_i_203/O
                         net (fo=80, routed)          4.297    23.233    UART/UHANDLE/Number[3]_i_203_n_0
    SLICE_X29Y97         LUT3 (Prop_lut3_I1_O)        0.358    23.591 r  UART/UHANDLE/Number[2]_i_560/O
                         net (fo=6, routed)           0.782    24.373    UART/UHANDLE/Number[2]_i_560_n_0
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.326    24.699 r  UART/UHANDLE/Number[3]_i_1336/O
                         net (fo=1, routed)           0.000    24.699    UART/UHANDLE/Number[3]_i_1336_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.249 r  UART/UHANDLE/Number_reg[3]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    25.249    UART/UHANDLE/Number_reg[3]_i_1247_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  UART/UHANDLE/Number_reg[3]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.363    UART/UHANDLE/Number_reg[3]_i_1119_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  UART/UHANDLE/Number_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    25.477    UART/UHANDLE/Number_reg[3]_i_968_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  UART/UHANDLE/Number_reg[3]_i_753/CO[3]
                         net (fo=1, routed)           0.000    25.591    UART/UHANDLE/Number_reg[3]_i_753_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  UART/UHANDLE/Number_reg[3]_i_624/CO[3]
                         net (fo=1, routed)           0.000    25.705    UART/UHANDLE/Number_reg[3]_i_624_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.927 r  UART/UHANDLE/Number_reg[3]_i_617/O[0]
                         net (fo=3, routed)           0.828    26.754    UART/UHANDLE/Number_reg[3]_i_617_n_7
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.299    27.053 r  UART/UHANDLE/Number[3]_i_625/O
                         net (fo=2, routed)           1.019    28.072    UART/UHANDLE/Number[3]_i_625_n_0
    SLICE_X28Y105        LUT5 (Prop_lut5_I4_O)        0.150    28.222 r  UART/UHANDLE/Number[3]_i_458/O
                         net (fo=2, routed)           1.476    29.698    UART/UHANDLE/Number[3]_i_458_n_0
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.332    30.030 r  UART/UHANDLE/Number[3]_i_462/O
                         net (fo=1, routed)           0.000    30.030    UART/UHANDLE/Number[3]_i_462_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    30.636 f  UART/UHANDLE/Number_reg[3]_i_344/O[3]
                         net (fo=7, routed)           0.913    31.549    UART/UHANDLE/Number_reg[3]_i_344_n_4
    SLICE_X24Y107        LUT3 (Prop_lut3_I1_O)        0.299    31.848 r  UART/UHANDLE/Number[3]_i_630/O
                         net (fo=2, routed)           0.999    32.848    UART/UHANDLE/Number[3]_i_630_n_0
    SLICE_X24Y108        LUT4 (Prop_lut4_I3_O)        0.332    33.180 r  UART/UHANDLE/Number[3]_i_633/O
                         net (fo=1, routed)           0.000    33.180    UART/UHANDLE/Number[3]_i_633_n_0
    SLICE_X24Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  UART/UHANDLE/Number_reg[3]_i_463/O[0]
                         net (fo=1, routed)           0.720    34.147    UART/UHANDLE/Number_reg[3]_i_463_n_7
    SLICE_X20Y107        LUT2 (Prop_lut2_I1_O)        0.299    34.446 r  UART/UHANDLE/Number[3]_i_347/O
                         net (fo=1, routed)           0.000    34.446    UART/UHANDLE/Number[3]_i_347_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.847 r  UART/UHANDLE/Number_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.847    UART/UHANDLE/Number_reg[3]_i_217_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.069 r  UART/UHANDLE/Number_reg[3]_i_215/O[0]
                         net (fo=1, routed)           0.973    36.042    UART/UHANDLE/Number_reg[3]_i_215_n_7
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.299    36.341 r  UART/UHANDLE/Number[3]_i_108/O
                         net (fo=1, routed)           0.000    36.341    UART/UHANDLE/Number[3]_i_108_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.921 f  UART/UHANDLE/Number_reg[3]_i_46/O[2]
                         net (fo=1, routed)           0.977    37.897    UART/UHANDLE/Number_reg[3]_i_46_n_5
    SLICE_X16Y110        LUT1 (Prop_lut1_I0_O)        0.302    38.199 r  UART/UHANDLE/Number[3]_i_102/O
                         net (fo=1, routed)           0.000    38.199    UART/UHANDLE/Number[3]_i_102_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    38.513 r  UART/UHANDLE/Number_reg[3]_i_45/CO[2]
                         net (fo=35, routed)          1.307    39.820    UART/UHANDLE/Number_reg[3]_i_45_n_1
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.341    40.161 r  UART/UHANDLE/Number[2]_i_27/O
                         net (fo=4, routed)           0.754    40.915    UART/UHANDLE/Number[2]_i_27_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I1_O)        0.326    41.241 r  UART/UHANDLE/Number[2]_i_24/O
                         net (fo=4, routed)           0.578    41.819    UART/UHANDLE/Number[2]_i_24_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.124    41.943 f  UART/UHANDLE/Number[3]_i_47/O
                         net (fo=21, routed)          2.317    44.260    UART/UHANDLE/Number[3]_i_47_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.124    44.384 r  UART/UHANDLE/Number[3]_i_29/O
                         net (fo=15, routed)          1.055    45.439    UART/UHANDLE/Number[3]_i_362_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.124    45.563 r  UART/UHANDLE/Number[3]_i_473/O
                         net (fo=1, routed)           0.000    45.563    UART/UHANDLE/Number[3]_i_473_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.113 r  UART/UHANDLE/Number_reg[3]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.113    UART/UHANDLE/Number_reg[3]_i_361_n_0
    SLICE_X17Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.335 r  UART/UHANDLE/Number_reg[3]_i_234/O[0]
                         net (fo=2, routed)           0.415    46.750    UART/UHANDLE/Number_reg[3]_i_234_n_7
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.295    47.045 r  UART/UHANDLE/Number[3]_i_227/O
                         net (fo=2, routed)           0.811    47.857    UART/UHANDLE/Number[3]_i_227_n_0
    SLICE_X18Y112        LUT4 (Prop_lut4_I3_O)        0.327    48.184 r  UART/UHANDLE/Number[3]_i_230/O
                         net (fo=1, routed)           0.000    48.184    UART/UHANDLE/Number[3]_i_230_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.585 r  UART/UHANDLE/Number_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.585    UART/UHANDLE/Number_reg[3]_i_119_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.898 r  UART/UHANDLE/Number_reg[3]_i_51/O[3]
                         net (fo=5, routed)           1.406    50.304    UART/UHANDLE/Number_reg[3]_i_51_n_4
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.306    50.610 r  UART/UHANDLE/Number[3]_i_116/O
                         net (fo=1, routed)           0.000    50.610    UART/UHANDLE/Number[3]_i_116_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    50.924 f  UART/UHANDLE/Number_reg[3]_i_49/CO[2]
                         net (fo=4, routed)           0.749    51.672    UART/UHANDLE/Number_reg[3]_i_49_n_1
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.313    51.985 r  UART/UHANDLE/Number[3]_i_30/O
                         net (fo=1, routed)           1.044    53.029    UART/UHANDLE/Number[3]_i_30_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I1_O)        0.124    53.153 f  UART/UHANDLE/Number[3]_i_12/O
                         net (fo=1, routed)           0.984    54.137    UART/UHANDLE/Number[3]_i_12_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    54.261 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    54.261    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X15Y94         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.088ns  (logic 15.585ns (28.814%)  route 38.503ns (71.186%))
  Logic Levels:           56  (CARRY4=27 FDRE=1 LUT1=1 LUT2=4 LUT3=6 LUT4=6 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=47, routed)          5.141     5.597    UART/URX/Data_Recieved[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.721 r  UART/URX/geld[3]_i_10/O
                         net (fo=1, routed)           0.000     5.721    UART/URX/geld[3]_i_10_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.271 r  UART/URX/geld_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.271    UART/URX/geld_reg[3]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  UART/URX/geld_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.385    UART/URX/geld_reg[7]_i_10_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  UART/URX/geld_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.885     7.493    UART/URX/geld_reg[15]_i_21_n_7
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.299     7.792 r  UART/URX/geld[11]_i_16/O
                         net (fo=3, routed)           0.857     8.649    UART/URX/geld[11]_i_16_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  UART/URX/geld[11]_i_8/O
                         net (fo=2, routed)           0.955     9.728    UART/URX/geld[11]_i_8_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  UART/URX/geld[11]_i_12/O
                         net (fo=1, routed)           0.000     9.852    UART/URX/geld[11]_i_12_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.228 r  UART/URX/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.228    UART/URX/geld_reg[11]_i_7_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.364    11.915    UART/UHANDLE/geld1[11]
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.306    12.221 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    12.221    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.753 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.867    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.981    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.408 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=7, routed)           0.771    14.179    UART/UHANDLE/data1[31]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.485 r  UART/UHANDLE/Number[2]_i_19/O
                         net (fo=146, routed)         4.299    18.784    UART/UHANDLE/Number[2]_i_19_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    18.936 f  UART/UHANDLE/Number[3]_i_203/O
                         net (fo=80, routed)          4.297    23.233    UART/UHANDLE/Number[3]_i_203_n_0
    SLICE_X29Y97         LUT3 (Prop_lut3_I1_O)        0.358    23.591 r  UART/UHANDLE/Number[2]_i_560/O
                         net (fo=6, routed)           0.782    24.373    UART/UHANDLE/Number[2]_i_560_n_0
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.326    24.699 r  UART/UHANDLE/Number[3]_i_1336/O
                         net (fo=1, routed)           0.000    24.699    UART/UHANDLE/Number[3]_i_1336_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.249 r  UART/UHANDLE/Number_reg[3]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    25.249    UART/UHANDLE/Number_reg[3]_i_1247_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  UART/UHANDLE/Number_reg[3]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.363    UART/UHANDLE/Number_reg[3]_i_1119_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  UART/UHANDLE/Number_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    25.477    UART/UHANDLE/Number_reg[3]_i_968_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  UART/UHANDLE/Number_reg[3]_i_753/CO[3]
                         net (fo=1, routed)           0.000    25.591    UART/UHANDLE/Number_reg[3]_i_753_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  UART/UHANDLE/Number_reg[3]_i_624/CO[3]
                         net (fo=1, routed)           0.000    25.705    UART/UHANDLE/Number_reg[3]_i_624_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.927 r  UART/UHANDLE/Number_reg[3]_i_617/O[0]
                         net (fo=3, routed)           0.828    26.754    UART/UHANDLE/Number_reg[3]_i_617_n_7
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.299    27.053 r  UART/UHANDLE/Number[3]_i_625/O
                         net (fo=2, routed)           1.019    28.072    UART/UHANDLE/Number[3]_i_625_n_0
    SLICE_X28Y105        LUT5 (Prop_lut5_I4_O)        0.150    28.222 r  UART/UHANDLE/Number[3]_i_458/O
                         net (fo=2, routed)           1.476    29.698    UART/UHANDLE/Number[3]_i_458_n_0
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.332    30.030 r  UART/UHANDLE/Number[3]_i_462/O
                         net (fo=1, routed)           0.000    30.030    UART/UHANDLE/Number[3]_i_462_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    30.636 f  UART/UHANDLE/Number_reg[3]_i_344/O[3]
                         net (fo=7, routed)           0.913    31.549    UART/UHANDLE/Number_reg[3]_i_344_n_4
    SLICE_X24Y107        LUT3 (Prop_lut3_I1_O)        0.299    31.848 r  UART/UHANDLE/Number[3]_i_630/O
                         net (fo=2, routed)           0.999    32.848    UART/UHANDLE/Number[3]_i_630_n_0
    SLICE_X24Y108        LUT4 (Prop_lut4_I3_O)        0.332    33.180 r  UART/UHANDLE/Number[3]_i_633/O
                         net (fo=1, routed)           0.000    33.180    UART/UHANDLE/Number[3]_i_633_n_0
    SLICE_X24Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  UART/UHANDLE/Number_reg[3]_i_463/O[0]
                         net (fo=1, routed)           0.720    34.147    UART/UHANDLE/Number_reg[3]_i_463_n_7
    SLICE_X20Y107        LUT2 (Prop_lut2_I1_O)        0.299    34.446 r  UART/UHANDLE/Number[3]_i_347/O
                         net (fo=1, routed)           0.000    34.446    UART/UHANDLE/Number[3]_i_347_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.847 r  UART/UHANDLE/Number_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.847    UART/UHANDLE/Number_reg[3]_i_217_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.069 r  UART/UHANDLE/Number_reg[3]_i_215/O[0]
                         net (fo=1, routed)           0.973    36.042    UART/UHANDLE/Number_reg[3]_i_215_n_7
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.299    36.341 r  UART/UHANDLE/Number[3]_i_108/O
                         net (fo=1, routed)           0.000    36.341    UART/UHANDLE/Number[3]_i_108_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.921 f  UART/UHANDLE/Number_reg[3]_i_46/O[2]
                         net (fo=1, routed)           0.977    37.897    UART/UHANDLE/Number_reg[3]_i_46_n_5
    SLICE_X16Y110        LUT1 (Prop_lut1_I0_O)        0.302    38.199 r  UART/UHANDLE/Number[3]_i_102/O
                         net (fo=1, routed)           0.000    38.199    UART/UHANDLE/Number[3]_i_102_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    38.513 r  UART/UHANDLE/Number_reg[3]_i_45/CO[2]
                         net (fo=35, routed)          1.307    39.820    UART/UHANDLE/Number_reg[3]_i_45_n_1
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.341    40.161 r  UART/UHANDLE/Number[2]_i_27/O
                         net (fo=4, routed)           0.754    40.915    UART/UHANDLE/Number[2]_i_27_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I1_O)        0.326    41.241 r  UART/UHANDLE/Number[2]_i_24/O
                         net (fo=4, routed)           0.578    41.819    UART/UHANDLE/Number[2]_i_24_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.124    41.943 f  UART/UHANDLE/Number[3]_i_47/O
                         net (fo=21, routed)          2.317    44.260    UART/UHANDLE/Number[3]_i_47_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.124    44.384 r  UART/UHANDLE/Number[3]_i_29/O
                         net (fo=15, routed)          1.055    45.439    UART/UHANDLE/Number[3]_i_362_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.124    45.563 r  UART/UHANDLE/Number[3]_i_473/O
                         net (fo=1, routed)           0.000    45.563    UART/UHANDLE/Number[3]_i_473_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.113 r  UART/UHANDLE/Number_reg[3]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.113    UART/UHANDLE/Number_reg[3]_i_361_n_0
    SLICE_X17Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.335 r  UART/UHANDLE/Number_reg[3]_i_234/O[0]
                         net (fo=2, routed)           0.415    46.750    UART/UHANDLE/Number_reg[3]_i_234_n_7
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.295    47.045 r  UART/UHANDLE/Number[3]_i_227/O
                         net (fo=2, routed)           0.811    47.857    UART/UHANDLE/Number[3]_i_227_n_0
    SLICE_X18Y112        LUT4 (Prop_lut4_I3_O)        0.327    48.184 r  UART/UHANDLE/Number[3]_i_230/O
                         net (fo=1, routed)           0.000    48.184    UART/UHANDLE/Number[3]_i_230_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.585 r  UART/UHANDLE/Number_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.585    UART/UHANDLE/Number_reg[3]_i_119_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.898 r  UART/UHANDLE/Number_reg[3]_i_51/O[3]
                         net (fo=5, routed)           1.406    50.304    UART/UHANDLE/Number_reg[3]_i_51_n_4
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.306    50.610 r  UART/UHANDLE/Number[3]_i_116/O
                         net (fo=1, routed)           0.000    50.610    UART/UHANDLE/Number[3]_i_116_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    50.924 f  UART/UHANDLE/Number_reg[3]_i_49/CO[2]
                         net (fo=4, routed)           0.756    51.680    UART/UHANDLE/Number_reg[3]_i_49_n_1
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.313    51.993 r  UART/UHANDLE/Number[1]_i_15/O
                         net (fo=1, routed)           0.767    52.760    UART/UHANDLE/Number[1]_i_15_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.124    52.884 r  UART/UHANDLE/Number[1]_i_5/O
                         net (fo=1, routed)           1.081    53.964    UART/UHANDLE/Number[1]_i_5_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I4_O)        0.124    54.088 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    54.088    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.013ns  (logic 15.585ns (28.854%)  route 38.428ns (71.146%))
  Logic Levels:           56  (CARRY4=27 FDRE=1 LUT1=1 LUT2=4 LUT3=6 LUT4=6 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=47, routed)          5.141     5.597    UART/URX/Data_Recieved[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.721 r  UART/URX/geld[3]_i_10/O
                         net (fo=1, routed)           0.000     5.721    UART/URX/geld[3]_i_10_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.271 r  UART/URX/geld_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.271    UART/URX/geld_reg[3]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  UART/URX/geld_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.385    UART/URX/geld_reg[7]_i_10_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  UART/URX/geld_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.885     7.493    UART/URX/geld_reg[15]_i_21_n_7
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.299     7.792 r  UART/URX/geld[11]_i_16/O
                         net (fo=3, routed)           0.857     8.649    UART/URX/geld[11]_i_16_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  UART/URX/geld[11]_i_8/O
                         net (fo=2, routed)           0.955     9.728    UART/URX/geld[11]_i_8_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  UART/URX/geld[11]_i_12/O
                         net (fo=1, routed)           0.000     9.852    UART/URX/geld[11]_i_12_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.228 r  UART/URX/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.228    UART/URX/geld_reg[11]_i_7_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.364    11.915    UART/UHANDLE/geld1[11]
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.306    12.221 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    12.221    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.753 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.867    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.981    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.408 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=7, routed)           0.771    14.179    UART/UHANDLE/data1[31]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.485 r  UART/UHANDLE/Number[2]_i_19/O
                         net (fo=146, routed)         4.299    18.784    UART/UHANDLE/Number[2]_i_19_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    18.936 f  UART/UHANDLE/Number[3]_i_203/O
                         net (fo=80, routed)          4.297    23.233    UART/UHANDLE/Number[3]_i_203_n_0
    SLICE_X29Y97         LUT3 (Prop_lut3_I1_O)        0.358    23.591 r  UART/UHANDLE/Number[2]_i_560/O
                         net (fo=6, routed)           0.782    24.373    UART/UHANDLE/Number[2]_i_560_n_0
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.326    24.699 r  UART/UHANDLE/Number[3]_i_1336/O
                         net (fo=1, routed)           0.000    24.699    UART/UHANDLE/Number[3]_i_1336_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.249 r  UART/UHANDLE/Number_reg[3]_i_1247/CO[3]
                         net (fo=1, routed)           0.000    25.249    UART/UHANDLE/Number_reg[3]_i_1247_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  UART/UHANDLE/Number_reg[3]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.363    UART/UHANDLE/Number_reg[3]_i_1119_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  UART/UHANDLE/Number_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    25.477    UART/UHANDLE/Number_reg[3]_i_968_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  UART/UHANDLE/Number_reg[3]_i_753/CO[3]
                         net (fo=1, routed)           0.000    25.591    UART/UHANDLE/Number_reg[3]_i_753_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  UART/UHANDLE/Number_reg[3]_i_624/CO[3]
                         net (fo=1, routed)           0.000    25.705    UART/UHANDLE/Number_reg[3]_i_624_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.927 r  UART/UHANDLE/Number_reg[3]_i_617/O[0]
                         net (fo=3, routed)           0.828    26.754    UART/UHANDLE/Number_reg[3]_i_617_n_7
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.299    27.053 r  UART/UHANDLE/Number[3]_i_625/O
                         net (fo=2, routed)           1.019    28.072    UART/UHANDLE/Number[3]_i_625_n_0
    SLICE_X28Y105        LUT5 (Prop_lut5_I4_O)        0.150    28.222 r  UART/UHANDLE/Number[3]_i_458/O
                         net (fo=2, routed)           1.476    29.698    UART/UHANDLE/Number[3]_i_458_n_0
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.332    30.030 r  UART/UHANDLE/Number[3]_i_462/O
                         net (fo=1, routed)           0.000    30.030    UART/UHANDLE/Number[3]_i_462_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    30.636 f  UART/UHANDLE/Number_reg[3]_i_344/O[3]
                         net (fo=7, routed)           0.913    31.549    UART/UHANDLE/Number_reg[3]_i_344_n_4
    SLICE_X24Y107        LUT3 (Prop_lut3_I1_O)        0.299    31.848 r  UART/UHANDLE/Number[3]_i_630/O
                         net (fo=2, routed)           0.999    32.848    UART/UHANDLE/Number[3]_i_630_n_0
    SLICE_X24Y108        LUT4 (Prop_lut4_I3_O)        0.332    33.180 r  UART/UHANDLE/Number[3]_i_633/O
                         net (fo=1, routed)           0.000    33.180    UART/UHANDLE/Number[3]_i_633_n_0
    SLICE_X24Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  UART/UHANDLE/Number_reg[3]_i_463/O[0]
                         net (fo=1, routed)           0.720    34.147    UART/UHANDLE/Number_reg[3]_i_463_n_7
    SLICE_X20Y107        LUT2 (Prop_lut2_I1_O)        0.299    34.446 r  UART/UHANDLE/Number[3]_i_347/O
                         net (fo=1, routed)           0.000    34.446    UART/UHANDLE/Number[3]_i_347_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.847 r  UART/UHANDLE/Number_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.847    UART/UHANDLE/Number_reg[3]_i_217_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.069 r  UART/UHANDLE/Number_reg[3]_i_215/O[0]
                         net (fo=1, routed)           0.973    36.042    UART/UHANDLE/Number_reg[3]_i_215_n_7
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.299    36.341 r  UART/UHANDLE/Number[3]_i_108/O
                         net (fo=1, routed)           0.000    36.341    UART/UHANDLE/Number[3]_i_108_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.921 f  UART/UHANDLE/Number_reg[3]_i_46/O[2]
                         net (fo=1, routed)           0.977    37.897    UART/UHANDLE/Number_reg[3]_i_46_n_5
    SLICE_X16Y110        LUT1 (Prop_lut1_I0_O)        0.302    38.199 r  UART/UHANDLE/Number[3]_i_102/O
                         net (fo=1, routed)           0.000    38.199    UART/UHANDLE/Number[3]_i_102_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    38.513 r  UART/UHANDLE/Number_reg[3]_i_45/CO[2]
                         net (fo=35, routed)          1.307    39.820    UART/UHANDLE/Number_reg[3]_i_45_n_1
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.341    40.161 r  UART/UHANDLE/Number[2]_i_27/O
                         net (fo=4, routed)           0.754    40.915    UART/UHANDLE/Number[2]_i_27_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I1_O)        0.326    41.241 r  UART/UHANDLE/Number[2]_i_24/O
                         net (fo=4, routed)           0.578    41.819    UART/UHANDLE/Number[2]_i_24_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.124    41.943 f  UART/UHANDLE/Number[3]_i_47/O
                         net (fo=21, routed)          2.317    44.260    UART/UHANDLE/Number[3]_i_47_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.124    44.384 r  UART/UHANDLE/Number[3]_i_29/O
                         net (fo=15, routed)          1.055    45.439    UART/UHANDLE/Number[3]_i_362_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.124    45.563 r  UART/UHANDLE/Number[3]_i_473/O
                         net (fo=1, routed)           0.000    45.563    UART/UHANDLE/Number[3]_i_473_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.113 r  UART/UHANDLE/Number_reg[3]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.113    UART/UHANDLE/Number_reg[3]_i_361_n_0
    SLICE_X17Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.335 r  UART/UHANDLE/Number_reg[3]_i_234/O[0]
                         net (fo=2, routed)           0.415    46.750    UART/UHANDLE/Number_reg[3]_i_234_n_7
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.295    47.045 r  UART/UHANDLE/Number[3]_i_227/O
                         net (fo=2, routed)           0.811    47.857    UART/UHANDLE/Number[3]_i_227_n_0
    SLICE_X18Y112        LUT4 (Prop_lut4_I3_O)        0.327    48.184 r  UART/UHANDLE/Number[3]_i_230/O
                         net (fo=1, routed)           0.000    48.184    UART/UHANDLE/Number[3]_i_230_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.585 r  UART/UHANDLE/Number_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.585    UART/UHANDLE/Number_reg[3]_i_119_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.898 r  UART/UHANDLE/Number_reg[3]_i_51/O[3]
                         net (fo=5, routed)           1.406    50.304    UART/UHANDLE/Number_reg[3]_i_51_n_4
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.306    50.610 r  UART/UHANDLE/Number[3]_i_116/O
                         net (fo=1, routed)           0.000    50.610    UART/UHANDLE/Number[3]_i_116_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    50.924 r  UART/UHANDLE/Number_reg[3]_i_49/CO[2]
                         net (fo=4, routed)           0.759    51.683    UART/UHANDLE/Number_reg[3]_i_49_n_1
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.313    51.996 r  UART/UHANDLE/Number[0]_i_9/O
                         net (fo=1, routed)           0.845    52.841    UART/UHANDLE/Number[0]_i_9_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    52.965 r  UART/UHANDLE/Number[0]_i_4/O
                         net (fo=1, routed)           0.924    53.889    UART/UHANDLE/Number[0]_i_4_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I2_O)        0.124    54.013 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    54.013    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X15Y93         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.828ns  (logic 12.469ns (29.114%)  route 30.359ns (70.886%))
  Logic Levels:           42  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.590     4.046    UART/UHANDLE/bcd_to_display[0]
    SLICE_X58Y97         LUT1 (Prop_lut1_I0_O)        0.152     4.198 r  UART/UHANDLE/BCD[3]_i_168/O
                         net (fo=4, routed)           1.920     6.118    UART/UHANDLE/BCD[3]_i_168_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.900 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.900    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.122 r  UART/UHANDLE/BCD_reg[3]_i_112/O[0]
                         net (fo=38, routed)          2.874     9.996    UART/UHANDLE/o_BCD_bus6[5]
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.299    10.295 r  UART/UHANDLE/BCD[3]_i_582/O
                         net (fo=56, routed)          2.946    13.241    UART/UHANDLE/o_BCD_bus5[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.365 r  UART/UHANDLE/BCD[3]_i_827/O
                         net (fo=3, routed)           1.180    14.544    UART/UHANDLE/BCD[3]_i_827_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.942 r  UART/UHANDLE/BCD_reg[3]_i_976/CO[3]
                         net (fo=1, routed)           0.000    14.942    UART/UHANDLE/BCD_reg[3]_i_976_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  UART/UHANDLE/BCD_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    15.056    UART/UHANDLE/BCD_reg[3]_i_859_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.278 r  UART/UHANDLE/BCD_reg[3]_i_677/O[0]
                         net (fo=3, routed)           1.102    16.381    UART/UHANDLE/BCD_reg[3]_i_677_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299    16.680 r  UART/UHANDLE/BCD[3]_i_857/O
                         net (fo=2, routed)           1.258    17.937    UART/UHANDLE/BCD[3]_i_857_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.150    18.087 r  UART/UHANDLE/BCD[3]_i_666/O
                         net (fo=2, routed)           0.974    19.061    UART/UHANDLE/BCD[3]_i_666_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.328    19.389 r  UART/UHANDLE/BCD[3]_i_670/O
                         net (fo=1, routed)           0.000    19.389    UART/UHANDLE/BCD[3]_i_670_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.921 r  UART/UHANDLE/BCD_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.921    UART/UHANDLE/BCD_reg[3]_i_478_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  UART/UHANDLE/BCD_reg[3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    20.035    UART/UHANDLE/BCD_reg[3]_i_285_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.274 f  UART/UHANDLE/BCD_reg[3]_i_210/O[2]
                         net (fo=8, routed)           0.973    21.247    UART/UHANDLE/BCD_reg[3]_i_210_n_5
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.332    21.579 r  UART/UHANDLE/BCD[3]_i_222/O
                         net (fo=2, routed)           0.806    22.385    UART/UHANDLE/BCD[3]_i_222_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.712 r  UART/UHANDLE/BCD[3]_i_225/O
                         net (fo=1, routed)           0.000    22.712    UART/UHANDLE/BCD[3]_i_225_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.113 r  UART/UHANDLE/BCD_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    23.113    UART/UHANDLE/BCD_reg[3]_i_152_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.336 r  UART/UHANDLE/BCD_reg[3]_i_294/O[0]
                         net (fo=1, routed)           0.817    24.152    UART/UHANDLE/BCD_reg[3]_i_294_n_7
    SLICE_X37Y103        LUT2 (Prop_lut2_I1_O)        0.299    24.451 r  UART/UHANDLE/BCD[3]_i_213/O
                         net (fo=1, routed)           0.000    24.451    UART/UHANDLE/BCD[3]_i_213_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.852 r  UART/UHANDLE/BCD_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    24.852    UART/UHANDLE/BCD_reg[3]_i_134_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.074 r  UART/UHANDLE/BCD_reg[3]_i_133/O[0]
                         net (fo=1, routed)           0.893    25.968    UART/UHANDLE/BCD_reg[3]_i_133_n_7
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.299    26.267 r  UART/UHANDLE/BCD[3]_i_73/O
                         net (fo=1, routed)           0.000    26.267    UART/UHANDLE/BCD[3]_i_73_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.847 f  UART/UHANDLE/BCD_reg[3]_i_29/O[2]
                         net (fo=1, routed)           0.973    27.820    UART/UHANDLE/BCD_reg[3]_i_29_n_5
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.302    28.122 r  UART/UHANDLE/BCD[3]_i_68/O
                         net (fo=1, routed)           0.000    28.122    UART/UHANDLE/BCD[3]_i_68_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.436 r  UART/UHANDLE/BCD_reg[3]_i_28/CO[2]
                         net (fo=35, routed)          1.283    29.719    UART/UHANDLE/BCD_reg[3]_i_28_n_1
    SLICE_X49Y104        LUT3 (Prop_lut3_I1_O)        0.313    30.032 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.670    30.702    UART/UHANDLE/BCD[3]_i_127_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I2_O)        0.124    30.826 r  UART/UHANDLE/BCD[3]_i_67/O
                         net (fo=1, routed)           0.663    31.490    UART/UHANDLE/BCD[3]_i_67_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    31.614 f  UART/UHANDLE/BCD[3]_i_27/O
                         net (fo=14, routed)          0.846    32.459    UART/UHANDLE/BCD[3]_i_27_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I2_O)        0.124    32.583 r  UART/UHANDLE/BCD[3]_i_10/O
                         net (fo=20, routed)          1.812    34.395    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y107        LUT5 (Prop_lut5_I0_O)        0.124    34.519 r  UART/UHANDLE/BCD[2]_i_125/O
                         net (fo=1, routed)           0.000    34.519    UART/UHANDLE/BCD[2]_i_125_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.895 r  UART/UHANDLE/BCD_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    34.895    UART/UHANDLE/BCD_reg[2]_i_85_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.114 r  UART/UHANDLE/BCD_reg[2]_i_51/O[0]
                         net (fo=2, routed)           0.659    35.773    UART/UHANDLE/BCD_reg[2]_i_51_n_7
    SLICE_X51Y108        LUT2 (Prop_lut2_I0_O)        0.325    36.098 r  UART/UHANDLE/BCD[2]_i_44/O
                         net (fo=2, routed)           0.688    36.786    UART/UHANDLE/BCD[2]_i_44_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.327    37.113 r  UART/UHANDLE/BCD[2]_i_47/O
                         net (fo=1, routed)           0.000    37.113    UART/UHANDLE/BCD[2]_i_47_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.514 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.514    UART/UHANDLE/BCD_reg[2]_i_13_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.736 r  UART/UHANDLE/BCD_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.160    38.897    UART/UHANDLE/BCD_reg[2]_i_7_n_7
    SLICE_X49Y107        LUT4 (Prop_lut4_I1_O)        0.299    39.196 r  UART/UHANDLE/BCD[2]_i_27/O
                         net (fo=1, routed)           0.000    39.196    UART/UHANDLE/BCD[2]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    39.732 f  UART/UHANDLE/BCD_reg[2]_i_9/CO[2]
                         net (fo=4, routed)           0.865    40.597    UART/UHANDLE/BCD_reg[2]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I2_O)        0.345    40.942 r  UART/UHANDLE/BCD[3]_i_11/O
                         net (fo=1, routed)           0.653    41.595    UART/UHANDLE/BCD[3]_i_11_n_0
    SLICE_X52Y108        LUT5 (Prop_lut5_I2_O)        0.355    41.950 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           0.754    42.704    UART/UHANDLE/bcd_to_display[15]
    SLICE_X57Y109        LUT6 (Prop_lut6_I1_O)        0.124    42.828 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    42.828    UART/UDISPLAY/D[3]
    SLICE_X57Y109        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.276ns  (logic 12.082ns (28.579%)  route 30.194ns (71.421%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.590     4.046    UART/UHANDLE/bcd_to_display[0]
    SLICE_X58Y97         LUT1 (Prop_lut1_I0_O)        0.152     4.198 r  UART/UHANDLE/BCD[3]_i_168/O
                         net (fo=4, routed)           1.920     6.118    UART/UHANDLE/BCD[3]_i_168_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.900 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.900    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.122 r  UART/UHANDLE/BCD_reg[3]_i_112/O[0]
                         net (fo=38, routed)          2.874     9.996    UART/UHANDLE/o_BCD_bus6[5]
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.299    10.295 r  UART/UHANDLE/BCD[3]_i_582/O
                         net (fo=56, routed)          2.946    13.241    UART/UHANDLE/o_BCD_bus5[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.365 r  UART/UHANDLE/BCD[3]_i_827/O
                         net (fo=3, routed)           1.180    14.544    UART/UHANDLE/BCD[3]_i_827_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.942 r  UART/UHANDLE/BCD_reg[3]_i_976/CO[3]
                         net (fo=1, routed)           0.000    14.942    UART/UHANDLE/BCD_reg[3]_i_976_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  UART/UHANDLE/BCD_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    15.056    UART/UHANDLE/BCD_reg[3]_i_859_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.278 r  UART/UHANDLE/BCD_reg[3]_i_677/O[0]
                         net (fo=3, routed)           1.102    16.381    UART/UHANDLE/BCD_reg[3]_i_677_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299    16.680 r  UART/UHANDLE/BCD[3]_i_857/O
                         net (fo=2, routed)           1.258    17.937    UART/UHANDLE/BCD[3]_i_857_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.150    18.087 r  UART/UHANDLE/BCD[3]_i_666/O
                         net (fo=2, routed)           0.974    19.061    UART/UHANDLE/BCD[3]_i_666_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.328    19.389 r  UART/UHANDLE/BCD[3]_i_670/O
                         net (fo=1, routed)           0.000    19.389    UART/UHANDLE/BCD[3]_i_670_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.921 r  UART/UHANDLE/BCD_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.921    UART/UHANDLE/BCD_reg[3]_i_478_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  UART/UHANDLE/BCD_reg[3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    20.035    UART/UHANDLE/BCD_reg[3]_i_285_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.274 f  UART/UHANDLE/BCD_reg[3]_i_210/O[2]
                         net (fo=8, routed)           0.973    21.247    UART/UHANDLE/BCD_reg[3]_i_210_n_5
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.332    21.579 r  UART/UHANDLE/BCD[3]_i_222/O
                         net (fo=2, routed)           0.806    22.385    UART/UHANDLE/BCD[3]_i_222_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.712 r  UART/UHANDLE/BCD[3]_i_225/O
                         net (fo=1, routed)           0.000    22.712    UART/UHANDLE/BCD[3]_i_225_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.113 r  UART/UHANDLE/BCD_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    23.113    UART/UHANDLE/BCD_reg[3]_i_152_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.336 r  UART/UHANDLE/BCD_reg[3]_i_294/O[0]
                         net (fo=1, routed)           0.817    24.152    UART/UHANDLE/BCD_reg[3]_i_294_n_7
    SLICE_X37Y103        LUT2 (Prop_lut2_I1_O)        0.299    24.451 r  UART/UHANDLE/BCD[3]_i_213/O
                         net (fo=1, routed)           0.000    24.451    UART/UHANDLE/BCD[3]_i_213_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.852 r  UART/UHANDLE/BCD_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    24.852    UART/UHANDLE/BCD_reg[3]_i_134_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.074 r  UART/UHANDLE/BCD_reg[3]_i_133/O[0]
                         net (fo=1, routed)           0.893    25.968    UART/UHANDLE/BCD_reg[3]_i_133_n_7
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.299    26.267 r  UART/UHANDLE/BCD[3]_i_73/O
                         net (fo=1, routed)           0.000    26.267    UART/UHANDLE/BCD[3]_i_73_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.847 f  UART/UHANDLE/BCD_reg[3]_i_29/O[2]
                         net (fo=1, routed)           0.973    27.820    UART/UHANDLE/BCD_reg[3]_i_29_n_5
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.302    28.122 r  UART/UHANDLE/BCD[3]_i_68/O
                         net (fo=1, routed)           0.000    28.122    UART/UHANDLE/BCD[3]_i_68_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.436 r  UART/UHANDLE/BCD_reg[3]_i_28/CO[2]
                         net (fo=35, routed)          1.283    29.719    UART/UHANDLE/BCD_reg[3]_i_28_n_1
    SLICE_X49Y104        LUT3 (Prop_lut3_I1_O)        0.313    30.032 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.670    30.702    UART/UHANDLE/BCD[3]_i_127_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I2_O)        0.124    30.826 r  UART/UHANDLE/BCD[3]_i_67/O
                         net (fo=1, routed)           0.663    31.490    UART/UHANDLE/BCD[3]_i_67_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    31.614 f  UART/UHANDLE/BCD[3]_i_27/O
                         net (fo=14, routed)          0.846    32.459    UART/UHANDLE/BCD[3]_i_27_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I2_O)        0.124    32.583 r  UART/UHANDLE/BCD[3]_i_10/O
                         net (fo=20, routed)          1.812    34.395    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y107        LUT5 (Prop_lut5_I0_O)        0.124    34.519 r  UART/UHANDLE/BCD[2]_i_125/O
                         net (fo=1, routed)           0.000    34.519    UART/UHANDLE/BCD[2]_i_125_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.895 r  UART/UHANDLE/BCD_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    34.895    UART/UHANDLE/BCD_reg[2]_i_85_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.114 r  UART/UHANDLE/BCD_reg[2]_i_51/O[0]
                         net (fo=2, routed)           0.659    35.773    UART/UHANDLE/BCD_reg[2]_i_51_n_7
    SLICE_X51Y108        LUT2 (Prop_lut2_I0_O)        0.325    36.098 r  UART/UHANDLE/BCD[2]_i_44/O
                         net (fo=2, routed)           0.688    36.786    UART/UHANDLE/BCD[2]_i_44_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.327    37.113 r  UART/UHANDLE/BCD[2]_i_47/O
                         net (fo=1, routed)           0.000    37.113    UART/UHANDLE/BCD[2]_i_47_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.514 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.514    UART/UHANDLE/BCD_reg[2]_i_13_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.736 r  UART/UHANDLE/BCD_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.160    38.897    UART/UHANDLE/BCD_reg[2]_i_7_n_7
    SLICE_X49Y107        LUT4 (Prop_lut4_I1_O)        0.299    39.196 r  UART/UHANDLE/BCD[2]_i_27/O
                         net (fo=1, routed)           0.000    39.196    UART/UHANDLE/BCD[2]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    39.732 r  UART/UHANDLE/BCD_reg[2]_i_9/CO[2]
                         net (fo=4, routed)           1.138    40.870    UART/UHANDLE/BCD_reg[2]_i_9_n_1
    SLICE_X52Y108        LUT5 (Prop_lut5_I2_O)        0.313    41.183 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           0.969    42.152    UART/UHANDLE/bcd_to_display[13]
    SLICE_X56Y108        LUT6 (Prop_lut6_I1_O)        0.124    42.276 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    42.276    UART/UDISPLAY/D[1]
    SLICE_X56Y108        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.045ns  (logic 12.082ns (28.736%)  route 29.963ns (71.264%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.590     4.046    UART/UHANDLE/bcd_to_display[0]
    SLICE_X58Y97         LUT1 (Prop_lut1_I0_O)        0.152     4.198 r  UART/UHANDLE/BCD[3]_i_168/O
                         net (fo=4, routed)           1.920     6.118    UART/UHANDLE/BCD[3]_i_168_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.900 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.900    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.122 r  UART/UHANDLE/BCD_reg[3]_i_112/O[0]
                         net (fo=38, routed)          2.874     9.996    UART/UHANDLE/o_BCD_bus6[5]
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.299    10.295 r  UART/UHANDLE/BCD[3]_i_582/O
                         net (fo=56, routed)          2.946    13.241    UART/UHANDLE/o_BCD_bus5[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.365 r  UART/UHANDLE/BCD[3]_i_827/O
                         net (fo=3, routed)           1.180    14.544    UART/UHANDLE/BCD[3]_i_827_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.942 r  UART/UHANDLE/BCD_reg[3]_i_976/CO[3]
                         net (fo=1, routed)           0.000    14.942    UART/UHANDLE/BCD_reg[3]_i_976_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  UART/UHANDLE/BCD_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    15.056    UART/UHANDLE/BCD_reg[3]_i_859_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.278 r  UART/UHANDLE/BCD_reg[3]_i_677/O[0]
                         net (fo=3, routed)           1.102    16.381    UART/UHANDLE/BCD_reg[3]_i_677_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299    16.680 r  UART/UHANDLE/BCD[3]_i_857/O
                         net (fo=2, routed)           1.258    17.937    UART/UHANDLE/BCD[3]_i_857_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.150    18.087 r  UART/UHANDLE/BCD[3]_i_666/O
                         net (fo=2, routed)           0.974    19.061    UART/UHANDLE/BCD[3]_i_666_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.328    19.389 r  UART/UHANDLE/BCD[3]_i_670/O
                         net (fo=1, routed)           0.000    19.389    UART/UHANDLE/BCD[3]_i_670_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.921 r  UART/UHANDLE/BCD_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.921    UART/UHANDLE/BCD_reg[3]_i_478_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  UART/UHANDLE/BCD_reg[3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    20.035    UART/UHANDLE/BCD_reg[3]_i_285_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.274 f  UART/UHANDLE/BCD_reg[3]_i_210/O[2]
                         net (fo=8, routed)           0.973    21.247    UART/UHANDLE/BCD_reg[3]_i_210_n_5
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.332    21.579 r  UART/UHANDLE/BCD[3]_i_222/O
                         net (fo=2, routed)           0.806    22.385    UART/UHANDLE/BCD[3]_i_222_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.712 r  UART/UHANDLE/BCD[3]_i_225/O
                         net (fo=1, routed)           0.000    22.712    UART/UHANDLE/BCD[3]_i_225_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.113 r  UART/UHANDLE/BCD_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    23.113    UART/UHANDLE/BCD_reg[3]_i_152_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.336 r  UART/UHANDLE/BCD_reg[3]_i_294/O[0]
                         net (fo=1, routed)           0.817    24.152    UART/UHANDLE/BCD_reg[3]_i_294_n_7
    SLICE_X37Y103        LUT2 (Prop_lut2_I1_O)        0.299    24.451 r  UART/UHANDLE/BCD[3]_i_213/O
                         net (fo=1, routed)           0.000    24.451    UART/UHANDLE/BCD[3]_i_213_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.852 r  UART/UHANDLE/BCD_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    24.852    UART/UHANDLE/BCD_reg[3]_i_134_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.074 r  UART/UHANDLE/BCD_reg[3]_i_133/O[0]
                         net (fo=1, routed)           0.893    25.968    UART/UHANDLE/BCD_reg[3]_i_133_n_7
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.299    26.267 r  UART/UHANDLE/BCD[3]_i_73/O
                         net (fo=1, routed)           0.000    26.267    UART/UHANDLE/BCD[3]_i_73_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.847 f  UART/UHANDLE/BCD_reg[3]_i_29/O[2]
                         net (fo=1, routed)           0.973    27.820    UART/UHANDLE/BCD_reg[3]_i_29_n_5
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.302    28.122 r  UART/UHANDLE/BCD[3]_i_68/O
                         net (fo=1, routed)           0.000    28.122    UART/UHANDLE/BCD[3]_i_68_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.436 r  UART/UHANDLE/BCD_reg[3]_i_28/CO[2]
                         net (fo=35, routed)          1.283    29.719    UART/UHANDLE/BCD_reg[3]_i_28_n_1
    SLICE_X49Y104        LUT3 (Prop_lut3_I1_O)        0.313    30.032 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.670    30.702    UART/UHANDLE/BCD[3]_i_127_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I2_O)        0.124    30.826 r  UART/UHANDLE/BCD[3]_i_67/O
                         net (fo=1, routed)           0.663    31.490    UART/UHANDLE/BCD[3]_i_67_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    31.614 f  UART/UHANDLE/BCD[3]_i_27/O
                         net (fo=14, routed)          0.846    32.459    UART/UHANDLE/BCD[3]_i_27_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I2_O)        0.124    32.583 r  UART/UHANDLE/BCD[3]_i_10/O
                         net (fo=20, routed)          1.812    34.395    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y107        LUT5 (Prop_lut5_I0_O)        0.124    34.519 r  UART/UHANDLE/BCD[2]_i_125/O
                         net (fo=1, routed)           0.000    34.519    UART/UHANDLE/BCD[2]_i_125_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.895 r  UART/UHANDLE/BCD_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    34.895    UART/UHANDLE/BCD_reg[2]_i_85_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.114 r  UART/UHANDLE/BCD_reg[2]_i_51/O[0]
                         net (fo=2, routed)           0.659    35.773    UART/UHANDLE/BCD_reg[2]_i_51_n_7
    SLICE_X51Y108        LUT2 (Prop_lut2_I0_O)        0.325    36.098 r  UART/UHANDLE/BCD[2]_i_44/O
                         net (fo=2, routed)           0.688    36.786    UART/UHANDLE/BCD[2]_i_44_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.327    37.113 r  UART/UHANDLE/BCD[2]_i_47/O
                         net (fo=1, routed)           0.000    37.113    UART/UHANDLE/BCD[2]_i_47_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.514 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.514    UART/UHANDLE/BCD_reg[2]_i_13_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.736 r  UART/UHANDLE/BCD_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.160    38.897    UART/UHANDLE/BCD_reg[2]_i_7_n_7
    SLICE_X49Y107        LUT4 (Prop_lut4_I1_O)        0.299    39.196 r  UART/UHANDLE/BCD[2]_i_27/O
                         net (fo=1, routed)           0.000    39.196    UART/UHANDLE/BCD[2]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    39.732 r  UART/UHANDLE/BCD_reg[2]_i_9/CO[2]
                         net (fo=4, routed)           1.128    40.860    UART/UHANDLE/BCD_reg[2]_i_9_n_1
    SLICE_X52Y108        LUT6 (Prop_lut6_I4_O)        0.313    41.173 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.748    41.921    UART/UHANDLE/bcd_to_display[14]
    SLICE_X57Y109        LUT6 (Prop_lut6_I1_O)        0.124    42.045 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    42.045    UART/UDISPLAY/D[2]
    SLICE_X57Y109        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.012ns  (logic 12.312ns (29.306%)  route 29.700ns (70.694%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.590     4.046    UART/UHANDLE/bcd_to_display[0]
    SLICE_X58Y97         LUT1 (Prop_lut1_I0_O)        0.152     4.198 r  UART/UHANDLE/BCD[3]_i_168/O
                         net (fo=4, routed)           1.920     6.118    UART/UHANDLE/BCD[3]_i_168_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.900 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.900    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.122 r  UART/UHANDLE/BCD_reg[3]_i_112/O[0]
                         net (fo=38, routed)          2.874     9.996    UART/UHANDLE/o_BCD_bus6[5]
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.299    10.295 r  UART/UHANDLE/BCD[3]_i_582/O
                         net (fo=56, routed)          2.946    13.241    UART/UHANDLE/o_BCD_bus5[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.365 r  UART/UHANDLE/BCD[3]_i_827/O
                         net (fo=3, routed)           1.180    14.544    UART/UHANDLE/BCD[3]_i_827_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.942 r  UART/UHANDLE/BCD_reg[3]_i_976/CO[3]
                         net (fo=1, routed)           0.000    14.942    UART/UHANDLE/BCD_reg[3]_i_976_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  UART/UHANDLE/BCD_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    15.056    UART/UHANDLE/BCD_reg[3]_i_859_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.278 r  UART/UHANDLE/BCD_reg[3]_i_677/O[0]
                         net (fo=3, routed)           1.102    16.381    UART/UHANDLE/BCD_reg[3]_i_677_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299    16.680 r  UART/UHANDLE/BCD[3]_i_857/O
                         net (fo=2, routed)           1.258    17.937    UART/UHANDLE/BCD[3]_i_857_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.150    18.087 r  UART/UHANDLE/BCD[3]_i_666/O
                         net (fo=2, routed)           0.974    19.061    UART/UHANDLE/BCD[3]_i_666_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.328    19.389 r  UART/UHANDLE/BCD[3]_i_670/O
                         net (fo=1, routed)           0.000    19.389    UART/UHANDLE/BCD[3]_i_670_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.921 r  UART/UHANDLE/BCD_reg[3]_i_478/CO[3]
                         net (fo=1, routed)           0.000    19.921    UART/UHANDLE/BCD_reg[3]_i_478_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  UART/UHANDLE/BCD_reg[3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    20.035    UART/UHANDLE/BCD_reg[3]_i_285_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.274 f  UART/UHANDLE/BCD_reg[3]_i_210/O[2]
                         net (fo=8, routed)           0.973    21.247    UART/UHANDLE/BCD_reg[3]_i_210_n_5
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.332    21.579 r  UART/UHANDLE/BCD[3]_i_222/O
                         net (fo=2, routed)           0.806    22.385    UART/UHANDLE/BCD[3]_i_222_n_0
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.712 r  UART/UHANDLE/BCD[3]_i_225/O
                         net (fo=1, routed)           0.000    22.712    UART/UHANDLE/BCD[3]_i_225_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.113 r  UART/UHANDLE/BCD_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    23.113    UART/UHANDLE/BCD_reg[3]_i_152_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.336 r  UART/UHANDLE/BCD_reg[3]_i_294/O[0]
                         net (fo=1, routed)           0.817    24.152    UART/UHANDLE/BCD_reg[3]_i_294_n_7
    SLICE_X37Y103        LUT2 (Prop_lut2_I1_O)        0.299    24.451 r  UART/UHANDLE/BCD[3]_i_213/O
                         net (fo=1, routed)           0.000    24.451    UART/UHANDLE/BCD[3]_i_213_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.852 r  UART/UHANDLE/BCD_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    24.852    UART/UHANDLE/BCD_reg[3]_i_134_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.074 r  UART/UHANDLE/BCD_reg[3]_i_133/O[0]
                         net (fo=1, routed)           0.893    25.968    UART/UHANDLE/BCD_reg[3]_i_133_n_7
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.299    26.267 r  UART/UHANDLE/BCD[3]_i_73/O
                         net (fo=1, routed)           0.000    26.267    UART/UHANDLE/BCD[3]_i_73_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.847 f  UART/UHANDLE/BCD_reg[3]_i_29/O[2]
                         net (fo=1, routed)           0.973    27.820    UART/UHANDLE/BCD_reg[3]_i_29_n_5
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.302    28.122 r  UART/UHANDLE/BCD[3]_i_68/O
                         net (fo=1, routed)           0.000    28.122    UART/UHANDLE/BCD[3]_i_68_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.436 r  UART/UHANDLE/BCD_reg[3]_i_28/CO[2]
                         net (fo=35, routed)          1.283    29.719    UART/UHANDLE/BCD_reg[3]_i_28_n_1
    SLICE_X49Y104        LUT3 (Prop_lut3_I1_O)        0.313    30.032 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.670    30.702    UART/UHANDLE/BCD[3]_i_127_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I2_O)        0.124    30.826 r  UART/UHANDLE/BCD[3]_i_67/O
                         net (fo=1, routed)           0.663    31.490    UART/UHANDLE/BCD[3]_i_67_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    31.614 f  UART/UHANDLE/BCD[3]_i_27/O
                         net (fo=14, routed)          0.846    32.459    UART/UHANDLE/BCD[3]_i_27_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I2_O)        0.124    32.583 r  UART/UHANDLE/BCD[3]_i_10/O
                         net (fo=20, routed)          1.812    34.395    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y107        LUT5 (Prop_lut5_I0_O)        0.124    34.519 r  UART/UHANDLE/BCD[2]_i_125/O
                         net (fo=1, routed)           0.000    34.519    UART/UHANDLE/BCD[2]_i_125_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.895 r  UART/UHANDLE/BCD_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    34.895    UART/UHANDLE/BCD_reg[2]_i_85_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.114 r  UART/UHANDLE/BCD_reg[2]_i_51/O[0]
                         net (fo=2, routed)           0.659    35.773    UART/UHANDLE/BCD_reg[2]_i_51_n_7
    SLICE_X51Y108        LUT2 (Prop_lut2_I0_O)        0.325    36.098 r  UART/UHANDLE/BCD[2]_i_44/O
                         net (fo=2, routed)           0.688    36.786    UART/UHANDLE/BCD[2]_i_44_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.327    37.113 r  UART/UHANDLE/BCD[2]_i_47/O
                         net (fo=1, routed)           0.000    37.113    UART/UHANDLE/BCD[2]_i_47_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.514 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.514    UART/UHANDLE/BCD_reg[2]_i_13_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.736 r  UART/UHANDLE/BCD_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.160    38.897    UART/UHANDLE/BCD_reg[2]_i_7_n_7
    SLICE_X49Y107        LUT4 (Prop_lut4_I1_O)        0.299    39.196 r  UART/UHANDLE/BCD[2]_i_27/O
                         net (fo=1, routed)           0.000    39.196    UART/UHANDLE/BCD[2]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    39.732 r  UART/UHANDLE/BCD_reg[2]_i_9/CO[2]
                         net (fo=4, routed)           1.138    40.870    UART/UHANDLE/BCD_reg[2]_i_9_n_1
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.339    41.209 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.475    41.684    UART/UHANDLE/bcd_to_display[12]
    SLICE_X57Y109        LUT6 (Prop_lut6_I1_O)        0.328    42.012 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    42.012    UART/UDISPLAY/D[0]
    SLICE_X57Y109        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.436ns  (logic 10.891ns (28.336%)  route 27.545ns (71.664%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT2=3 LUT3=5 LUT4=4 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=47, routed)          5.141     5.597    UART/URX/Data_Recieved[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.721 r  UART/URX/geld[3]_i_10/O
                         net (fo=1, routed)           0.000     5.721    UART/URX/geld[3]_i_10_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.271 r  UART/URX/geld_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.271    UART/URX/geld_reg[3]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  UART/URX/geld_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.385    UART/URX/geld_reg[7]_i_10_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  UART/URX/geld_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.885     7.493    UART/URX/geld_reg[15]_i_21_n_7
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.299     7.792 r  UART/URX/geld[11]_i_16/O
                         net (fo=3, routed)           0.857     8.649    UART/URX/geld[11]_i_16_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  UART/URX/geld[11]_i_8/O
                         net (fo=2, routed)           0.955     9.728    UART/URX/geld[11]_i_8_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  UART/URX/geld[11]_i_12/O
                         net (fo=1, routed)           0.000     9.852    UART/URX/geld[11]_i_12_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.228 r  UART/URX/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.228    UART/URX/geld_reg[11]_i_7_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.364    11.915    UART/UHANDLE/geld1[11]
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.306    12.221 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    12.221    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.753 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.867    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.981    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.408 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=7, routed)           0.771    14.179    UART/UHANDLE/data1[31]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.485 r  UART/UHANDLE/Number[2]_i_19/O
                         net (fo=146, routed)         4.680    19.165    UART/UHANDLE/Number[2]_i_19_n_0
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.124    19.289 r  UART/UHANDLE/Number[0]_i_39/O
                         net (fo=91, routed)          3.005    22.294    UART/UHANDLE/Number[0]_i_27_n_0
    SLICE_X35Y105        LUT3 (Prop_lut3_I2_O)        0.150    22.444 r  UART/UHANDLE/Number[3]_i_925/O
                         net (fo=2, routed)           0.362    22.806    UART/UHANDLE/Number[3]_i_925_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    23.410 r  UART/UHANDLE/Number_reg[3]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    23.410    UART/UHANDLE/Number_reg[3]_i_1216_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.527 r  UART/UHANDLE/Number_reg[3]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    23.527    UART/UHANDLE/Number_reg[3]_i_1082_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.644 r  UART/UHANDLE/Number_reg[3]_i_917/CO[3]
                         net (fo=1, routed)           0.000    23.644    UART/UHANDLE/Number_reg[3]_i_917_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.761 r  UART/UHANDLE/Number_reg[3]_i_691/CO[3]
                         net (fo=1, routed)           0.000    23.761    UART/UHANDLE/Number_reg[3]_i_691_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.878 r  UART/UHANDLE/Number_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000    23.878    UART/UHANDLE/Number_reg[3]_i_533_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.117 r  UART/UHANDLE/Number_reg[3]_i_728/O[2]
                         net (fo=3, routed)           0.817    24.934    UART/UHANDLE/Number_reg[3]_i_728_n_5
    SLICE_X35Y108        LUT3 (Prop_lut3_I2_O)        0.331    25.265 r  UART/UHANDLE/Number[3]_i_543/O
                         net (fo=2, routed)           0.690    25.954    UART/UHANDLE/Number[3]_i_543_n_0
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.327    26.281 r  UART/UHANDLE/Number[3]_i_546/O
                         net (fo=1, routed)           0.000    26.281    UART/UHANDLE/Number[3]_i_546_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.682 r  UART/UHANDLE/Number_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    26.682    UART/UHANDLE/Number_reg[3]_i_428_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.905 r  UART/UHANDLE/Number_reg[3]_i_440/O[0]
                         net (fo=4, routed)           1.227    28.132    UART/UHANDLE/Number_reg[3]_i_440_n_7
    SLICE_X34Y102        LUT3 (Prop_lut3_I2_O)        0.299    28.431 r  UART/UHANDLE/Number[3]_i_432/O
                         net (fo=1, routed)           0.820    29.251    UART/UHANDLE/Number[3]_i_432_n_0
    SLICE_X31Y102        LUT5 (Prop_lut5_I4_O)        0.124    29.375 r  UART/UHANDLE/Number[3]_i_326/O
                         net (fo=2, routed)           0.990    30.365    UART/UHANDLE/Number[3]_i_326_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  UART/UHANDLE/Number[3]_i_330/O
                         net (fo=1, routed)           0.000    30.489    UART/UHANDLE/Number[3]_i_330_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.890 r  UART/UHANDLE/Number_reg[3]_i_202/CO[3]
                         net (fo=1, routed)           0.001    30.891    UART/UHANDLE/Number_reg[3]_i_202_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 r  UART/UHANDLE/Number_reg[3]_i_322/O[1]
                         net (fo=2, routed)           0.821    32.045    UART/UHANDLE/Number_reg[3]_i_322_n_6
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.303    32.348 r  UART/UHANDLE/Number[3]_i_324/O
                         net (fo=1, routed)           0.000    32.348    UART/UHANDLE/Number[3]_i_324_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    32.575 r  UART/UHANDLE/Number_reg[3]_i_201/O[1]
                         net (fo=1, routed)           0.950    33.525    UART/UHANDLE/Number_reg[3]_i_201_n_6
    SLICE_X17Y100        LUT2 (Prop_lut2_I1_O)        0.303    33.828 r  UART/UHANDLE/Number[3]_i_96/O
                         net (fo=1, routed)           0.000    33.828    UART/UHANDLE/Number[3]_i_96_n_0
    SLICE_X17Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.229 r  UART/UHANDLE/Number_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.229    UART/UHANDLE/Number_reg[3]_i_40_n_0
    SLICE_X17Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.451 r  UART/UHANDLE/Number_reg[3]_i_41/O[0]
                         net (fo=6, routed)           0.875    35.326    UART/UHANDLE/Number_reg[3]_i_41_n_7
    SLICE_X13Y97         LUT4 (Prop_lut4_I3_O)        0.325    35.651 f  UART/UHANDLE/Number[3]_i_18/O
                         net (fo=2, routed)           0.816    36.467    UART/UHANDLE/Number[3]_i_18_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.326    36.793 r  UART/UHANDLE/Number[3]_i_5/O
                         net (fo=1, routed)           0.615    37.408    UART/UHANDLE/Number[3]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    37.532 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.904    38.436    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X15Y93         FDRE                                         r  UART/UHANDLE/Number_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[1][0]/C
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[1][0]/Q
                         net (fo=2, routed)           0.121     0.262    VIDEO/G5/waveNr_reg[1][2]_0[0]
    SLICE_X44Y80         FDCE                                         r  VIDEO/G5/waveNr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][0]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][0]/Q
                         net (fo=2, routed)           0.123     0.264    VIDEO/G5/moneyNr_reg_n_0_[2][0]
    SLICE_X4Y83          FDCE                                         r  VIDEO/G5/moneyNr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[1][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[1][3]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[1][3]/Q
                         net (fo=2, routed)           0.123     0.264    VIDEO/G5/waveNr_reg_n_0_[1][3]
    SLICE_X44Y80         FDCE                                         r  VIDEO/G5/waveNr_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.892%)  route 0.131ns (48.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[0]/C
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[0]/Q
                         net (fo=2, routed)           0.131     0.272    UART/UTX/D[0]
    SLICE_X63Y99         FDRE                                         r  UART/UTX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][3]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][3]/Q
                         net (fo=2, routed)           0.136     0.277    VIDEO/G5/waveNr_reg_n_0_[2][3]
    SLICE_X44Y80         FDCE                                         r  VIDEO/G5/waveNr_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][1]/C
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  VIDEO/G5/waveNr_reg[2][1]/Q
                         net (fo=2, routed)           0.119     0.283    VIDEO/G5/waveNr_reg_n_0_[2][1]
    SLICE_X42Y80         FDCE                                         r  VIDEO/G5/waveNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant5/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant5/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE                         0.000     0.000 r  VIDEO/G1/plant5/ram_reg[0][2]/C
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant5/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.054     0.195    VIDEO/G1/plant5/ram_reg[0]_43[2]
    SLICE_X46Y126        LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  VIDEO/G1/plant5/data[2]_i_2__3/O
                         net (fo=1, routed)           0.000     0.240    VIDEO/G1/plant5/data[2]_i_2__3_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.062     0.302 r  VIDEO/G1/plant5/data_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.302    VIDEO/G1/plant5/ram[7]_44[2]
    SLICE_X46Y126        FDRE                                         r  VIDEO/G1/plant5/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UTX/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_Clk_Count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE                         0.000     0.000 r  UART/UTX/r_Clk_Count_reg[0]/C
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/UTX/r_Clk_Count_reg[0]/Q
                         net (fo=7, routed)           0.093     0.257    UART/UTX/r_Clk_Count_reg_n_0_[0]
    SLICE_X65Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.302 r  UART/UTX/r_Clk_Count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    UART/UTX/r_Clk_Count[1]
    SLICE_X65Y97         FDRE                                         r  UART/UTX/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant5/ram_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant5/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.251ns (82.307%)  route 0.054ns (17.693%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE                         0.000     0.000 r  VIDEO/G1/plant5/ram_reg[6][1]/C
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant5/ram_reg[6][1]/Q
                         net (fo=1, routed)           0.054     0.195    VIDEO/G1/plant5/ram_reg[6]_37[1]
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  VIDEO/G1/plant5/data[1]_i_3__3/O
                         net (fo=1, routed)           0.000     0.240    VIDEO/G1/plant5/data[1]_i_3__3_n_0
    SLICE_X45Y126        MUXF7 (Prop_muxf7_I1_O)      0.065     0.305 r  VIDEO/G1/plant5/data_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.305    VIDEO/G1/plant5/ram[7]_44[1]
    SLICE_X45Y126        FDRE                                         r  VIDEO/G1/plant5/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1D1/plant1/ram_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/plant1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.248ns (81.182%)  route 0.057ns (18.818%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE                         0.000     0.000 r  VIDEO/G1D1/plant1/ram_reg[2][2]/C
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1D1/plant1/ram_reg[2][2]/Q
                         net (fo=1, routed)           0.057     0.198    VIDEO/G1D1/plant1/ram_reg[2]_183[2]
    SLICE_X4Y129         LUT6 (Prop_lut6_I1_O)        0.045     0.243 r  VIDEO/G1D1/plant1/data[2]_i_2__9/O
                         net (fo=1, routed)           0.000     0.243    VIDEO/G1D1/plant1/data[2]_i_2__9_n_0
    SLICE_X4Y129         MUXF7 (Prop_muxf7_I0_O)      0.062     0.305 r  VIDEO/G1D1/plant1/data_reg[2]_i_1__9/O
                         net (fo=1, routed)           0.000     0.305    VIDEO/G1D1/plant1/ram[7]_186[2]
    SLICE_X4Y129         FDRE                                         r  VIDEO/G1D1/plant1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 2.764ns (27.715%)  route 7.209ns (72.285%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.343 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.343    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           0.833    11.510    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 2.652ns (26.761%)  route 7.258ns (73.239%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.343 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.343    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.565 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           0.882    11.447    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 2.658ns (26.852%)  route 7.241ns (73.148%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.343 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.343    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.571 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           0.864    11.436    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 2.504ns (25.567%)  route 7.290ns (74.433%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.417 r  VIDEO/G4/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           0.914    11.331    VIDEO/G5/money/fontRom/fontRow_reg_4[3]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 2.445ns (25.244%)  route 7.241ns (74.756%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.358 r  VIDEO/G4/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           0.864    11.223    VIDEO/G5/money/fontRom/fontRow_reg_4[2]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 2.322ns (24.279%)  route 7.242ns (75.721%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    10.235 r  VIDEO/G4/fontRow_reg_i_5__1/O[1]
                         net (fo=1, routed)           0.866    11.101    VIDEO/G5/money/fontRom/fontRow_reg_4[1]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 2.290ns (24.382%)  route 7.102ns (75.618%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y74         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          2.268     4.323    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.849 r  VIDEO/G4/fontRow_reg_i_38__2/CO[3]
                         net (fo=1, routed)           0.000     4.849    VIDEO/G4/fontRow_reg_i_38__2_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.006 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.942     5.948    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.329     6.277 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.990     7.267    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.391 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.979     8.369    VIDEO/G5/wave/fontRom/waveNr_reg[0][1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_23__2/O
                         net (fo=1, routed)           0.608     9.101    VIDEO/G4/fontRow_reg_13[0]
    SLICE_X45Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.499 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     9.499    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           1.316    10.929    VIDEO/G5/wave/fontRom/fontRow_reg_3[7]
    RAMB18_X1Y34         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 2.510ns (26.973%)  route 6.796ns (73.027%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y74         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          2.268     4.323    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.849 r  VIDEO/G4/fontRow_reg_i_38__2/CO[3]
                         net (fo=1, routed)           0.000     4.849    VIDEO/G4/fontRow_reg_i_38__2_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.006 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.942     5.948    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.329     6.277 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.990     7.267    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.391 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.979     8.369    VIDEO/G5/wave/fontRom/waveNr_reg[0][1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_23__2/O
                         net (fo=1, routed)           0.608     9.101    VIDEO/G4/fontRow_reg_13[0]
    SLICE_X45Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.499 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     9.499    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.833 r  VIDEO/G4/fontRow_reg_i_4__2/O[1]
                         net (fo=1, routed)           1.009    10.843    VIDEO/G5/wave/fontRom/fontRow_reg_3[5]
    RAMB18_X1Y34         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 2.145ns (23.164%)  route 7.115ns (76.836%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          2.683     4.738    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     5.260 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     5.260    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.115     6.532    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.329     6.861 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.969     7.830    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.954 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.953     8.907    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.656     9.687    VIDEO/G4/S[0]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    10.058 r  VIDEO/G4/fontRow_reg_i_5__1/O[0]
                         net (fo=1, routed)           0.739    10.797    VIDEO/G5/money/fontRom/fontRow_reg_4[0]
    RAMB18_X0Y34         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 2.398ns (26.459%)  route 6.665ns (73.541%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.537     1.537    VIDEO/G4/clk_25
    SLICE_X12Y74         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     2.055 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          2.268     4.323    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.849 r  VIDEO/G4/fontRow_reg_i_38__2/CO[3]
                         net (fo=1, routed)           0.000     4.849    VIDEO/G4/fontRow_reg_i_38__2_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.006 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.942     5.948    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X46Y85         LUT6 (Prop_lut6_I1_O)        0.329     6.277 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.990     7.267    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.391 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.979     8.369    VIDEO/G5/wave/fontRom/waveNr_reg[0][1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_23__2/O
                         net (fo=1, routed)           0.608     9.101    VIDEO/G4/fontRow_reg_13[0]
    SLICE_X45Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.499 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     9.499    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.721 r  VIDEO/G4/fontRow_reg_i_4__2/O[0]
                         net (fo=1, routed)           0.879    10.600    VIDEO/G5/wave/fontRom/fontRow_reg_3[4]
    RAMB18_X1Y34         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.308ns (48.393%)  route 0.328ns (51.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X8Y69          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.116     0.836    VIDEO/G4/Q[3]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.980 r  VIDEO/G4/fontRow_reg_i_6__0/O[3]
                         net (fo=1, routed)           0.212     1.192    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[3]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.251ns (38.498%)  route 0.401ns (61.502%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=53, routed)          0.139     0.835    VIDEO/G4/Q[9]
    SLICE_X9Y71          LUT2 (Prop_lut2_I1_O)        0.045     0.880 r  VIDEO/G4/fontRow_reg_i_18__2/O
                         net (fo=1, routed)           0.000     0.880    VIDEO/G4/fontRow_reg_i_18__2_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.945 r  VIDEO/G4/fontRow_reg_i_4__0/O[1]
                         net (fo=1, routed)           0.262     1.208    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.256ns (38.939%)  route 0.401ns (61.061%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=53, routed)          0.248     0.944    VIDEO/G4/Q[9]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.045     0.989 r  VIDEO/G4/fontRow_reg_i_9__0/O
                         net (fo=1, routed)           0.000     0.989    VIDEO/G4/fontRow_reg_i_9__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.059 r  VIDEO/G4/fontRow_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.154     1.213    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.275ns (41.442%)  route 0.389ns (58.558%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X8Y69          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.116     0.836    VIDEO/G4/Q[3]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.947 r  VIDEO/G4/fontRow_reg_i_6__0/O[2]
                         net (fo=1, routed)           0.272     1.219    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[2]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.252ns (36.438%)  route 0.440ns (63.562%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 f  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=53, routed)          0.228     0.924    VIDEO/G4/Q[9]
    SLICE_X8Y71          LUT2 (Prop_lut2_I1_O)        0.045     0.969 r  VIDEO/G4/fontRow_reg_i_8__0/O
                         net (fo=1, routed)           0.000     0.969    VIDEO/G4/fontRow_reg_i_8__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.035 r  VIDEO/G4/fontRow_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.212     1.247    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.279ns (40.208%)  route 0.415ns (59.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X8Y69          FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=47, routed)          0.158     0.878    VIDEO/G4/Q[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.993 r  VIDEO/G4/fontRow_reg_i_6__0/O[0]
                         net (fo=1, routed)           0.257     1.250    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[0]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.338ns (48.651%)  route 0.357ns (51.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.143     0.839    VIDEO/G4/Q[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.197     1.036 r  VIDEO/G4/fontRow_reg_i_3__0/O[3]
                         net (fo=1, routed)           0.214     1.250    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[4]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.292ns (41.675%)  route 0.409ns (58.325%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X9Y68          FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=68, routed)          0.202     0.900    VIDEO/G4/Q[5]
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  VIDEO/G4/fontRow_reg_i_24__0/O
                         net (fo=1, routed)           0.000     0.945    VIDEO/G4/fontRow_reg_i_24__0_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.051 r  VIDEO/G4/fontRow_reg_i_5__0/O[1]
                         net (fo=1, routed)           0.207     1.257    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[5]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.299ns (42.015%)  route 0.413ns (57.984%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.143     0.839    VIDEO/G4/Q[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.997 r  VIDEO/G4/fontRow_reg_i_3__0/O[0]
                         net (fo=1, routed)           0.270     1.267    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.314ns (44.032%)  route 0.399ns (55.968%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X9Y69          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.143     0.839    VIDEO/G4/Q[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.173     1.012 r  VIDEO/G4/fontRow_reg_i_3__0/O[2]
                         net (fo=1, routed)           0.256     1.269    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[3]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 0.842ns (8.386%)  route 9.199ns (91.614%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.053     7.472    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.299     7.771 r  VIDEO/G3/RGB[7]_i_4/O
                         net (fo=1, routed)           2.146     9.917    VIDEO/G3/RGB[7]_i_4_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.041 r  VIDEO/G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    10.041    VIDEO/G3/RGB_0[7]
    SLICE_X30Y32         FDSE                                         r  VIDEO/G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X30Y32         FDSE                                         r  VIDEO/G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.996ns  (logic 0.842ns (8.423%)  route 9.154ns (91.577%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.885     7.304    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.299     7.603 r  VIDEO/G3/RGB[5]_i_4/O
                         net (fo=1, routed)           2.269     9.872    VIDEO/G3/RGB[5]_i_4_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.996 r  VIDEO/G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.996    VIDEO/G3/RGB_0[5]
    SLICE_X28Y34         FDSE                                         r  VIDEO/G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.441     1.441    VIDEO/G3/clk_25
    SLICE_X28Y34         FDSE                                         r  VIDEO/G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.954ns  (logic 0.842ns (8.459%)  route 9.112ns (91.541%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.351     7.770    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.299     8.069 r  VIDEO/G3/RGB[6]_i_4/O
                         net (fo=1, routed)           1.761     9.830    VIDEO/G3/RGB[6]_i_4_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.954 r  VIDEO/G3/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000     9.954    VIDEO/G3/RGB_0[6]
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.841ns  (logic 0.842ns (8.556%)  route 8.999ns (91.444%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.225     7.644    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.299     7.943 r  VIDEO/G3/RGB[10]_i_4/O
                         net (fo=1, routed)           1.774     9.717    VIDEO/G3/RGB[10]_i_4_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.841 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     9.841    VIDEO/G3/RGB_0[10]
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.842ns (8.565%)  route 8.988ns (91.435%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.046     7.465    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.299     7.764 r  VIDEO/G3/RGB[9]_i_4/O
                         net (fo=1, routed)           1.942     9.706    VIDEO/G3/RGB[9]_i_4_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.830 r  VIDEO/G3/RGB[9]_i_1/O
                         net (fo=1, routed)           0.000     9.830    VIDEO/G3/RGB_0[9]
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X30Y32         FDRE                                         r  VIDEO/G3/RGB_reg[9]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.827ns  (logic 0.842ns (8.568%)  route 8.985ns (91.432%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.057     7.476    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.299     7.775 r  VIDEO/G3/RGB[11]_i_6/O
                         net (fo=1, routed)           1.928     9.703    VIDEO/G3/RGB[11]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.827 r  VIDEO/G3/RGB[11]_i_2/O
                         net (fo=1, routed)           0.000     9.827    VIDEO/G3/RGB_0[11]
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[11]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.804ns  (logic 0.842ns (8.588%)  route 8.962ns (91.412%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.050     7.469    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.299     7.768 r  VIDEO/G3/RGB[4]_i_4/O
                         net (fo=1, routed)           1.912     9.680    VIDEO/G3/RGB[4]_i_4_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.804 r  VIDEO/G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     9.804    VIDEO/G3/RGB_0[4]
    SLICE_X28Y34         FDRE                                         r  VIDEO/G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.441     1.441    VIDEO/G3/clk_25
    SLICE_X28Y34         FDRE                                         r  VIDEO/G3/RGB_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.795ns  (logic 0.842ns (8.596%)  route 8.953ns (91.404%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.878     7.297    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.299     7.596 r  VIDEO/G3/RGB[8]_i_4/O
                         net (fo=1, routed)           2.075     9.671    VIDEO/G3/RGB[8]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.795 r  VIDEO/G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     9.795    VIDEO/G3/RGB_0[8]
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X29Y32         FDRE                                         r  VIDEO/G3/RGB_reg[8]/C

Slack:                    inf
  Source:                 VIDEO/G5/wave/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.449ns  (logic 1.076ns (11.388%)  route 8.373ns (88.612%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE                         0.000     0.000 r  VIDEO/G5/wave/pixel_reg/C
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/wave/pixel_reg/Q
                         net (fo=1, routed)           1.289     1.745    VIDEO/G5/displayNr[6]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.869 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.174     3.043    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     3.167 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.831     5.998    VIDEO/G3/display
    SLICE_X12Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.122 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.313     6.435    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.670     7.228    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           2.097     9.449    VIDEO/G4/vcountsquare
    SLICE_X12Y77         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.426     1.426    VIDEO/G4/clk_25
    SLICE_X12Y77         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/wave/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 1.076ns (11.817%)  route 8.029ns (88.183%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE                         0.000     0.000 r  VIDEO/G5/wave/pixel_reg/C
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/wave/pixel_reg/Q
                         net (fo=1, routed)           1.289     1.745    VIDEO/G5/displayNr[6]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.869 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.174     3.043    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     3.167 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.831     5.998    VIDEO/G3/display
    SLICE_X12Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.122 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.313     6.435    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.670     7.228    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.753     9.105    VIDEO/G4/vcountsquare
    SLICE_X11Y68         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.431     1.431    VIDEO/G4/clk_25
    SLICE_X11Y68         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.292ns (36.177%)  route 0.515ns (63.823%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[5]/C
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[5]/Q
                         net (fo=10, routed)          0.515     0.643    VIDEO/G4/active3_carry__0[5]
    SLICE_X28Y103        LUT4 (Prop_lut4_I0_O)        0.098     0.741 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.741    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.807 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.807    VIDEO/G2/hpos00_in[6]
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.251ns (30.193%)  route 0.580ns (69.807%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.580     0.721    VIDEO/G4/active3_carry__0[4]
    SLICE_X28Y103        LUT4 (Prop_lut4_I0_O)        0.045     0.766 r  VIDEO/G4/hpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.766    VIDEO/G2/hpos_reg[6]_2[1]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.831 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.831    VIDEO/G2/hpos00_in[5]
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.293ns (34.362%)  route 0.560ns (65.638%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.560     0.688    VIDEO/G4/active3_carry__0[1]
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.099     0.787 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.787    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.853 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.853    VIDEO/G2/hpos00_in[2]
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.326ns (36.807%)  route 0.560ns (63.193%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.560     0.688    VIDEO/G4/active3_carry__0[1]
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.099     0.787 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.787    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.886 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.886    VIDEO/G2/hpos00_in[3]
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.256ns (27.022%)  route 0.691ns (72.978%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.691     0.832    VIDEO/G4/active3_carry__0[0]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.877    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.947 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.947    VIDEO/G2/hpos00_in[0]
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.396ns (41.436%)  route 0.560ns (58.564%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.560     0.688    VIDEO/G4/active3_carry__0[1]
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.099     0.787 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.787    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.902 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.902    VIDEO/G2/hpos0_carry_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.956 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.956    VIDEO/G2/hpos00_in[4]
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X28Y103        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.292ns (29.694%)  route 0.691ns (70.306%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.691     0.832    VIDEO/G4/active3_carry__0[0]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.877    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.983 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.983    VIDEO/G2/hpos00_in[1]
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.918     0.918    VIDEO/G2/clk_25
    SLICE_X28Y102        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G5/explodingPineapple/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.254ns (22.484%)  route 0.876ns (77.516%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE                         0.000     0.000 r  VIDEO/G5/explodingPineapple/pixel_reg/C
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G5/explodingPineapple/pixel_reg/Q
                         net (fo=1, routed)           0.147     0.311    VIDEO/G5/displayNr[3]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          0.729     1.085    VIDEO/G3/display
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.130 r  VIDEO/G3/green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.130    VIDEO/G4/green_reg[2]_0
    SLICE_X12Y39         FDRE                                         r  VIDEO/G4/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.834     0.834    VIDEO/G4/clk_25
    SLICE_X12Y39         FDRE                                         r  VIDEO/G4/green_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.226ns (19.651%)  route 0.924ns (80.349%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[3]/C
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/spriteSelect_reg[3]/Q
                         net (fo=15, routed)          0.924     1.052    VIDEO/G2/mySpriteSelect_reg[3]_0[3]
    SLICE_X14Y81         LUT4 (Prop_lut4_I0_O)        0.098     1.150 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     1.150    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X14Y81         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G2/clk_25
    SLICE_X14Y81         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.289ns (24.667%)  route 0.883ns (75.333%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[2]/C
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordY_reg[2]/Q
                         net (fo=15, routed)          0.883     1.011    VIDEO/G4/active1_inferred__0/i__carry__0[1]
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.098     1.109 r  VIDEO/G4/vpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    VIDEO/G2/vpos_reg[3]_1[3]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.172 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     1.172    VIDEO/G2/vpos0[3]
    SLICE_X28Y72         FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6332, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G2/clk_25
    SLICE_X28Y72         FDRE                                         r  VIDEO/G2/vpos_reg[3]/C





