
---------- Begin Simulation Statistics ----------
final_tick                                27532945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    361                       # Simulator instruction rate (inst/s)
host_mem_usage                               10471888                       # Number of bytes of host memory used
host_op_rate                                      370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38570.85                       # Real time elapsed on the host
host_tick_rate                                 419641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13908184                       # Number of instructions simulated
sim_ops                                      14281679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016186                       # Number of seconds simulated
sim_ticks                                 16185920000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.594973                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60549                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                750                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5171                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57468                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7151                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1740                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18278                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      576487                       # Number of instructions committed
system.cpu.committedOps                        636857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.597502                       # CPI: cycles per instruction
system.cpu.discardedOps                         13756                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             339797                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            146697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            65156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1285799                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.277971                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      731                       # number of quiesce instructions executed
system.cpu.numCycles                          2073913                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       731                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  384709     60.41%     60.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1717      0.27%     60.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152573     23.96%     84.63% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 97858     15.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   636857                       # Class of committed instruction
system.cpu.quiesceCycles                     23823559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          788114                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              296965                       # Transaction distribution
system.membus.trans_dist::ReadResp             297885                       # Transaction distribution
system.membus.trans_dist::WriteReq             141969                       # Transaction distribution
system.membus.trans_dist::WriteResp            141969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::CleanEvict              429                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              322                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       862778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       862778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16410                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       126746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27749766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            440520                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006904                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  440499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              440520                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1086329590                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15332125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              495390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2944000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14088150                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1788417685                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1134500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       323072                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       323072                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       651234                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       651234                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        12114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1765376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1826816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1948612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        16410                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     28246016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     29229056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     31000070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3249628000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          2130333                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          752                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2676916685                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1621218000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4048951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20244756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3036713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4048951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31379372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4048951                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3036713                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7085665                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4048951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20244756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7085665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7085665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38465036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3036713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7085665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10122378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3036713                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1044117                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4080831                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3036713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10122378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1044117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14203209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       296221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       296221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       851968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       862778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     27262976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       519079                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       519079    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       519079                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1168356340                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1616260000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1986694609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16195805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40489512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2043379925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40489512                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40551294                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81040806                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2027184121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56747099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40489512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124420731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     40632320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19922944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     37879808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8208384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       622592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5111808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36440561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1959692375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    514216801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2510349736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1109412625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1230881161                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2340293786                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36440561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3069105000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1745097962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4850643522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          226                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       893616                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        83035                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         976651                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       893616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       893616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       893616                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        83035                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        976651                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18939904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19021484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8690112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       295936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1170146893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1044117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3934284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1175187076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2431743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16195805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    514216801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4048951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            536893300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2431743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16257587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1684363694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4048951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1044117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3934284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1712080376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    425582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371188000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              537344                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135783                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9644636510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1484075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17436030260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32493.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58743.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       337                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297216                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  260294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    866                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.274693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.760803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.174668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          793      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          829      2.80%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          452      1.53%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.16%      8.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          707      2.39%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          359      1.21%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          360      1.22%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          500      1.69%     14.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25262     85.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     767.082687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1370.777191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           264     68.22%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.26%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.52%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31      8.01%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           48     12.40%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.26%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      3.88%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.33%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.26%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.26%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      1.81%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     350.896641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     83.924383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.983387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            222     57.36%     57.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.88%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      2.33%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.29%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.26%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.26%     65.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.03%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.78%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.26%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.26%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.26%     68.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.29%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     29.97%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18996160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8691008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19021548                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8690112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1173.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       536.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1175.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    536.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16186035000                       # Total gap between requests
system.mem_ctrls.avgGap                      37381.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18914176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8322112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61782.092089915190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1168557363.436863660812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1044117.356319566723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3938237.678179553710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2546410.707577944268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16195804.748818727210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 514157489.966588258743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4048951.187204681803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       295936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1060915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  17374996160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18219370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41753815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41422595405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1944993860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300987531345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2940555360                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53045.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58712.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68752.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41921.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  67353813.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    474852.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2314434.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2871636.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         14614261.650000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10198717.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        539919581.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       188748896.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154972629.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159011610.975024                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     195415600.799998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1262881297.124976                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         78.023449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10180479820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    875700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5133333180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1462                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     20369387.824897                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    126703339.603468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          731    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       443125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12642922500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14890022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       209857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           209857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       209857                       # number of overall hits
system.cpu.icache.overall_hits::total          209857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          226                       # number of overall misses
system.cpu.icache.overall_misses::total           226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9819375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9819375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9819375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9819375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       210083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       210083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       210083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       210083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43448.561947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43448.561947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43448.561947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43448.561947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9461375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9461375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9461375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9461375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.491150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.491150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.491150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.491150                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       209857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          209857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       210083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       210083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43448.561947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43448.561947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9461375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9461375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.491150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.491150                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.187402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1133355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16425.434783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.187402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.764038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.764038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420392                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420392                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243012                       # number of overall hits
system.cpu.dcache.overall_hits::total          243012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1297                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1297                       # number of overall misses
system.cpu.dcache.overall_misses::total          1297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96366000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96366000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244309                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74299.151889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74299.151889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74299.151889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74299.151889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          280                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75313375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75313375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75313375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75313375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     16179000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     16179000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74054.449361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74054.449361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74054.449361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74054.449361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2144.333996                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2144.333996                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       152921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53116125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53116125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76316.271552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76316.271552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          744                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          744                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     16179000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     16179000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74861.671470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74861.671470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43249875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43249875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71963.186356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71963.186356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6801                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6801                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23359375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23359375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72320.046440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72320.046440                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.472353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.800000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.472353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            978252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           978252                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27532945000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27533705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    361                       # Simulator instruction rate (inst/s)
host_mem_usage                               10471888                       # Number of bytes of host memory used
host_op_rate                                      370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38570.96                       # Real time elapsed on the host
host_tick_rate                                 419660                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13908668                       # Number of instructions simulated
sim_ops                                      14282280                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016187                       # Number of seconds simulated
sim_ticks                                 16186680000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.527809                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45791                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60628                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                751                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7151                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1740                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18313                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      576971                       # Number of instructions committed
system.cpu.committedOps                        637458                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.596592                       # CPI: cycles per instruction
system.cpu.discardedOps                         13797                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             340165                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            146843                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            65203                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1286332                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.278041                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      731                       # number of quiesce instructions executed
system.cpu.numCycles                          2075129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       731                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  385056     60.40%     60.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1717      0.27%     60.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152715     23.96%     84.63% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 97969     15.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   637458                       # Class of committed instruction
system.cpu.quiesceCycles                     23823559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          788797                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              296965                       # Transaction distribution
system.membus.trans_dist::ReadResp             297891                       # Transaction distribution
system.membus.trans_dist::WriteReq             141969                       # Transaction distribution
system.membus.trans_dist::WriteResp            141969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          620                       # Transaction distribution
system.membus.trans_dist::CleanEvict              430                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       862778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       862778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16410                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127386                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27750598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            440528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000052                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007225                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  440505     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              440528                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1086360090                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            15332125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              504468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2944000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14116900                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1788417685                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1149500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       323072                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       323072                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       651234                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       651234                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        12114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1765376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1826816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1948612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        16410                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     28246016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     29229056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     31000070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3249628000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          2130333                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          752                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2676916685                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1621218000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4048761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20243805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3036571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4048761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31377898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4048761                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3036571                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7085332                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4048761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20243805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7085332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7085332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38463230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3036571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7085332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10121903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3036571                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1044068                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4080639                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3036571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10121903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1044068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14202542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       296221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       296221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       851968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       862778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     27262976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27608556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       519079                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       519079    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       519079                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1168356340                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1616260000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1986601329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16195044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40487611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2043283984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40487611                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40549390                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81037001                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2027088940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56744434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40487611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124320985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     40632320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19922944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     37879808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8208384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       622592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5111808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36438850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1959600363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    514192657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2510231870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1109360536                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1230823368                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2340183904                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36438850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3068960899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1745016026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4850415774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       905436                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86985                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         992421                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       905436                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       905436                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       905436                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86985                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        992421                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18939904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19021740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8690432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       295936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1170091952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1044068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3949914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1175147714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2451398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16195044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    514192657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4048761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            536887861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2451398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16256824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1684284609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4048761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1044068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3949914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1712035575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    425582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371188000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              537355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135788                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9644636510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1484090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17436109010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32493.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58743.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       337                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  260294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    866                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.274693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.760803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.174668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          793      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          829      2.80%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          452      1.53%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.16%      8.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          707      2.39%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          359      1.21%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          360      1.22%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          500      1.69%     14.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25262     85.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     767.082687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1370.777191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           264     68.22%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.26%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.52%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31      8.01%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           48     12.40%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.26%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      3.88%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.33%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.26%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.26%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      1.81%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     350.896641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     83.924383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.983387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            222     57.36%     57.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.88%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      2.33%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.29%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.26%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.26%     65.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.03%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.78%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.26%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.26%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.26%     68.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.29%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     29.97%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18996352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8691008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19021740                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8690432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1173.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       536.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1175.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    536.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16186775000                       # Total gap between requests
system.mem_ctrls.avgGap                      37382.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18914176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8322112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61779.191285674402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1168502497.114911794662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1044068.332727897330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3949914.374040878378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2546291.148030356038                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16195044.320391830057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 514133349.148806333542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4048761.080097957514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       295936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          620                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1060915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  17374996160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18219370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41832565                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41422595405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1944993860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300987531345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2940555360                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53045.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58712.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68752.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41874.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66810637.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    474852.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2314434.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2871636.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         14614261.650000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10198717.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        539926856.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       188748896.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154972629.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159032153.775024                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     195415600.799998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1262909114.924976                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         78.021504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10180479820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    875700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5134093180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1462                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     20369387.824897                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    126703339.603468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          731    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       443125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12643682500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14890022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       210032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           210032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       210032                       # number of overall hits
system.cpu.icache.overall_hits::total          210032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9947500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9947500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9947500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9947500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       210261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       210261                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       210261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       210261                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43438.864629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43438.864629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43438.864629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43438.864629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9585750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9585750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41859.170306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41859.170306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41859.170306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41859.170306                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       210032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          210032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       210261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       210261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43438.864629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43438.864629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41859.170306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41859.170306                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.187608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4350008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9334.781116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.187608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.764038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.764038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243276                       # number of overall hits
system.cpu.dcache.overall_hits::total          243276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1301                       # number of overall misses
system.cpu.dcache.overall_misses::total          1301                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96760000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96760000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96760000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96760000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005319                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74373.558801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74373.558801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74373.558801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74373.558801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          620                       # number of writebacks
system.cpu.dcache.writebacks::total               620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          280                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75617500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75617500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     16179000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     16179000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004175                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004175                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74062.193928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74062.193928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74062.193928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74062.193928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2144.333996                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2144.333996                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       153073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53287375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53287375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76233.726753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76233.726753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          744                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          744                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52120750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52120750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     16179000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     16179000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74778.694405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74778.694405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43472625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43472625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90805                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90805                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72213.662791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72213.662791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6801                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6801                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23496750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23496750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72520.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72520.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.472518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              245844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.106783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.472518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            979329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           979329                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27533705000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
