
// Library name: 16nm_Tests
// Cell name: LCFF_Test
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
// system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
V5 (tD 0) vsource type=pwl wave=[ 0 0 time2 0 time3 vdd ]
I1 (tCLK tCLK\~) inv_1x
V6 (tCLK 0) vsource type=pulse val0=0 val1=vdd period=pClk
V2 (vdda! gndd!) vsource type=dc dc=vddL
V1 (vddd! gndd!) vsource type=dc dc=vddH
V0 (vdd! 0) vsource type=dc dc=vdd
I0 (tCLK tD gnda! gndd! Q vdda! vddd! tCLK\~) LCFF
