

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_6'
================================================================
* Date:           Tue Jan 28 17:11:30 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.299 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_55_val"   --->   Operation 5 'read' 'weights_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_54_val"   --->   Operation 6 'read' 'weights_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_53_val"   --->   Operation 7 'read' 'weights_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_52_val"   --->   Operation 8 'read' 'weights_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_51_val"   --->   Operation 9 'read' 'weights_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_50_val"   --->   Operation 10 'read' 'weights_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_49_val"   --->   Operation 11 'read' 'weights_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_48_val"   --->   Operation 12 'read' 'weights_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_47_val"   --->   Operation 13 'read' 'weights_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_46_val"   --->   Operation 14 'read' 'weights_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_45_val"   --->   Operation 15 'read' 'weights_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_44_val"   --->   Operation 16 'read' 'weights_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_43_val"   --->   Operation 17 'read' 'weights_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_42_val"   --->   Operation 18 'read' 'weights_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_55_val"   --->   Operation 19 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_54_val"   --->   Operation 20 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_53_val"   --->   Operation 21 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_52_val"   --->   Operation 22 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_51_val"   --->   Operation 23 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_50_val"   --->   Operation 24 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_49_val"   --->   Operation 25 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_48_val"   --->   Operation 26 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_47_val"   --->   Operation 27 'read' 'data_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_46_val"   --->   Operation 28 'read' 'data_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_45_val"   --->   Operation 29 'read' 'data_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_44_val"   --->   Operation 30 'read' 'data_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_43_val"   --->   Operation 31 'read' 'data_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_42_val"   --->   Operation 32 'read' 'data_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_42_val_read, i6 43, i16 %data_43_val_read, i6 44, i16 %data_44_val_read, i6 45, i16 %data_45_val_read, i6 46, i16 %data_46_val_read, i6 47, i16 %data_47_val_read, i6 48, i16 %data_48_val_read, i6 49, i16 %data_49_val_read, i16 0, i6 %idx_read"   --->   Operation 33 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 34 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_42_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%tmp_2003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2001, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2002" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2004 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%xor_ln42 = xor i1 %tmp_2004, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_292 = and i1 %tmp_2003, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln42_166 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42_167 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%icmp_ln42_168 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i16 %weights_43_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln73_40 = mul i32 %conv_i_i, i32 %sext_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_40, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_2007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_2008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = trunc i32 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%icmp_ln42_169 = icmp_ne  i11 %trunc_ln42_74, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%tmp_2009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_169 = or i1 %tmp_2007, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_298 = and i1 %or_ln42_169, i1 %tmp_2008" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_40 = add i16 %trunc_ln42_s, i16 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_40, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%xor_ln42_169 = xor i1 %tmp_2010, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_299 = and i1 %tmp_2009, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_763 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_40, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.57ns)   --->   "%icmp_ln42_170 = icmp_eq  i3 %tmp_763, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_764 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_40, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_171 = icmp_eq  i4 %tmp_764, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln42_172 = icmp_eq  i4 %tmp_764, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%a_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_43_val_read, i6 43, i16 %data_44_val_read, i6 44, i16 %data_45_val_read, i6 45, i16 %data_46_val_read, i6 46, i16 %data_47_val_read, i6 47, i16 %data_48_val_read, i6 48, i16 %data_49_val_read, i6 49, i16 %data_50_val_read, i16 0, i6 %idx_read"   --->   Operation 77 'sparsemux' 'a_19' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_19"   --->   Operation 78 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i16 %weights_44_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln73_41 = mul i32 %conv_i_i_1, i32 %sext_ln73_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_73 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_41, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_2013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_2014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = trunc i32 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%icmp_ln42_173 = icmp_ne  i11 %trunc_ln42_75, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%tmp_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'bitselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_173 = or i1 %tmp_2013, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_305 = and i1 %or_ln42_173, i1 %tmp_2014" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_41 = add i16 %trunc_ln42_73, i16 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2016 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_41, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%xor_ln42_173 = xor i1 %tmp_2016, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_306 = and i1 %tmp_2015, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_765 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_41, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln42_174 = icmp_eq  i3 %tmp_765, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_766 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_41, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_175 = icmp_eq  i4 %tmp_766, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln42_176 = icmp_eq  i4 %tmp_766, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i16 %weights_45_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln73_42 = mul i32 %conv_i_i_1, i32 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_42, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_2019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_2020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = trunc i32 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.73ns)   --->   "%icmp_ln42_177 = icmp_ne  i11 %trunc_ln42_77, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%tmp_2021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_177 = or i1 %tmp_2019, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_312 = and i1 %or_ln42_177, i1 %tmp_2020" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_42 = add i16 %trunc_ln42_76, i16 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2022 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%xor_ln42_177 = xor i1 %tmp_2022, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_313 = and i1 %tmp_2021, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_767 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_42, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.57ns)   --->   "%icmp_ln42_178 = icmp_eq  i3 %tmp_767, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_768 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_42, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_179 = icmp_eq  i4 %tmp_768, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_180 = icmp_eq  i4 %tmp_768, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.58ns)   --->   "%a_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_44_val_read, i6 43, i16 %data_45_val_read, i6 44, i16 %data_46_val_read, i6 45, i16 %data_47_val_read, i6 46, i16 %data_48_val_read, i6 47, i16 %data_49_val_read, i6 48, i16 %data_50_val_read, i6 49, i16 %data_51_val_read, i16 0, i6 %idx_read"   --->   Operation 121 'sparsemux' 'a_20' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_20"   --->   Operation 122 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i16 %weights_46_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln73_43 = mul i32 %conv_i_i_2, i32 %sext_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_43, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_2025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_2026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = trunc i32 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'trunc' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln42_181 = icmp_ne  i11 %trunc_ln42_79, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%tmp_2027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_181 = or i1 %tmp_2025, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_319 = and i1 %or_ln42_181, i1 %tmp_2026" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_43 = add i16 %trunc_ln42_78, i16 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2028 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_43, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%xor_ln42_181 = xor i1 %tmp_2028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_320 = and i1 %tmp_2027, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_769 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_43, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'partselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.57ns)   --->   "%icmp_ln42_182 = icmp_eq  i3 %tmp_769, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_770 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_43, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%icmp_ln42_183 = icmp_eq  i4 %tmp_770, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_184 = icmp_eq  i4 %tmp_770, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i16 %weights_47_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%mul_ln73_44 = mul i32 %conv_i_i_2, i32 %sext_ln73_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_80 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_44, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_2031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_2032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = trunc i32 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'trunc' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%icmp_ln42_185 = icmp_ne  i11 %trunc_ln42_81, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%tmp_2033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_185 = or i1 %tmp_2031, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_326 = and i1 %or_ln42_185, i1 %tmp_2032" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_44 = add i16 %trunc_ln42_80, i16 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_2034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_44, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%xor_ln42_185 = xor i1 %tmp_2034, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_327 = and i1 %tmp_2033, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_771 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_44, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.57ns)   --->   "%icmp_ln42_186 = icmp_eq  i3 %tmp_771, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_772 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_44, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_187 = icmp_eq  i4 %tmp_772, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln42_188 = icmp_eq  i4 %tmp_772, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.58ns)   --->   "%a_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_45_val_read, i6 43, i16 %data_46_val_read, i6 44, i16 %data_47_val_read, i6 45, i16 %data_48_val_read, i6 46, i16 %data_49_val_read, i6 47, i16 %data_50_val_read, i6 48, i16 %data_51_val_read, i6 49, i16 %data_52_val_read, i16 0, i6 %idx_read"   --->   Operation 165 'sparsemux' 'a_21' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_21"   --->   Operation 166 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i16 %weights_48_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln73_45 = mul i32 %conv_i_i_3, i32 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%trunc_ln42_82 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_45, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_2037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_2038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = trunc i32 %mul_ln73_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'trunc' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%icmp_ln42_189 = icmp_ne  i11 %trunc_ln42_83, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'icmp' 'icmp_ln42_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_334)   --->   "%tmp_2039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%or_ln42_189 = or i1 %tmp_2037, i1 %icmp_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%and_ln42_333 = and i1 %or_ln42_189, i1 %tmp_2038" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%zext_ln42_45 = zext i1 %and_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_45 = add i16 %trunc_ln42_82, i16 %zext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2040 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_45, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_334)   --->   "%xor_ln42_189 = xor i1 %tmp_2040, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_334 = and i1 %tmp_2039, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'and' 'and_ln42_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_45, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln42_190 = icmp_eq  i3 %tmp_773, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_190' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_774 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_45, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_191 = icmp_eq  i4 %tmp_774, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln42_192 = icmp_eq  i4 %tmp_774, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'icmp' 'icmp_ln42_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i16 %weights_49_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln73_46 = mul i32 %conv_i_i_3, i32 %sext_ln73_46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_46, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_2043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_2044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = trunc i32 %mul_ln73_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'trunc' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%icmp_ln42_193 = icmp_ne  i11 %trunc_ln42_85, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_193' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_341)   --->   "%tmp_2045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_193 = or i1 %tmp_2043, i1 %icmp_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_340 = and i1 %or_ln42_193, i1 %tmp_2044" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_46 = zext i1 %and_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_46 = add i16 %trunc_ln42_84, i16 %zext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_2046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_46, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_341)   --->   "%xor_ln42_193 = xor i1 %tmp_2046, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_341 = and i1 %tmp_2045, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_775 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_46, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.57ns)   --->   "%icmp_ln42_194 = icmp_eq  i3 %tmp_775, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'icmp' 'icmp_ln42_194' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_776 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_46, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_195 = icmp_eq  i4 %tmp_776, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%icmp_ln42_196 = icmp_eq  i4 %tmp_776, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.58ns)   --->   "%a_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_46_val_read, i6 43, i16 %data_47_val_read, i6 44, i16 %data_48_val_read, i6 45, i16 %data_49_val_read, i6 46, i16 %data_50_val_read, i6 47, i16 %data_51_val_read, i6 48, i16 %data_52_val_read, i6 49, i16 %data_53_val_read, i16 0, i6 %idx_read"   --->   Operation 209 'sparsemux' 'a_22' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.58ns)   --->   "%a_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_47_val_read, i6 43, i16 %data_48_val_read, i6 44, i16 %data_49_val_read, i6 45, i16 %data_50_val_read, i6 46, i16 %data_51_val_read, i6 47, i16 %data_52_val_read, i6 48, i16 %data_53_val_read, i6 49, i16 %data_54_val_read, i16 0, i6 %idx_read"   --->   Operation 210 'sparsemux' 'a_23' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%a_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 42, i16 %data_48_val_read, i6 43, i16 %data_49_val_read, i6 44, i16 %data_50_val_read, i6 45, i16 %data_51_val_read, i6 46, i16 %data_52_val_read, i6 47, i16 %data_53_val_read, i6 48, i16 %data_54_val_read, i6 49, i16 %data_55_val_read, i16 0, i6 %idx_read"   --->   Operation 211 'sparsemux' 'a_24' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%select_ln42 = select i1 %and_ln42_292, i1 %icmp_ln42_167, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%tmp_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_221 = xor i1 %tmp_2005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%and_ln42_293 = and i1 %icmp_ln42_166, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%select_ln42_166 = select i1 %and_ln42_292, i1 %and_ln42_293, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_294 = and i1 %and_ln42_292, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_166 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%or_ln42_166 = or i1 %tmp_2004, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_167 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_295 = and i1 %or_ln42_166, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_296 = and i1 %tmp_2004, i1 %select_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%or_ln42_167 = or i1 %and_ln42_294, i1 %and_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%xor_ln42_168 = xor i1 %or_ln42_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_297 = and i1 %tmp, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_168)   --->   "%select_ln42_167 = select i1 %and_ln42_295, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_168 = or i1 %and_ln42_295, i1 %and_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_168 = select i1 %or_ln42_168, i16 %select_ln42_167, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%select_ln42_169 = select i1 %and_ln42_299, i1 %icmp_ln42_171, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%tmp_2011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_222 = xor i1 %tmp_2011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%and_ln42_300 = and i1 %icmp_ln42_170, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%select_ln42_170 = select i1 %and_ln42_299, i1 %and_ln42_300, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_172)   --->   "%and_ln42_301 = and i1 %and_ln42_299, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_170 = xor i1 %select_ln42_169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%or_ln42_170 = or i1 %tmp_2010, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_171 = xor i1 %tmp_2006, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_302 = and i1 %or_ln42_170, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_303 = and i1 %tmp_2010, i1 %select_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_172)   --->   "%or_ln42_171 = or i1 %and_ln42_301, i1 %and_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_172)   --->   "%xor_ln42_172 = xor i1 %or_ln42_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_172)   --->   "%and_ln42_304 = and i1 %tmp_2006, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_172)   --->   "%select_ln42_171 = select i1 %and_ln42_302, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_172 = or i1 %and_ln42_302, i1 %and_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_172 = select i1 %or_ln42_172, i16 %select_ln42_171, i16 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%select_ln42_173 = select i1 %and_ln42_306, i1 %icmp_ln42_175, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%tmp_2017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_223 = xor i1 %tmp_2017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%and_ln42_307 = and i1 %icmp_ln42_174, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%select_ln42_174 = select i1 %and_ln42_306, i1 %and_ln42_307, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_308 = and i1 %and_ln42_306, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_174 = xor i1 %select_ln42_173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%or_ln42_174 = or i1 %tmp_2016, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_175 = xor i1 %tmp_2012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_309 = and i1 %or_ln42_174, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_310 = and i1 %tmp_2016, i1 %select_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%or_ln42_175 = or i1 %and_ln42_308, i1 %and_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%xor_ln42_176 = xor i1 %or_ln42_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_311 = and i1 %tmp_2012, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_176)   --->   "%select_ln42_175 = select i1 %and_ln42_309, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_176 = or i1 %and_ln42_309, i1 %and_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_176 = select i1 %or_ln42_176, i16 %select_ln42_175, i16 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%select_ln42_177 = select i1 %and_ln42_313, i1 %icmp_ln42_179, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%tmp_2023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_224 = xor i1 %tmp_2023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%and_ln42_314 = and i1 %icmp_ln42_178, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%select_ln42_178 = select i1 %and_ln42_313, i1 %and_ln42_314, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%and_ln42_315 = and i1 %and_ln42_313, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_178 = xor i1 %select_ln42_177, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%or_ln42_178 = or i1 %tmp_2022, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_179 = xor i1 %tmp_2018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_316 = and i1 %or_ln42_178, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_317 = and i1 %tmp_2022, i1 %select_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%or_ln42_179 = or i1 %and_ln42_315, i1 %and_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%xor_ln42_180 = xor i1 %or_ln42_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%and_ln42_318 = and i1 %tmp_2018, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_180)   --->   "%select_ln42_179 = select i1 %and_ln42_316, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_180 = or i1 %and_ln42_316, i1 %and_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_180 = select i1 %or_ln42_180, i16 %select_ln42_179, i16 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%select_ln42_181 = select i1 %and_ln42_320, i1 %icmp_ln42_183, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%tmp_2029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_225 = xor i1 %tmp_2029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%and_ln42_321 = and i1 %icmp_ln42_182, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%select_ln42_182 = select i1 %and_ln42_320, i1 %and_ln42_321, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_184)   --->   "%and_ln42_322 = and i1 %and_ln42_320, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_182 = xor i1 %select_ln42_181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%or_ln42_182 = or i1 %tmp_2028, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_183 = xor i1 %tmp_2024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_323 = and i1 %or_ln42_182, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_324 = and i1 %tmp_2028, i1 %select_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_184)   --->   "%or_ln42_183 = or i1 %and_ln42_322, i1 %and_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_184)   --->   "%xor_ln42_184 = xor i1 %or_ln42_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_184)   --->   "%and_ln42_325 = and i1 %tmp_2024, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_184)   --->   "%select_ln42_183 = select i1 %and_ln42_323, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'select' 'select_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_184 = or i1 %and_ln42_323, i1 %and_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_184 = select i1 %or_ln42_184, i16 %select_ln42_183, i16 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%select_ln42_185 = select i1 %and_ln42_327, i1 %icmp_ln42_187, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%tmp_2035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_226 = xor i1 %tmp_2035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%and_ln42_328 = and i1 %icmp_ln42_186, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%select_ln42_186 = select i1 %and_ln42_327, i1 %and_ln42_328, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_329 = and i1 %and_ln42_327, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_186 = xor i1 %select_ln42_185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%or_ln42_186 = or i1 %tmp_2034, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_187 = xor i1 %tmp_2030, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_330 = and i1 %or_ln42_186, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_331 = and i1 %tmp_2034, i1 %select_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%or_ln42_187 = or i1 %and_ln42_329, i1 %and_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%xor_ln42_188 = xor i1 %or_ln42_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_332 = and i1 %tmp_2030, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_188)   --->   "%select_ln42_187 = select i1 %and_ln42_330, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_188 = or i1 %and_ln42_330, i1 %and_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_188 = select i1 %or_ln42_188, i16 %select_ln42_187, i16 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%select_ln42_189 = select i1 %and_ln42_334, i1 %icmp_ln42_191, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%tmp_2041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_227 = xor i1 %tmp_2041, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%and_ln42_335 = and i1 %icmp_ln42_190, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%select_ln42_190 = select i1 %and_ln42_334, i1 %and_ln42_335, i1 %icmp_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%and_ln42_336 = and i1 %and_ln42_334, i1 %icmp_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'and' 'and_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%xor_ln42_190 = xor i1 %select_ln42_189, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%or_ln42_190 = or i1 %tmp_2040, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%xor_ln42_191 = xor i1 %tmp_2036, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_337 = and i1 %or_ln42_190, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_337' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_338 = and i1 %tmp_2040, i1 %select_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'and' 'and_ln42_338' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%or_ln42_191 = or i1 %and_ln42_336, i1 %and_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%xor_ln42_192 = xor i1 %or_ln42_191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%and_ln42_339 = and i1 %tmp_2036, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_192)   --->   "%select_ln42_191 = select i1 %and_ln42_337, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_192 = or i1 %and_ln42_337, i1 %and_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_192 = select i1 %or_ln42_192, i16 %select_ln42_191, i16 %add_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%select_ln42_193 = select i1 %and_ln42_341, i1 %icmp_ln42_195, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%tmp_2047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_228 = xor i1 %tmp_2047, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%and_ln42_342 = and i1 %icmp_ln42_194, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%select_ln42_194 = select i1 %and_ln42_341, i1 %and_ln42_342, i1 %icmp_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%and_ln42_343 = and i1 %and_ln42_341, i1 %icmp_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%xor_ln42_194 = xor i1 %select_ln42_193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%or_ln42_194 = or i1 %tmp_2046, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%xor_ln42_195 = xor i1 %tmp_2042, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_344 = and i1 %or_ln42_194, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_344' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_345 = and i1 %tmp_2046, i1 %select_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%or_ln42_195 = or i1 %and_ln42_343, i1 %and_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%xor_ln42_196 = xor i1 %or_ln42_195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%and_ln42_346 = and i1 %tmp_2042, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_196)   --->   "%select_ln42_195 = select i1 %and_ln42_344, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'select' 'select_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_196 = or i1 %and_ln42_344, i1 %and_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_196 = select i1 %or_ln42_196, i16 %select_ln42_195, i16 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_22"   --->   Operation 348 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i16 %weights_50_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln73_47 = mul i32 %conv_i_i_4, i32 %sext_ln73_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_2048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_86 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_47, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_2049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_2050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = trunc i32 %mul_ln73_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'trunc' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln42_197 = icmp_ne  i11 %trunc_ln42_92, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'icmp' 'icmp_ln42_197' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_348)   --->   "%tmp_2051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_197 = or i1 %tmp_2049, i1 %icmp_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_347 = and i1 %or_ln42_197, i1 %tmp_2050" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_47 = zext i1 %and_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_47 = add i16 %trunc_ln42_86, i16 %zext_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_2052 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_47, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_348)   --->   "%xor_ln42_197 = xor i1 %tmp_2052, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_348 = and i1 %tmp_2051, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_47, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln42_198 = icmp_eq  i3 %tmp_777, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_198' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_778 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_47, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_199 = icmp_eq  i4 %tmp_778, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_200 = icmp_eq  i4 %tmp_778, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%select_ln42_197 = select i1 %and_ln42_348, i1 %icmp_ln42_199, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%tmp_2053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_229 = xor i1 %tmp_2053, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%and_ln42_349 = and i1 %icmp_ln42_198, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'and' 'and_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%select_ln42_198 = select i1 %and_ln42_348, i1 %and_ln42_349, i1 %icmp_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_350 = and i1 %and_ln42_348, i1 %icmp_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'and' 'and_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%xor_ln42_198 = xor i1 %select_ln42_197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%or_ln42_198 = or i1 %tmp_2052, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%xor_ln42_199 = xor i1 %tmp_2048, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_351 = and i1 %or_ln42_198, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_351' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_352 = and i1 %tmp_2052, i1 %select_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_352' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%or_ln42_199 = or i1 %and_ln42_350, i1 %and_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%xor_ln42_200 = xor i1 %or_ln42_199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_200)   --->   "%and_ln42_353 = and i1 %tmp_2048, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_200)   --->   "%select_ln42_199 = select i1 %and_ln42_351, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_200 = or i1 %and_ln42_351, i1 %and_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_200 = select i1 %or_ln42_200, i16 %select_ln42_199, i16 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i16 %weights_51_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln73_48 = mul i32 %conv_i_i_4, i32 %sext_ln73_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_2054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_48, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_2055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_2056 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = trunc i32 %mul_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'trunc' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.73ns)   --->   "%icmp_ln42_201 = icmp_ne  i11 %trunc_ln42_93, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'icmp' 'icmp_ln42_201' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_355)   --->   "%tmp_2057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_201 = or i1 %tmp_2055, i1 %icmp_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_354 = and i1 %or_ln42_201, i1 %tmp_2056" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'and' 'and_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_48 = zext i1 %and_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_48 = add i16 %trunc_ln42_87, i16 %zext_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_48, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'bitselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_355)   --->   "%xor_ln42_201 = xor i1 %tmp_2058, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_355 = and i1 %tmp_2057, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_779 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_48, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.57ns)   --->   "%icmp_ln42_202 = icmp_eq  i3 %tmp_779, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_202' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_780 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_48, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.70ns)   --->   "%icmp_ln42_203 = icmp_eq  i4 %tmp_780, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'icmp' 'icmp_ln42_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_204 = icmp_eq  i4 %tmp_780, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%select_ln42_201 = select i1 %and_ln42_355, i1 %icmp_ln42_203, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%tmp_2059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_230 = xor i1 %tmp_2059, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%and_ln42_356 = and i1 %icmp_ln42_202, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'and' 'and_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%select_ln42_202 = select i1 %and_ln42_355, i1 %and_ln42_356, i1 %icmp_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%and_ln42_357 = and i1 %and_ln42_355, i1 %icmp_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%xor_ln42_202 = xor i1 %select_ln42_201, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%or_ln42_202 = or i1 %tmp_2058, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%xor_ln42_203 = xor i1 %tmp_2054, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_358 = and i1 %or_ln42_202, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_358' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_359 = and i1 %tmp_2058, i1 %select_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%or_ln42_203 = or i1 %and_ln42_357, i1 %and_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%xor_ln42_204 = xor i1 %or_ln42_203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%and_ln42_360 = and i1 %tmp_2054, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_204)   --->   "%select_ln42_203 = select i1 %and_ln42_358, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'select' 'select_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_204 = or i1 %and_ln42_358, i1 %and_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_204 = select i1 %or_ln42_204, i16 %select_ln42_203, i16 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_23"   --->   Operation 425 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i16 %weights_52_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln73_49 = mul i32 %conv_i_i_5, i32 %sext_ln73_49" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_2060 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_88 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_49, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_2061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_2062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_2062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = trunc i32 %mul_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'trunc' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.73ns)   --->   "%icmp_ln42_205 = icmp_ne  i11 %trunc_ln42_94, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'icmp' 'icmp_ln42_205' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_362)   --->   "%tmp_2063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_2063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_205 = or i1 %tmp_2061, i1 %icmp_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_361 = and i1 %or_ln42_205, i1 %tmp_2062" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_49 = zext i1 %and_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_49 = add i16 %trunc_ln42_88, i16 %zext_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_49, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_2064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_362)   --->   "%xor_ln42_205 = xor i1 %tmp_2064, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_362 = and i1 %tmp_2063, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_49, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.57ns)   --->   "%icmp_ln42_206 = icmp_eq  i3 %tmp_781, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_206' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_49, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln42_207 = icmp_eq  i4 %tmp_782, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'icmp' 'icmp_ln42_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_208 = icmp_eq  i4 %tmp_782, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%select_ln42_205 = select i1 %and_ln42_362, i1 %icmp_ln42_207, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%tmp_2065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_2065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_231 = xor i1 %tmp_2065, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%and_ln42_363 = and i1 %icmp_ln42_206, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%select_ln42_206 = select i1 %and_ln42_362, i1 %and_ln42_363, i1 %icmp_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%and_ln42_364 = and i1 %and_ln42_362, i1 %icmp_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%xor_ln42_206 = xor i1 %select_ln42_205, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%or_ln42_206 = or i1 %tmp_2064, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%xor_ln42_207 = xor i1 %tmp_2060, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_365 = and i1 %or_ln42_206, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_366 = and i1 %tmp_2064, i1 %select_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%or_ln42_207 = or i1 %and_ln42_364, i1 %and_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%xor_ln42_208 = xor i1 %or_ln42_207, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%and_ln42_367 = and i1 %tmp_2060, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_208)   --->   "%select_ln42_207 = select i1 %and_ln42_365, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_208 = or i1 %and_ln42_365, i1 %and_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_208 = select i1 %or_ln42_208, i16 %select_ln42_207, i16 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i16 %weights_53_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.94ns)   --->   "%mul_ln73_50 = mul i32 %conv_i_i_5, i32 %sext_ln73_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_2066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitselect' 'tmp_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_89 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_50, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_2067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_2067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_2068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_2068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = trunc i32 %mul_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'trunc' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%icmp_ln42_209 = icmp_ne  i11 %trunc_ln42_95, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_209' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_369)   --->   "%tmp_2069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_2069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_209 = or i1 %tmp_2067, i1 %icmp_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_368 = and i1 %or_ln42_209, i1 %tmp_2068" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'and' 'and_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_50 = zext i1 %and_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_50 = add i16 %trunc_ln42_89, i16 %zext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_2070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_50, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'bitselect' 'tmp_2070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_369)   --->   "%xor_ln42_209 = xor i1 %tmp_2070, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_369 = and i1 %tmp_2069, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_50, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.57ns)   --->   "%icmp_ln42_210 = icmp_eq  i3 %tmp_783, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'icmp' 'icmp_ln42_210' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_50, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln42_211 = icmp_eq  i4 %tmp_784, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'icmp' 'icmp_ln42_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_212 = icmp_eq  i4 %tmp_784, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%select_ln42_209 = select i1 %and_ln42_369, i1 %icmp_ln42_211, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%tmp_2071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_2071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_232 = xor i1 %tmp_2071, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%and_ln42_370 = and i1 %icmp_ln42_210, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%select_ln42_210 = select i1 %and_ln42_369, i1 %and_ln42_370, i1 %icmp_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_371 = and i1 %and_ln42_369, i1 %icmp_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%xor_ln42_210 = xor i1 %select_ln42_209, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%or_ln42_210 = or i1 %tmp_2070, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%xor_ln42_211 = xor i1 %tmp_2066, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_372 = and i1 %or_ln42_210, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_372' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_373 = and i1 %tmp_2070, i1 %select_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%or_ln42_211 = or i1 %and_ln42_371, i1 %and_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%xor_ln42_212 = xor i1 %or_ln42_211, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_212)   --->   "%and_ln42_374 = and i1 %tmp_2066, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_212)   --->   "%select_ln42_211 = select i1 %and_ln42_372, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_212 = or i1 %and_ln42_372, i1 %and_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_212 = select i1 %or_ln42_212, i16 %select_ln42_211, i16 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_24"   --->   Operation 502 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i16 %weights_54_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.94ns)   --->   "%mul_ln73_51 = mul i32 %conv_i_i_6, i32 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_2072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_2072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_51, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_2073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_2073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_2074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln42_96 = trunc i32 %mul_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'trunc' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.73ns)   --->   "%icmp_ln42_213 = icmp_ne  i11 %trunc_ln42_96, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'icmp' 'icmp_ln42_213' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%tmp_2075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'bitselect' 'tmp_2075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_213 = or i1 %tmp_2073, i1 %icmp_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_375 = and i1 %or_ln42_213, i1 %tmp_2074" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_51 = zext i1 %and_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_51 = add i16 %trunc_ln42_90, i16 %zext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_2076 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_51, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'bitselect' 'tmp_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%xor_ln42_213 = xor i1 %tmp_2076, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_376 = and i1 %tmp_2075, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_51, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.57ns)   --->   "%icmp_ln42_214 = icmp_eq  i3 %tmp_785, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'icmp' 'icmp_ln42_214' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_786 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_51, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln42_215 = icmp_eq  i4 %tmp_786, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'icmp' 'icmp_ln42_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_216 = icmp_eq  i4 %tmp_786, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%select_ln42_213 = select i1 %and_ln42_376, i1 %icmp_ln42_215, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%tmp_2077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_2077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_233 = xor i1 %tmp_2077, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%and_ln42_377 = and i1 %icmp_ln42_214, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'and' 'and_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%select_ln42_214 = select i1 %and_ln42_376, i1 %and_ln42_377, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_216)   --->   "%and_ln42_378 = and i1 %and_ln42_376, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_214 = xor i1 %select_ln42_213, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%or_ln42_214 = or i1 %tmp_2076, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_215 = xor i1 %tmp_2072, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_379 = and i1 %or_ln42_214, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_380 = and i1 %tmp_2076, i1 %select_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_216)   --->   "%or_ln42_215 = or i1 %and_ln42_378, i1 %and_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_216)   --->   "%xor_ln42_216 = xor i1 %or_ln42_215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_216)   --->   "%and_ln42_381 = and i1 %tmp_2072, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_216)   --->   "%select_ln42_215 = select i1 %and_ln42_379, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'select' 'select_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_216 = or i1 %and_ln42_379, i1 %and_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_216 = select i1 %or_ln42_216, i16 %select_ln42_215, i16 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i16 %weights_55_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_52 = mul i32 %conv_i_i_6, i32 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_2078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'bitselect' 'tmp_2078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_91 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_52, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'partselect' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_2079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_2079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_2080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_2080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_97 = trunc i32 %mul_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.73ns)   --->   "%icmp_ln42_217 = icmp_ne  i11 %trunc_ln42_97, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_217' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%tmp_2081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_2081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_217 = or i1 %tmp_2079, i1 %icmp_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_382 = and i1 %or_ln42_217, i1 %tmp_2080" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_52 = zext i1 %and_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_52 = add i16 %trunc_ln42_91, i16 %zext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2082 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_52, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_2082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%xor_ln42_217 = xor i1 %tmp_2082, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_383 = and i1 %tmp_2081, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_52, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.57ns)   --->   "%icmp_ln42_218 = icmp_eq  i3 %tmp_787, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'icmp' 'icmp_ln42_218' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_52, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln42_219 = icmp_eq  i4 %tmp_788, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'icmp' 'icmp_ln42_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_220 = icmp_eq  i4 %tmp_788, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%select_ln42_217 = select i1 %and_ln42_383, i1 %icmp_ln42_219, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%tmp_2083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_52, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_2083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_234 = xor i1 %tmp_2083, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%and_ln42_384 = and i1 %icmp_ln42_218, i1 %xor_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%select_ln42_218 = select i1 %and_ln42_383, i1 %and_ln42_384, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%and_ln42_385 = and i1 %and_ln42_383, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_218 = xor i1 %select_ln42_217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%or_ln42_218 = or i1 %tmp_2082, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_219 = xor i1 %tmp_2078, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_386 = and i1 %or_ln42_218, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_386' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_387 = and i1 %tmp_2082, i1 %select_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%or_ln42_219 = or i1 %and_ln42_385, i1 %and_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%xor_ln42_220 = xor i1 %or_ln42_219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%and_ln42_388 = and i1 %tmp_2078, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_220)   --->   "%select_ln42_219 = select i1 %and_ln42_386, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_220 = or i1 %and_ln42_386, i1 %and_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_220 = select i1 %or_ln42_220, i16 %select_ln42_219, i16 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i16 %select_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln58_78 = add i16 %select_ln42_176, i16 %select_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_70, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_2084 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'bitselect' 'tmp_2084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2085 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_78, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_2085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58 = xor i1 %tmp_2084, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58 = and i1 %tmp_2085, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %tmp_2085, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_70 = and i1 %tmp_2084, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.12ns)   --->   "%xor_ln58_143 = xor i1 %tmp_2084, i1 %tmp_2085" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_144 = xor i1 %xor_ln58_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58 = select i1 %xor_ln58_143, i16 32767, i16 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %and_ln58_70, i16 32768, i16 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i16 %select_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i16 %select_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln58_79 = add i16 %select_ln42_180, i16 %select_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_67 = add i17 %sext_ln58_72, i17 %sext_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_2086 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_67, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'bitselect' 'tmp_2086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_2087 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_79, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_2087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_145 = xor i1 %tmp_2086, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_71 = and i1 %tmp_2087, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%xor_ln58_146 = xor i1 %tmp_2087, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%and_ln58_72 = and i1 %tmp_2086, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln58_147 = xor i1 %tmp_2086, i1 %tmp_2087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_148 = xor i1 %xor_ln58_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%or_ln58_34 = or i1 %and_ln58_71, i1 %xor_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_108 = select i1 %xor_ln58_147, i16 32767, i16 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_109 = select i1 %and_ln58_72, i16 32768, i16 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %or_ln58_34, i16 %select_ln58_108, i16 %select_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i16 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i16 %select_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns)   --->   "%add_ln58_80 = add i16 %select_ln42_184, i16 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_68 = add i17 %sext_ln58_74, i17 %sext_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_2088 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_68, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'bitselect' 'tmp_2088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2089 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_80, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_2089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_149 = xor i1 %tmp_2088, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_73 = and i1 %tmp_2089, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%xor_ln58_150 = xor i1 %tmp_2089, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%and_ln58_74 = and i1 %tmp_2088, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.12ns)   --->   "%xor_ln58_151 = xor i1 %tmp_2088, i1 %tmp_2089" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_152 = xor i1 %xor_ln58_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%or_ln58_35 = or i1 %and_ln58_73, i1 %xor_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%select_ln58_111 = select i1 %xor_ln58_151, i16 32767, i16 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_112 = select i1 %and_ln58_74, i16 32768, i16 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %or_ln58_35, i16 %select_ln58_111, i16 %select_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i16 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i16 %select_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.78ns)   --->   "%add_ln58_81 = add i16 %select_ln42_188, i16 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_69 = add i17 %sext_ln58_76, i17 %sext_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_2090 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_69, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'bitselect' 'tmp_2090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_2091 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_81, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_2091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_153 = xor i1 %tmp_2090, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_75 = and i1 %tmp_2091, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%xor_ln58_154 = xor i1 %tmp_2091, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%and_ln58_76 = and i1 %tmp_2090, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln58_155 = xor i1 %tmp_2090, i1 %tmp_2091" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_156 = xor i1 %xor_ln58_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%or_ln58_36 = or i1 %and_ln58_75, i1 %xor_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_114 = select i1 %xor_ln58_155, i16 32767, i16 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_115 = select i1 %and_ln58_76, i16 32768, i16 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %or_ln58_36, i16 %select_ln58_114, i16 %select_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i16 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i16 %select_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln58_82 = add i16 %select_ln42_192, i16 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_70 = add i17 %sext_ln58_78, i17 %sext_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_2092 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_70, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'bitselect' 'tmp_2092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_2093 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_82, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_2093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i16 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i16 %select_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln58_83 = add i16 %select_ln42_196, i16 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_71 = add i17 %sext_ln58_80, i17 %sext_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_2094 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_71, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'bitselect' 'tmp_2094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_2095 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_83, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_2095' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 655 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 656 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_157 = xor i1 %tmp_2092, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%and_ln58_77 = and i1 %tmp_2093, i1 %xor_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%xor_ln58_158 = xor i1 %tmp_2093, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%and_ln58_78 = and i1 %tmp_2092, i1 %xor_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_159 = xor i1 %tmp_2092, i1 %tmp_2093" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_160 = xor i1 %xor_ln58_159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%or_ln58_37 = or i1 %and_ln58_77, i1 %xor_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%select_ln58_117 = select i1 %xor_ln58_159, i16 32767, i16 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_118 = select i1 %and_ln58_78, i16 32768, i16 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %or_ln58_37, i16 %select_ln58_117, i16 %select_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_119' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_161 = xor i1 %tmp_2094, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'xor' 'xor_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%and_ln58_79 = and i1 %tmp_2095, i1 %xor_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'and' 'and_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%xor_ln58_162 = xor i1 %tmp_2095, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'xor' 'xor_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%and_ln58_80 = and i1 %tmp_2094, i1 %xor_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'and' 'and_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln58_163 = xor i1 %tmp_2094, i1 %tmp_2095" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'xor' 'xor_ln58_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_164 = xor i1 %xor_ln58_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%or_ln58_38 = or i1 %and_ln58_79, i1 %xor_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'or' 'or_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%select_ln58_120 = select i1 %xor_ln58_163, i16 32767, i16 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_121 = select i1 %and_ln58_80, i16 32768, i16 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_121' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_122 = select i1 %or_ln58_38, i16 %select_ln58_120, i16 %select_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i16 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i16 %select_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln58_84 = add i16 %select_ln42_200, i16 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_72 = add i17 %sext_ln58_82, i17 %sext_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_2096 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_72, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'bitselect' 'tmp_2096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_2097 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_84, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_2097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_165 = xor i1 %tmp_2096, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'xor' 'xor_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%and_ln58_81 = and i1 %tmp_2097, i1 %xor_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'and' 'and_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%xor_ln58_166 = xor i1 %tmp_2097, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'xor' 'xor_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%and_ln58_82 = and i1 %tmp_2096, i1 %xor_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'and' 'and_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.12ns)   --->   "%xor_ln58_167 = xor i1 %tmp_2096, i1 %tmp_2097" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'xor' 'xor_ln58_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_168 = xor i1 %xor_ln58_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%or_ln58_39 = or i1 %and_ln58_81, i1 %xor_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'or' 'or_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%select_ln58_123 = select i1 %xor_ln58_167, i16 32767, i16 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_124 = select i1 %and_ln58_82, i16 32768, i16 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_124' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_125 = select i1 %or_ln58_39, i16 %select_ln58_123, i16 %select_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i16 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i16 %select_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.78ns)   --->   "%add_ln58_85 = add i16 %select_ln42_204, i16 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_73 = add i17 %sext_ln58_84, i17 %sext_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_2098 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_73, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'bitselect' 'tmp_2098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_2099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_85, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_2099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_169 = xor i1 %tmp_2098, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'xor' 'xor_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%and_ln58_83 = and i1 %tmp_2099, i1 %xor_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'and' 'and_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%xor_ln58_170 = xor i1 %tmp_2099, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'xor' 'xor_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%and_ln58_84 = and i1 %tmp_2098, i1 %xor_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'and' 'and_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.12ns)   --->   "%xor_ln58_171 = xor i1 %tmp_2098, i1 %tmp_2099" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'xor' 'xor_ln58_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_172 = xor i1 %xor_ln58_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%or_ln58_40 = or i1 %and_ln58_83, i1 %xor_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'or' 'or_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%select_ln58_126 = select i1 %xor_ln58_171, i16 32767, i16 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'select' 'select_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_127 = select i1 %and_ln58_84, i16 32768, i16 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_127' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_128 = select i1 %or_ln58_40, i16 %select_ln58_126, i16 %select_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i16 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i16 %select_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln58_86 = add i16 %select_ln42_208, i16 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_74 = add i17 %sext_ln58_86, i17 %sext_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_2100 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_74, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'bitselect' 'tmp_2100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_2101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_86, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_2101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_173 = xor i1 %tmp_2100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'xor' 'xor_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%and_ln58_85 = and i1 %tmp_2101, i1 %xor_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'and' 'and_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%xor_ln58_174 = xor i1 %tmp_2101, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'xor' 'xor_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%and_ln58_86 = and i1 %tmp_2100, i1 %xor_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'and' 'and_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln58_175 = xor i1 %tmp_2100, i1 %tmp_2101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'xor' 'xor_ln58_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_176 = xor i1 %xor_ln58_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%or_ln58_41 = or i1 %and_ln58_85, i1 %xor_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'or' 'or_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%select_ln58_129 = select i1 %xor_ln58_175, i16 32767, i16 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'select' 'select_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_130 = select i1 %and_ln58_86, i16 32768, i16 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_131 = select i1 %or_ln58_41, i16 %select_ln58_129, i16 %select_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i16 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i16 %select_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln58_87 = add i16 %select_ln42_212, i16 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_75 = add i17 %sext_ln58_88, i17 %sext_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_2102 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_75, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'bitselect' 'tmp_2102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_2103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_87, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_2103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_177 = xor i1 %tmp_2102, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%and_ln58_87 = and i1 %tmp_2103, i1 %xor_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%xor_ln58_178 = xor i1 %tmp_2103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%and_ln58_88 = and i1 %tmp_2102, i1 %xor_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'and' 'and_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln58_179 = xor i1 %tmp_2102, i1 %tmp_2103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'xor' 'xor_ln58_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_180 = xor i1 %xor_ln58_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%or_ln58_42 = or i1 %and_ln58_87, i1 %xor_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%select_ln58_132 = select i1 %xor_ln58_179, i16 32767, i16 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_133 = select i1 %and_ln58_88, i16 32768, i16 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_134 = select i1 %or_ln58_42, i16 %select_ln58_132, i16 %select_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i16 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i16 %select_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.78ns)   --->   "%add_ln58_88 = add i16 %select_ln42_216, i16 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_76 = add i17 %sext_ln58_90, i17 %sext_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_2104 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_76, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'bitselect' 'tmp_2104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_2105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_88, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_2105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_181 = xor i1 %tmp_2104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%and_ln58_89 = and i1 %tmp_2105, i1 %xor_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%xor_ln58_182 = xor i1 %tmp_2105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%and_ln58_90 = and i1 %tmp_2104, i1 %xor_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'and' 'and_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.12ns)   --->   "%xor_ln58_183 = xor i1 %tmp_2104, i1 %tmp_2105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'xor' 'xor_ln58_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_184 = xor i1 %xor_ln58_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%or_ln58_43 = or i1 %and_ln58_89, i1 %xor_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%select_ln58_135 = select i1 %xor_ln58_183, i16 32767, i16 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_136 = select i1 %and_ln58_90, i16 32768, i16 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_136' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_137 = select i1 %or_ln58_43, i16 %select_ln58_135, i16 %select_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i16 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i16 %select_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln58_89 = add i16 %select_ln42_220, i16 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_77 = add i17 %sext_ln58_92, i17 %sext_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_2106 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_77, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'bitselect' 'tmp_2106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_89, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_2107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_185 = xor i1 %tmp_2106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%and_ln58_91 = and i1 %tmp_2107, i1 %xor_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%xor_ln58_186 = xor i1 %tmp_2107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%and_ln58_92 = and i1 %tmp_2106, i1 %xor_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'and' 'and_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln58_187 = xor i1 %tmp_2106, i1 %tmp_2107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'xor' 'xor_ln58_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_188 = xor i1 %xor_ln58_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%or_ln58_44 = or i1 %and_ln58_91, i1 %xor_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%select_ln58_138 = select i1 %xor_ln58_187, i16 32767, i16 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_139 = select i1 %and_ln58_92, i16 32768, i16 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_140 = select i1 %or_ln58_44, i16 %select_ln58_138, i16 %select_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 773 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.166ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [32]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [61]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_292', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.122 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_47', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [376]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_197', firmware/nnet_utils/nnet_dense_latency.h:42) [382]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_197', firmware/nnet_utils/nnet_dense_latency.h:42) [384]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_347', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_47', firmware/nnet_utils/nnet_dense_latency.h:42) [387]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_197', firmware/nnet_utils/nnet_dense_latency.h:42) [389]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_348', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_197', firmware/nnet_utils/nnet_dense_latency.h:42) [396]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_198', firmware/nnet_utils/nnet_dense_latency.h:42) [402]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_198', firmware/nnet_utils/nnet_dense_latency.h:42) [403]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_351', firmware/nnet_utils/nnet_dense_latency.h:42) [405]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_200', firmware/nnet_utils/nnet_dense_latency.h:42) [411]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_200', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_158', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_78', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_118', firmware/nnet_utils/nnet_dense_latency.h:58) [685]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_119', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [705]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_124', firmware/nnet_utils/nnet_dense_latency.h:58) [717]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_125', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_86', firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_130', firmware/nnet_utils/nnet_dense_latency.h:58) [749]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_131', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_88', firmware/nnet_utils/nnet_dense_latency.h:58) [769]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_136', firmware/nnet_utils/nnet_dense_latency.h:58) [781]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_137', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
