TimeQuest Timing Analyzer report for RISC_processor
Wed Mar 11 12:06:59 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'key[0]'
 13. Slow 1200mV 85C Model Hold: 'key[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'key[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'key[0]'
 27. Slow 1200mV 0C Model Hold: 'key[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'key[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'key[0]'
 40. Fast 1200mV 0C Model Hold: 'key[0]'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'key[0]'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Progagation Delay
 51. Minimum Progagation Delay
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; RISC_processor                                                    ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; key[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { key[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.49 MHz ; 55.49 MHz       ; key[0]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+---------+------------------+
; Clock  ; Slack   ; End Point TNS    ;
+--------+---------+------------------+
; key[0] ; -17.022 ; -3445.407        ;
+--------+---------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; key[0] ; 0.440 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; key[0] ; -3.000 ; -520.101                        ;
+--------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'key[0]'                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.022 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.918     ;
; -17.019 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.911     ;
; -17.008 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.884     ;
; -16.997 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.893     ;
; -16.994 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.886     ;
; -16.983 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.859     ;
; -16.936 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.832     ;
; -16.933 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.825     ;
; -16.923 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.885     ;
; -16.922 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.798     ;
; -16.918 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.967     ;
; -16.898 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.860     ;
; -16.893 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.942     ;
; -16.880 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.776     ;
; -16.877 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.769     ;
; -16.866 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.742     ;
; -16.837 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.799     ;
; -16.832 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.881     ;
; -16.829 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.725     ;
; -16.826 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.718     ;
; -16.823 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.719     ;
; -16.820 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.712     ;
; -16.815 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.691     ;
; -16.811 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.804     ;
; -16.809 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.685     ;
; -16.786 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.779     ;
; -16.781 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.743     ;
; -16.776 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.825     ;
; -16.768 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.121      ; 17.907     ;
; -16.754 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.650     ;
; -16.751 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.643     ;
; -16.751 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.131      ; 17.900     ;
; -16.740 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.616     ;
; -16.740 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.115      ; 17.873     ;
; -16.732 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.664     ;
; -16.730 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.692     ;
; -16.725 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.774     ;
; -16.725 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.718     ;
; -16.724 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.740     ;
; -16.724 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.686     ;
; -16.719 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.768     ;
; -16.707 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.639     ;
; -16.699 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.715     ;
; -16.669 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.662     ;
; -16.658 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.088     ; 17.588     ;
; -16.657 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.553     ;
; -16.655 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.617     ;
; -16.655 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.201      ; 17.874     ;
; -16.654 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.546     ;
; -16.650 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.699     ;
; -16.650 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.288      ; 17.956     ;
; -16.648 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.020      ; 17.686     ;
; -16.646 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.578     ;
; -16.643 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.519     ;
; -16.638 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.654     ;
; -16.633 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.088     ; 17.563     ;
; -16.623 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.020      ; 17.661     ;
; -16.618 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.611     ;
; -16.612 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.122     ; 17.508     ;
; -16.612 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.605     ;
; -16.609 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.501     ;
; -16.598 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.142     ; 17.474     ;
; -16.590 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.522     ;
; -16.582 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.598     ;
; -16.582 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.069      ; 17.669     ;
; -16.572 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.088     ; 17.502     ;
; -16.571 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.053      ; 17.642     ;
; -16.571 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.087      ; 17.676     ;
; -16.562 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.020      ; 17.600     ;
; -16.561 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.453     ;
; -16.559 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.174     ; 17.403     ;
; -16.558 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.520     ;
; -16.553 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.005     ; 17.566     ;
; -16.553 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.602     ;
; -16.551 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.099     ; 17.470     ;
; -16.543 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.025     ; 17.536     ;
; -16.543 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.232      ; 17.793     ;
; -16.542 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.164     ; 17.396     ;
; -16.539 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.471     ;
; -16.536 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.126     ; 17.428     ;
; -16.533 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.465     ;
; -16.531 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.547     ;
; -16.531 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.180     ; 17.369     ;
; -16.528 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.005     ; 17.541     ;
; -16.526 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.114     ; 17.430     ;
; -16.526 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.099     ; 17.445     ;
; -16.525 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 17.541     ;
; -16.518 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.000      ; 17.536     ;
; -16.516 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.088     ; 17.446     ;
; -16.513 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.056     ; 17.475     ;
; -16.509 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.441     ;
; -16.508 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.031      ; 17.557     ;
; -16.506 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.020      ; 17.544     ;
; -16.501 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.114     ; 17.405     ;
; -16.493 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.000      ; 17.511     ;
; -16.489 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.053     ; 17.454     ;
; -16.486 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.139      ; 17.643     ;
; -16.484 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.086     ; 17.416     ;
; -16.482 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.073     ; 17.427     ;
; -16.481 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.226      ; 17.725     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'key[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.043      ; 0.674      ;
; 0.481 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 0.716      ;
; 0.772 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.192      ; 1.150      ;
; 0.827 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.062      ;
; 0.882 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.076      ; 1.180      ;
; 0.884 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.076      ; 1.182      ;
; 0.935 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.076      ; 1.233      ;
; 0.950 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.185      ;
; 0.955 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.190      ;
; 1.029 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.264      ;
; 1.087 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.145      ; 1.418      ;
; 1.188 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.080      ; 1.490      ;
; 1.189 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.424      ;
; 1.190 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 1.425      ;
; 1.217 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 1.518      ;
; 1.220 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.174      ; 1.580      ;
; 1.240 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.174      ; 1.600      ;
; 1.289 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.068      ; 1.543      ;
; 1.291 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.174      ; 1.651      ;
; 1.313 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.091      ; 1.590      ;
; 1.314 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.091      ; 1.591      ;
; 1.332 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 1.608      ;
; 1.362 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.145      ; 1.693      ;
; 1.364 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.069      ; 1.619      ;
; 1.415 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.058      ; 1.695      ;
; 1.429 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.068      ; 1.683      ;
; 1.486 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.112      ; 1.784      ;
; 1.487 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:21:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.166      ; 1.839      ;
; 1.507 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.102     ; 1.591      ;
; 1.523 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.052      ; 1.761      ;
; 1.556 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.140      ; 1.882      ;
; 1.586 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.081      ; 1.853      ;
; 1.587 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.116      ; 1.889      ;
; 1.595 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.069      ; 1.850      ;
; 1.628 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.192      ; 2.006      ;
; 1.633 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.140      ; 1.959      ;
; 1.638 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.193      ; 2.017      ;
; 1.645 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:20:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.116     ; 1.715      ;
; 1.663 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.040      ; 1.889      ;
; 1.687 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 1.963      ;
; 1.688 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 1.964      ;
; 1.703 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:19:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.116     ; 1.773      ;
; 1.718 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.163      ; 2.067      ;
; 1.731 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 2.007      ;
; 1.744 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.171      ; 2.101      ;
; 1.748 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.387      ; 2.321      ;
; 1.748 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.051      ; 1.985      ;
; 1.749 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:6:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.300      ; 2.271      ;
; 1.764 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.203      ; 2.153      ;
; 1.796 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.112      ; 2.094      ;
; 1.797 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.112      ; 2.095      ;
; 1.817 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:11:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.258      ; 2.297      ;
; 1.829 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.174      ; 2.189      ;
; 1.845 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:12:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.023      ; 2.054      ;
; 1.851 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.114      ; 2.151      ;
; 1.853 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.059      ; 2.098      ;
; 1.857 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:12:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.235      ; 2.314      ;
; 1.867 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.174      ; 2.227      ;
; 1.871 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18] ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.186      ; 2.279      ;
; 1.891 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:2:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.166      ; 2.243      ;
; 1.903 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.192      ; 2.281      ;
; 1.912 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.170      ; 2.268      ;
; 1.918 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:10:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.117      ; 2.257      ;
; 1.922 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.114      ; 2.222      ;
; 1.923 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.077      ; 2.186      ;
; 1.950 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.173      ; 2.345      ;
; 1.958 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.145      ; 2.289      ;
; 1.960 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:6:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.015     ; 2.131      ;
; 1.963 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.171      ; 2.320      ;
; 1.977 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:8:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.258      ; 2.457      ;
; 1.983 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 2.248      ;
; 1.986 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.107      ; 2.279      ;
; 1.988 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.145      ; 2.319      ;
; 2.000 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.081      ; 2.267      ;
; 2.000 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.162      ; 2.348      ;
; 2.004 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.129      ; 2.319      ;
; 2.005 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.357      ; 2.584      ;
; 2.010 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.116      ; 2.312      ;
; 2.012 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.163      ; 2.361      ;
; 2.012 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.173      ; 2.407      ;
; 2.022 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.102     ; 2.106      ;
; 2.027 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.173      ; 2.422      ;
; 2.036 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:13:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.153      ; 2.411      ;
; 2.036 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.058      ; 2.316      ;
; 2.037 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.133     ; 2.090      ;
; 2.037 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:19:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.379      ; 2.638      ;
; 2.044 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.116      ; 2.346      ;
; 2.044 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 2.320      ;
; 2.045 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 2.321      ;
; 2.046 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.203      ; 2.435      ;
; 2.047 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.052      ; 2.285      ;
; 2.050 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.094      ; 2.330      ;
; 2.051 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[7]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:7:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.124     ; 2.113      ;
; 2.054 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.536      ; 2.812      ;
; 2.067 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.119      ; 2.372      ;
; 2.073 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:18:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.379      ; 2.674      ;
; 2.075 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.141      ; 2.438      ;
; 2.076 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:17:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.111     ; 2.151      ;
; 2.078 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:15:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.212      ; 2.512      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'key[0]'                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; key[0] ; Rise       ; key[0]                                                                                                                                        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[0]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[10]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[13]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[14]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[15]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[18]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[1]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[22]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[23]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[4]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[7]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[8]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[9]                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_address_reg0        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_we_reg              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[14]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[15]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[29]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[31]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[9]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:0:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:10:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:11:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:12:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:13:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:14:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:15:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:16:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:18:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:19:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:1:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:20:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:21:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:22:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:23:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:25:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:26:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:27:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:2:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 23.898 ; 23.851 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 23.000 ; 22.831 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 22.228 ; 22.149 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 23.898 ; 23.851 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 22.605 ; 22.446 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 23.660 ; 23.470 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 22.151 ; 21.998 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 21.411 ; 21.414 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 22.850 ; 22.921 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 20.180 ; 20.193 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 9.403  ; 9.365  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 9.642  ; 9.687  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 8.601  ; 8.591  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 9.104  ; 8.966  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 8.780  ; 8.795  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 9.926  ; 9.790  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 9.150  ; 9.126  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 9.520  ; 9.540  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 9.910  ; 9.846  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 11.153 ; 11.112 ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 8.817  ; 8.865  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 10.744 ; 10.598 ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 8.237  ; 8.314  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 8.941  ; 8.959  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 14.821 ; 14.853 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 12.183 ; 12.360 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 17.522 ; 17.436 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 20.180 ; 20.193 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 10.653 ; 10.638 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 12.199 ; 12.063 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 11.400 ; 11.309 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 13.028 ; 12.980 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 11.546 ; 11.430 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 12.025 ; 11.891 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 10.653 ; 10.638 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 11.601 ; 11.580 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 12.301 ; 12.298 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 7.959  ; 8.032  ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 9.080  ; 9.043  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 9.307  ; 9.349  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 8.308  ; 8.296  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 8.791  ; 8.657  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 8.480  ; 8.493  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 9.580  ; 9.448  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 8.836  ; 8.811  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 9.191  ; 9.209  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 9.564  ; 9.501  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 10.812 ; 10.776 ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 8.515  ; 8.560  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 10.365 ; 10.224 ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 7.959  ; 8.032  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 8.634  ; 8.650  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 13.160 ; 13.174 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 10.914 ; 11.102 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 10.836 ; 10.747 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 11.560 ; 11.604 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[0]      ; ledG[0]     ; 13.438 ; 13.268 ; 13.785 ; 13.774 ;
; sw[0]      ; ledG[1]     ; 14.430 ; 13.674 ; 14.143 ; 14.719 ;
; sw[0]      ; ledG[2]     ; 14.284 ; 14.219 ; 14.684 ; 14.701 ;
; sw[0]      ; ledG[3]     ; 12.802 ; 12.759 ; 13.248 ; 13.150 ;
; sw[0]      ; ledG[4]     ; 14.375 ; 14.292 ; 14.812 ; 14.681 ;
; sw[0]      ; ledG[5]     ; 12.834 ; 12.752 ; 13.304 ; 13.231 ;
; sw[0]      ; ledG[6]     ; 13.268 ; 13.176 ; 13.667 ; 13.657 ;
; sw[0]      ; ledG[7]     ; 13.121 ; 13.160 ; 13.602 ; 13.673 ;
; sw[1]      ; ledG[0]     ; 13.268 ; 12.935 ; 13.466 ; 13.657 ;
; sw[1]      ; ledG[1]     ; 14.097 ; 13.341 ; 13.824 ; 14.400 ;
; sw[1]      ; ledG[2]     ; 13.958 ; 13.925 ; 14.420 ; 14.382 ;
; sw[1]      ; ledG[3]     ; 12.476 ; 12.422 ; 12.925 ; 12.862 ;
; sw[1]      ; ledG[4]     ; 14.060 ; 13.967 ; 14.509 ; 14.407 ;
; sw[1]      ; ledG[5]     ; 12.501 ; 12.419 ; 12.985 ; 12.912 ;
; sw[1]      ; ledG[6]     ; 12.935 ; 12.843 ; 13.348 ; 13.338 ;
; sw[1]      ; ledG[7]     ; 13.137 ; 13.177 ; 13.645 ; 13.716 ;
; sw[2]      ; ledG[0]     ; 12.111 ; 11.194 ; 11.784 ; 12.443 ;
; sw[2]      ; ledG[1]     ; 11.924 ; 11.831 ; 12.386 ; 12.327 ;
; sw[2]      ; ledG[2]     ; 12.705 ; 12.446 ; 12.946 ; 13.126 ;
; sw[2]      ; ledG[3]     ; 11.334 ; 10.597 ; 11.125 ; 11.708 ;
; sw[2]      ; ledG[4]     ; 12.621 ; 12.575 ; 13.144 ; 12.969 ;
; sw[2]      ; ledG[5]     ; 10.797 ; 10.732 ; 11.242 ; 11.229 ;
; sw[2]      ; ledG[6]     ; 11.684 ; 11.400 ; 11.926 ; 12.078 ;
; sw[2]      ; ledG[7]     ; 11.010 ; 11.038 ; 11.455 ; 11.474 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[0]      ; ledG[0]     ; 11.995 ; 12.360 ; 12.892 ; 12.294 ;
; sw[0]      ; ledG[1]     ; 12.495 ; 12.437 ; 12.982 ; 12.809 ;
; sw[0]      ; ledG[2]     ; 13.095 ; 13.036 ; 13.519 ; 13.468 ;
; sw[0]      ; ledG[3]     ; 12.167 ; 12.110 ; 12.606 ; 12.510 ;
; sw[0]      ; ledG[4]     ; 12.892 ; 12.755 ; 13.324 ; 13.179 ;
; sw[0]      ; ledG[5]     ; 11.654 ; 11.578 ; 12.084 ; 12.041 ;
; sw[0]      ; ledG[6]     ; 11.010 ; 10.936 ; 11.405 ; 11.323 ;
; sw[0]      ; ledG[7]     ; 12.501 ; 12.006 ; 12.367 ; 12.974 ;
; sw[1]      ; ledG[0]     ; 12.628 ; 12.160 ; 12.731 ; 12.965 ;
; sw[1]      ; ledG[1]     ; 12.793 ; 12.437 ; 12.967 ; 13.167 ;
; sw[1]      ; ledG[2]     ; 12.877 ; 12.882 ; 13.385 ; 13.298 ;
; sw[1]      ; ledG[3]     ; 11.623 ; 11.562 ; 12.098 ; 11.972 ;
; sw[1]      ; ledG[4]     ; 13.491 ; 13.297 ; 13.879 ; 13.785 ;
; sw[1]      ; ledG[5]     ; 11.207 ; 11.159 ; 11.677 ; 11.597 ;
; sw[1]      ; ledG[6]     ; 12.306 ; 12.234 ; 12.735 ; 12.696 ;
; sw[1]      ; ledG[7]     ; 11.963 ; 11.719 ; 12.108 ; 12.418 ;
; sw[2]      ; ledG[0]     ; 11.615 ; 10.794 ; 11.363 ; 11.952 ;
; sw[2]      ; ledG[1]     ; 11.440 ; 11.406 ; 11.941 ; 11.793 ;
; sw[2]      ; ledG[2]     ; 12.247 ; 11.988 ; 12.453 ; 12.651 ;
; sw[2]      ; ledG[3]     ; 10.861 ; 10.224 ; 10.734 ; 11.215 ;
; sw[2]      ; ledG[4]     ; 12.148 ; 12.090 ; 12.650 ; 12.478 ;
; sw[2]      ; ledG[5]     ; 10.401 ; 10.342 ; 10.818 ; 10.800 ;
; sw[2]      ; ledG[6]     ; 11.266 ; 10.983 ; 11.473 ; 11.644 ;
; sw[2]      ; ledG[7]     ; 10.622 ; 10.646 ; 11.050 ; 11.066 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 59.7 MHz ; 59.7 MHz        ; key[0]     ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+---------+-----------------+
; Clock  ; Slack   ; End Point TNS   ;
+--------+---------+-----------------+
; key[0] ; -15.751 ; -3167.282       ;
+--------+---------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; key[0] ; 0.387 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; key[0] ; -3.000 ; -517.153                       ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'key[0]'                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.751 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.647     ;
; -15.748 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.648     ;
; -15.736 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.617     ;
; -15.722 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.618     ;
; -15.719 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.619     ;
; -15.707 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.588     ;
; -15.661 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.620     ;
; -15.660 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.702     ;
; -15.632 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.591     ;
; -15.631 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.673     ;
; -15.616 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.512     ;
; -15.613 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.513     ;
; -15.601 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.482     ;
; -15.590 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.486     ;
; -15.587 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.487     ;
; -15.581 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.568     ;
; -15.575 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.456     ;
; -15.552 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.539     ;
; -15.526 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.485     ;
; -15.525 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.567     ;
; -15.524 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.420     ;
; -15.521 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.421     ;
; -15.509 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.390     ;
; -15.507 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.403     ;
; -15.504 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.404     ;
; -15.500 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.459     ;
; -15.499 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.499     ;
; -15.499 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.541     ;
; -15.498 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.107      ; 16.624     ;
; -15.492 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.373     ;
; -15.488 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.116      ; 16.623     ;
; -15.484 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.419     ;
; -15.473 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.101      ; 16.593     ;
; -15.470 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.470     ;
; -15.460 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.356     ;
; -15.457 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.357     ;
; -15.455 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.390     ;
; -15.446 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.433     ;
; -15.445 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.326     ;
; -15.434 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.393     ;
; -15.433 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.475     ;
; -15.425 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.091     ; 16.353     ;
; -15.420 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.407     ;
; -15.417 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.376     ;
; -15.416 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.458     ;
; -15.407 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.009      ; 16.435     ;
; -15.398 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.179      ; 16.596     ;
; -15.397 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.262      ; 16.678     ;
; -15.396 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.091     ; 16.324     ;
; -15.378 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.009      ; 16.406     ;
; -15.370 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.060     ; 16.329     ;
; -15.369 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.023      ; 16.411     ;
; -15.364 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.364     ;
; -15.354 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.341     ;
; -15.349 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.284     ;
; -15.342 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.022     ; 16.339     ;
; -15.339 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.235     ;
; -15.338 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.338     ;
; -15.337 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.324     ;
; -15.332 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.098     ; 16.253     ;
; -15.323 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.258     ;
; -15.318 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.207      ; 16.544     ;
; -15.316 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.058      ; 16.393     ;
; -15.313 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.022     ; 16.310     ;
; -15.310 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.206     ;
; -15.308 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.111     ; 16.216     ;
; -15.303 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.098     ; 16.224     ;
; -15.302 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.198     ;
; -15.301 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.043      ; 16.363     ;
; -15.300 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.075      ; 16.394     ;
; -15.299 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.199     ;
; -15.298 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.010     ; 16.307     ;
; -15.292 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.123     ; 16.188     ;
; -15.290 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.225     ;
; -15.290 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.091     ; 16.218     ;
; -15.290 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 16.277     ;
; -15.289 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.119     ; 16.189     ;
; -15.287 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.168     ;
; -15.279 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.111     ; 16.187     ;
; -15.277 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.138     ; 16.158     ;
; -15.272 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.055     ; 16.236     ;
; -15.272 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.272     ;
; -15.272 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.009      ; 16.300     ;
; -15.269 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.010     ; 16.278     ;
; -15.264 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.091     ; 16.192     ;
; -15.263 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.069     ; 16.213     ;
; -15.261 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.196     ;
; -15.259 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.156     ; 16.122     ;
; -15.257 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.192     ;
; -15.255 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.019     ; 16.255     ;
; -15.249 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.048     ; 16.220     ;
; -15.249 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.147     ; 16.121     ;
; -15.246 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.009      ; 16.274     ;
; -15.243 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.055     ; 16.207     ;
; -15.240 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.084     ; 16.175     ;
; -15.236 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.220      ; 16.475     ;
; -15.234 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.069     ; 16.184     ;
; -15.234 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.162     ; 16.091     ;
; -15.231 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:28:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.091     ; 16.159     ;
; -15.226 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.121      ; 16.366     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'key[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.039      ; 0.608      ;
; 0.431 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.047      ; 0.649      ;
; 0.694 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.158      ; 1.023      ;
; 0.745 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 0.962      ;
; 0.811 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.090      ;
; 0.813 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.092      ;
; 0.854 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.133      ;
; 0.854 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 1.071      ;
; 0.859 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 1.076      ;
; 0.936 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 1.153      ;
; 0.978 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 1.264      ;
; 1.079 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 1.296      ;
; 1.080 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 1.297      ;
; 1.085 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.364      ;
; 1.091 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 1.352      ;
; 1.097 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 1.411      ;
; 1.113 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 1.427      ;
; 1.155 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.047      ; 1.373      ;
; 1.160 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 1.474      ;
; 1.181 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.066      ; 1.418      ;
; 1.184 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.066      ; 1.421      ;
; 1.215 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 1.465      ;
; 1.217 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.064      ; 1.452      ;
; 1.223 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 1.509      ;
; 1.271 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.059      ; 1.531      ;
; 1.276 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.047      ; 1.494      ;
; 1.345 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:21:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.126      ; 1.642      ;
; 1.354 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.103     ; 1.422      ;
; 1.371 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.030      ; 1.572      ;
; 1.373 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.098      ; 1.642      ;
; 1.404 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 1.685      ;
; 1.415 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.061      ; 1.647      ;
; 1.416 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.091      ; 1.678      ;
; 1.433 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.064      ; 1.668      ;
; 1.456 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.158      ; 1.785      ;
; 1.463 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 1.744      ;
; 1.466 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.163      ; 1.800      ;
; 1.487 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.021      ; 1.679      ;
; 1.487 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:20:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.117     ; 1.541      ;
; 1.531 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:19:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.117     ; 1.585      ;
; 1.540 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.136      ; 1.847      ;
; 1.551 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 1.801      ;
; 1.551 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 1.801      ;
; 1.565 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.139      ; 1.875      ;
; 1.591 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 1.841      ;
; 1.600 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.048      ; 1.819      ;
; 1.615 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:6:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.281      ; 2.097      ;
; 1.625 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.345      ; 2.141      ;
; 1.642 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 1.956      ;
; 1.649 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.098      ; 1.918      ;
; 1.649 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.180      ; 2.000      ;
; 1.650 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.098      ; 1.919      ;
; 1.662 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:12:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.005      ; 1.838      ;
; 1.668 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.089      ; 1.928      ;
; 1.677 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:11:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.233      ; 2.111      ;
; 1.681 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.055      ; 1.907      ;
; 1.684 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 1.998      ;
; 1.692 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18] ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.162      ; 2.055      ;
; 1.700 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.158      ; 2.029      ;
; 1.706 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:2:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.126      ; 2.003      ;
; 1.707 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.143      ; 2.021      ;
; 1.719 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.089      ; 1.979      ;
; 1.723 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.055      ; 1.949      ;
; 1.729 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:12:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.220      ; 2.150      ;
; 1.758 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:6:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.025     ; 1.904      ;
; 1.759 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 2.045      ;
; 1.760 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.139      ; 2.070      ;
; 1.774 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.054      ; 1.999      ;
; 1.777 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 2.063      ;
; 1.781 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:10:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 2.097      ;
; 1.785 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.061      ; 2.017      ;
; 1.796 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.091      ; 2.058      ;
; 1.798 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.079      ; 2.048      ;
; 1.804 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.136      ; 2.111      ;
; 1.804 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.327      ; 2.332      ;
; 1.808 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.103     ; 1.876      ;
; 1.815 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.162      ; 2.178      ;
; 1.825 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.130     ; 1.866      ;
; 1.828 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.091      ; 2.090      ;
; 1.829 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.059      ; 2.089      ;
; 1.831 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.030      ; 2.032      ;
; 1.835 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.492      ; 2.528      ;
; 1.840 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[7]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:7:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.123     ; 1.888      ;
; 1.846 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:8:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.233      ; 2.280      ;
; 1.849 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.071      ; 2.091      ;
; 1.851 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.147      ; 2.169      ;
; 1.854 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.162      ; 2.217      ;
; 1.855 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:18:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.346      ; 2.402      ;
; 1.858 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.114      ; 2.143      ;
; 1.860 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.135      ; 2.196      ;
; 1.862 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.162      ; 2.225      ;
; 1.862 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:15:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.199      ; 2.262      ;
; 1.863 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.158      ; 2.192      ;
; 1.867 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:13:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.147      ; 2.215      ;
; 1.871 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.180      ; 2.222      ;
; 1.876 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:17:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.111     ; 1.936      ;
; 1.876 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.083      ; 2.130      ;
; 1.878 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 2.159      ;
; 1.882 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 2.168      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'key[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; key[0] ; Rise       ; key[0]                                                                                                                                        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[0]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[10]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[13]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[14]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[15]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[18]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[1]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[22]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[23]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[4]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[7]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[8]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[9]                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_address_reg0        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_we_reg              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[14]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[15]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[29]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[31]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[9]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:0:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:10:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:11:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:12:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:13:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:14:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:15:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:16:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:18:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:19:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:1:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:20:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:21:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:22:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:23:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:25:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:26:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:27:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:2:FA_i|t                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 21.947 ; 21.566 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 21.079 ; 20.659 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 20.352 ; 20.035 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 21.947 ; 21.566 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 20.757 ; 20.294 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 21.740 ; 21.194 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 20.322 ; 19.884 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 19.657 ; 19.369 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 20.851 ; 20.713 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 18.459 ; 18.470 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 8.605  ; 8.404  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 8.802  ; 8.691  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 7.812  ; 7.704  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 8.281  ; 8.065  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 7.980  ; 7.897  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 9.078  ; 8.804  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 8.347  ; 8.189  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 8.694  ; 8.558  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 9.072  ; 8.823  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 10.157 ; 9.909  ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 8.019  ; 7.960  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 9.858  ; 9.519  ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 7.479  ; 7.464  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 8.147  ; 8.029  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 13.591 ; 13.385 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 11.053 ; 11.064 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 15.910 ; 16.054 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 18.459 ; 18.470 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 9.749  ; 9.528  ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 11.154 ; 10.823 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 10.406 ; 10.143 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 11.885 ; 11.648 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 10.535 ; 10.249 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 11.044 ; 10.665 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 9.749  ; 9.528  ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 10.634 ; 10.357 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 11.202 ; 11.010 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 7.214  ; 7.200  ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 8.296  ; 8.104  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 8.483  ; 8.376  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 7.532  ; 7.429  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 7.982  ; 7.775  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 7.694  ; 7.614  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 8.749  ; 8.485  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 8.047  ; 7.896  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 8.380  ; 8.249  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 8.741  ; 8.503  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 9.832  ; 9.596  ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 7.731  ; 7.674  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 9.497  ; 9.172  ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 7.214  ; 7.200  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 7.854  ; 7.741  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 12.051 ; 11.859 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 9.895  ; 9.886  ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 9.729  ; 9.789  ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 10.525 ; 10.459 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[0]      ; ledG[0]     ; 12.157 ; 11.889 ; 12.399 ; 12.277 ;
; sw[0]      ; ledG[1]     ; 13.112 ; 12.247 ; 12.725 ; 13.094 ;
; sw[0]      ; ledG[2]     ; 12.969 ; 12.741 ; 13.265 ; 13.101 ;
; sw[0]      ; ledG[3]     ; 11.634 ; 11.428 ; 11.932 ; 11.690 ;
; sw[0]      ; ledG[4]     ; 13.114 ; 12.801 ; 13.404 ; 13.067 ;
; sw[0]      ; ledG[5]     ; 11.657 ; 11.409 ; 11.999 ; 11.756 ;
; sw[0]      ; ledG[6]     ; 12.037 ; 11.784 ; 12.332 ; 12.143 ;
; sw[0]      ; ledG[7]     ; 11.950 ; 11.790 ; 12.239 ; 12.129 ;
; sw[1]      ; ledG[0]     ; 12.072 ; 11.593 ; 12.125 ; 12.135 ;
; sw[1]      ; ledG[1]     ; 12.816 ; 11.951 ; 12.451 ; 12.820 ;
; sw[1]      ; ledG[2]     ; 12.733 ; 12.490 ; 13.036 ; 12.827 ;
; sw[1]      ; ledG[3]     ; 11.366 ; 11.129 ; 11.654 ; 11.416 ;
; sw[1]      ; ledG[4]     ; 12.855 ; 12.508 ; 13.143 ; 12.793 ;
; sw[1]      ; ledG[5]     ; 11.361 ; 11.113 ; 11.725 ; 11.482 ;
; sw[1]      ; ledG[6]     ; 11.741 ; 11.488 ; 12.058 ; 11.869 ;
; sw[1]      ; ledG[7]     ; 11.963 ; 11.812 ; 12.285 ; 12.175 ;
; sw[2]      ; ledG[0]     ; 10.986 ; 10.040 ; 10.563 ; 11.051 ;
; sw[2]      ; ledG[1]     ; 10.806 ; 10.612 ; 11.106 ; 10.933 ;
; sw[2]      ; ledG[2]     ; 11.574 ; 11.161 ; 11.657 ; 11.661 ;
; sw[2]      ; ledG[3]     ; 10.296 ; 9.494  ; 9.980  ; 10.379 ;
; sw[2]      ; ledG[4]     ; 11.510 ; 11.266 ; 11.860 ; 11.499 ;
; sw[2]      ; ledG[5]     ; 9.785  ; 9.611  ; 10.060 ; 9.943  ;
; sw[2]      ; ledG[6]     ; 10.636 ; 10.199 ; 10.720 ; 10.698 ;
; sw[2]      ; ledG[7]     ; 9.994  ; 9.890  ; 10.278 ; 10.169 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[0]      ; ledG[0]     ; 10.881 ; 11.060 ; 11.583 ; 10.889 ;
; sw[0]      ; ledG[1]     ; 11.342 ; 11.121 ; 11.670 ; 11.346 ;
; sw[0]      ; ledG[2]     ; 11.927 ; 11.675 ; 12.198 ; 11.951 ;
; sw[0]      ; ledG[3]     ; 11.035 ; 10.843 ; 11.332 ; 11.076 ;
; sw[0]      ; ledG[4]     ; 11.760 ; 11.400 ; 12.036 ; 11.671 ;
; sw[0]      ; ledG[5]     ; 10.580 ; 10.357 ; 10.844 ; 10.650 ;
; sw[0]      ; ledG[6]     ; 9.999  ; 9.760  ; 10.243 ; 9.999  ;
; sw[0]      ; ledG[7]     ; 11.364 ; 10.745 ; 11.110 ; 11.489 ;
; sw[1]      ; ledG[0]     ; 11.415 ; 10.886 ; 11.432 ; 11.550 ;
; sw[1]      ; ledG[1]     ; 11.617 ; 11.133 ; 11.651 ; 11.671 ;
; sw[1]      ; ledG[2]     ; 11.734 ; 11.542 ; 12.077 ; 11.793 ;
; sw[1]      ; ledG[3]     ; 10.568 ; 10.343 ; 10.875 ; 10.598 ;
; sw[1]      ; ledG[4]     ; 12.285 ; 11.889 ; 12.555 ; 12.219 ;
; sw[1]      ; ledG[5]     ; 10.173 ; 9.983  ; 10.481 ; 10.256 ;
; sw[1]      ; ledG[6]     ; 11.210 ; 10.974 ; 11.443 ; 11.236 ;
; sw[1]      ; ledG[7]     ; 10.875 ; 10.484 ; 10.886 ; 10.998 ;
; sw[2]      ; ledG[0]     ; 10.515 ; 9.667  ; 10.169 ; 10.594 ;
; sw[2]      ; ledG[1]     ; 10.353 ; 10.216 ; 10.690 ; 10.441 ;
; sw[2]      ; ledG[2]     ; 11.141 ; 10.741 ; 11.197 ; 11.223 ;
; sw[2]      ; ledG[3]     ; 9.849  ; 9.146  ; 9.611  ; 9.923  ;
; sw[2]      ; ledG[4]     ; 11.059 ; 10.822 ; 11.397 ; 11.048 ;
; sw[2]      ; ledG[5]     ; 9.406  ; 9.253  ; 9.665  ; 9.548  ;
; sw[2]      ; ledG[6]     ; 10.240 ; 9.817  ; 10.297 ; 10.297 ;
; sw[2]      ; ledG[7]     ; 9.626  ; 9.525  ; 9.896  ; 9.790  ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; key[0] ; -7.791 ; -1516.040        ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; key[0] ; 0.199 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; key[0] ; -3.000 ; -387.597                       ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'key[0]'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.791 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.748      ;
; -7.791 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.748      ;
; -7.787 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.729      ;
; -7.787 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.729      ;
; -7.786 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.736      ;
; -7.786 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.736      ;
; -7.747 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.741      ;
; -7.747 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.741      ;
; -7.741 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.787      ;
; -7.741 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.787      ;
; -7.730 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.687      ;
; -7.726 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.668      ;
; -7.725 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.675      ;
; -7.715 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.672      ;
; -7.711 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.653      ;
; -7.710 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.667      ;
; -7.710 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.660      ;
; -7.706 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.648      ;
; -7.705 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.655      ;
; -7.686 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.680      ;
; -7.684 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.703      ;
; -7.684 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.703      ;
; -7.680 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.726      ;
; -7.671 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.665      ;
; -7.666 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.660      ;
; -7.665 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.711      ;
; -7.660 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.706      ;
; -7.656 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.664      ;
; -7.656 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.664      ;
; -7.650 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.071      ; 8.728      ;
; -7.645 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.620      ;
; -7.645 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.620      ;
; -7.642 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.599      ;
; -7.639 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.063      ; 8.709      ;
; -7.638 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.580      ;
; -7.638 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.071      ; 8.716      ;
; -7.637 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.587      ;
; -7.632 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.605      ;
; -7.632 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.605      ;
; -7.623 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.642      ;
; -7.608 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.627      ;
; -7.603 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.622      ;
; -7.599 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.115      ; 8.721      ;
; -7.598 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.013     ; 8.592      ;
; -7.595 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.624      ;
; -7.595 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.603      ;
; -7.595 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.624      ;
; -7.593 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.167      ; 8.767      ;
; -7.592 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.039      ; 8.638      ;
; -7.589 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 8.594      ;
; -7.589 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 8.594      ;
; -7.586 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.615      ;
; -7.585 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.030      ; 8.622      ;
; -7.584 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.559      ;
; -7.583 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.044      ; 8.634      ;
; -7.580 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.588      ;
; -7.575 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.583      ;
; -7.571 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.046     ; 8.532      ;
; -7.571 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.544      ;
; -7.571 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.046     ; 8.532      ;
; -7.569 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.544      ;
; -7.566 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.516      ;
; -7.566 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.516      ;
; -7.565 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.096     ; 8.476      ;
; -7.564 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.539      ;
; -7.556 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.529      ;
; -7.554 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.104     ; 8.457      ;
; -7.553 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.096     ; 8.464      ;
; -7.551 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.524      ;
; -7.546 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.074      ; 8.627      ;
; -7.540 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.126      ; 8.673      ;
; -7.536 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.511      ;
; -7.536 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.032     ; 8.511      ;
; -7.536 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.140      ; 8.683      ;
; -7.535 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.024      ; 8.566      ;
; -7.535 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.050     ; 8.492      ;
; -7.535 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.012      ; 8.554      ;
; -7.535 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.024      ; 8.566      ;
; -7.534 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.563      ;
; -7.531 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.036     ; 8.502      ;
; -7.531 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.065     ; 8.473      ;
; -7.531 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.036     ; 8.502      ;
; -7.530 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.008     ; 8.529      ;
; -7.530 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:28:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.503      ;
; -7.530 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.057     ; 8.480      ;
; -7.530 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.008     ; 8.529      ;
; -7.530 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:28:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.034     ; 8.503      ;
; -7.528 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 8.533      ;
; -7.521 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.006      ; 8.534      ;
; -7.521 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.006      ; 8.534      ;
; -7.519 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.548      ;
; -7.516 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.006     ; 8.517      ;
; -7.516 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.006     ; 8.517      ;
; -7.514 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.022      ; 8.543      ;
; -7.513 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 8.518      ;
; -7.510 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.046     ; 8.471      ;
; -7.508 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; -0.002     ; 8.513      ;
; -7.508 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.000      ; 8.515      ;
; -7.508 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i|t                                  ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.129      ; 8.644      ;
; -7.507 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28] ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t ; key[0]       ; key[0]      ; 1.000        ; 0.001      ; 8.515      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'key[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.024      ; 0.307      ;
; 0.206 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.024      ; 0.314      ;
; 0.218 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.028      ; 0.330      ;
; 0.355 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 0.549      ;
; 0.375 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.486      ;
; 0.421 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.020      ; 0.545      ;
; 0.422 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.020      ; 0.546      ;
; 0.432 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.543      ;
; 0.436 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.547      ;
; 0.444 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.020      ; 0.568      ;
; 0.467 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.578      ;
; 0.499 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.100      ; 0.683      ;
; 0.537 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.648      ;
; 0.538 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.649      ;
; 0.552 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 0.746      ;
; 0.557 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.075      ; 0.716      ;
; 0.560 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 0.754      ;
; 0.582 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.007      ; 0.693      ;
; 0.583 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 0.777      ;
; 0.600 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 0.729      ;
; 0.609 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 0.742      ;
; 0.613 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.050      ; 0.747      ;
; 0.617 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.063      ; 0.764      ;
; 0.617 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.063      ; 0.764      ;
; 0.628 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.100      ; 0.812      ;
; 0.656 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.049      ; 0.789      ;
; 0.681 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ; key[0]       ; key[0]      ; 0.000        ; 0.006      ; 0.791      ;
; 0.695 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 0.825      ;
; 0.707 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.035     ; 0.756      ;
; 0.710 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.050      ; 0.844      ;
; 0.711 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.041      ; 0.836      ;
; 0.721 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:21:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.085      ; 0.890      ;
; 0.728 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.081      ; 0.893      ;
; 0.728 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.093      ; 0.905      ;
; 0.740 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.054      ; 0.878      ;
; 0.749 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.093      ; 0.926      ;
; 0.757 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 0.886      ;
; 0.758 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 0.887      ;
; 0.769 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.202      ; 1.055      ;
; 0.771 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 0.965      ;
; 0.772 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27] ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.125      ; 0.981      ;
; 0.780 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.107      ; 0.971      ;
; 0.782 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.028      ; 0.894      ;
; 0.787 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.119      ; 0.990      ;
; 0.790 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.112      ; 0.986      ;
; 0.796 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:20:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.057     ; 0.823      ;
; 0.796 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 0.925      ;
; 0.800 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.027      ; 0.911      ;
; 0.812 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:6:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.138      ; 1.054      ;
; 0.822 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 1.016      ;
; 0.832 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 0.962      ;
; 0.833 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.046      ; 0.963      ;
; 0.835 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:19:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.057     ; 0.862      ;
; 0.837 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.077      ; 0.998      ;
; 0.837 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 1.031      ;
; 0.845 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.032      ; 0.961      ;
; 0.849 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:11:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 1.068      ;
; 0.867 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:12:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.106      ; 1.077      ;
; 0.875 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]  ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.124      ; 1.083      ;
; 0.875 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.110      ; 1.069      ;
; 0.878 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:24:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.059      ; 1.021      ;
; 0.890 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.077      ; 1.051      ;
; 0.893 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.112      ; 1.089      ;
; 0.895 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.077      ; 1.056      ;
; 0.897 ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18] ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.098      ; 1.099      ;
; 0.902 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:2:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.085      ; 1.071      ;
; 0.903 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:10:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.040      ; 1.047      ;
; 0.905 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:12:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.019      ; 1.008      ;
; 0.906 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.088      ;
; 0.906 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.090      ; 1.080      ;
; 0.908 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.107      ; 1.099      ;
; 0.914 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:6:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.010      ; 1.008      ;
; 0.917 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.099      ;
; 0.918 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.069      ; 1.071      ;
; 0.919 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.100      ; 1.103      ;
; 0.921 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.078      ; 1.103      ;
; 0.923 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.173      ; 1.200      ;
; 0.923 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.074      ; 1.081      ;
; 0.925 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:19:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.189      ; 1.218      ;
; 0.929 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.054      ; 1.067      ;
; 0.933 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:8:FA_i|t                                  ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.115      ; 1.152      ;
; 0.935 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:28:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.081      ; 1.100      ;
; 0.936 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:27:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.052      ; 1.072      ;
; 0.936 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.035     ; 0.985      ;
; 0.937 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.100      ; 1.121      ;
; 0.937 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:11:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.119      ; 1.140      ;
; 0.937 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 1.066      ;
; 0.938 ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                              ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ; key[0]       ; key[0]      ; 0.000        ; 0.045      ; 1.067      ;
; 0.939 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.282      ; 1.325      ;
; 0.942 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:5:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; 0.041      ; 1.067      ;
; 0.944 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:13:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.071      ; 1.119      ;
; 0.948 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.063      ; 1.095      ;
; 0.949 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:17:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; -0.045     ; 0.988      ;
; 0.950 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:29:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.081      ; 1.115      ;
; 0.955 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:16:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.073      ; 1.112      ;
; 0.959 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:25:FA_i|t                                 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:25:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.125      ; 1.168      ;
; 0.960 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:15:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.098      ; 1.162      ;
; 0.965 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]         ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:3:FA_i|t                                                          ; key[0]       ; key[0]      ; 0.000        ; -0.053     ; 0.996      ;
; 0.970 ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:18:FA_i|t                                 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ; key[0]       ; key[0]      ; 0.000        ; 0.189      ; 1.263      ;
; 0.973 ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]        ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:26:FA_i|t                                                         ; key[0]       ; key[0]      ; 0.000        ; 0.093      ; 1.150      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'key[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; key[0] ; Rise       ; key[0]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[10]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[11]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[12]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[13]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[14]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[15]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[16]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[17]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[18]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[19]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[20]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[21]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[22]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[23]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[24]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[25]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[26]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[27]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[28]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[29]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[30]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[31]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[6]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[7]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[8]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[9]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0~porta_we_reg              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_datain_reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a8~porta_we_reg              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[21]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[22]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[23]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[26]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[27]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[28]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[29]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[30]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[31]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i|t                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:0:FA_i|t                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:10:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:11:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:12:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:13:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:14:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:15:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:16:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:18:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:19:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:1:FA_i|t                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:20:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:21:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:22:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:23:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:25:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:26:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:27:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:2:FA_i|t                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i|t                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; key[0] ; Fall       ; RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i|t                                                          ;
+--------+--------------+----------------+------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 12.141 ; 12.722 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 11.663 ; 12.145 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 11.284 ; 11.744 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 12.141 ; 12.722 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 11.480 ; 11.942 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 11.953 ; 12.476 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 11.241 ; 11.676 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 10.891 ; 11.320 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 11.780 ; 12.082 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 10.703 ; 10.774 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 5.179  ; 5.413  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 5.278  ; 5.559  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 4.747  ; 4.946  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 5.007  ; 5.192  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 4.859  ; 5.082  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 5.431  ; 5.665  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 5.037  ; 5.265  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 5.225  ; 5.491  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 5.356  ; 5.622  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 6.246  ; 6.537  ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 4.888  ; 5.118  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 5.805  ; 6.103  ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 4.623  ; 4.813  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 4.918  ; 5.138  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 7.872  ; 8.329  ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 6.824  ; 7.110  ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 9.577  ; 9.208  ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 10.703 ; 10.774 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledG[*]   ; key[0]     ; 5.674 ; 5.982 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 6.445 ; 6.825 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 6.087 ; 6.420 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 6.902 ; 7.235 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 6.154 ; 6.428 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 6.396 ; 6.762 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 5.674 ; 5.982 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 6.136 ; 6.472 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 6.524 ; 6.813 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 4.480 ; 4.663 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 5.015 ; 5.240 ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 5.108 ; 5.378 ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 4.599 ; 4.790 ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 4.848 ; 5.025 ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 4.706 ; 4.920 ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 5.256 ; 5.480 ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 4.878 ; 5.097 ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 5.058 ; 5.313 ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 5.182 ; 5.439 ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 6.075 ; 6.356 ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 4.734 ; 4.955 ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 5.615 ; 5.901 ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 4.480 ; 4.663 ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 4.763 ; 4.974 ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 7.059 ; 7.454 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 6.159 ; 6.509 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 6.054 ; 5.762 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 6.305 ; 6.465 ; Fall       ; key[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sw[0]      ; ledG[0]     ; 6.913 ; 7.103 ; 7.484 ; 7.754 ;
; sw[0]      ; ledG[1]     ; 7.336 ; 7.304 ; 7.645 ; 8.271 ;
; sw[0]      ; ledG[2]     ; 7.367 ; 7.655 ; 7.964 ; 8.298 ;
; sw[0]      ; ledG[3]     ; 6.572 ; 6.802 ; 7.233 ; 7.451 ;
; sw[0]      ; ledG[4]     ; 7.359 ; 7.646 ; 7.968 ; 8.279 ;
; sw[0]      ; ledG[5]     ; 6.588 ; 6.805 ; 7.239 ; 7.463 ;
; sw[0]      ; ledG[6]     ; 6.808 ; 7.013 ; 7.405 ; 7.656 ;
; sw[0]      ; ledG[7]     ; 6.719 ; 7.021 ; 7.438 ; 7.740 ;
; sw[1]      ; ledG[0]     ; 6.767 ; 6.951 ; 7.321 ; 7.750 ;
; sw[1]      ; ledG[1]     ; 7.184 ; 7.152 ; 7.482 ; 8.108 ;
; sw[1]      ; ledG[2]     ; 7.215 ; 7.515 ; 7.833 ; 8.178 ;
; sw[1]      ; ledG[3]     ; 6.420 ; 6.647 ; 7.082 ; 7.317 ;
; sw[1]      ; ledG[4]     ; 7.207 ; 7.497 ; 7.826 ; 8.167 ;
; sw[1]      ; ledG[5]     ; 6.436 ; 6.653 ; 7.076 ; 7.300 ;
; sw[1]      ; ledG[6]     ; 6.656 ; 6.861 ; 7.271 ; 7.513 ;
; sw[1]      ; ledG[7]     ; 6.734 ; 7.036 ; 7.462 ; 7.764 ;
; sw[2]      ; ledG[0]     ; 6.213 ; 6.057 ; 6.531 ; 7.112 ;
; sw[2]      ; ledG[1]     ; 6.129 ; 6.362 ; 6.817 ; 7.066 ;
; sw[2]      ; ledG[2]     ; 6.549 ; 6.752 ; 7.146 ; 7.537 ;
; sw[2]      ; ledG[3]     ; 5.847 ; 5.721 ; 6.219 ; 6.711 ;
; sw[2]      ; ledG[4]     ; 6.463 ; 6.772 ; 7.186 ; 7.425 ;
; sw[2]      ; ledG[5]     ; 5.599 ; 5.757 ; 6.281 ; 6.459 ;
; sw[2]      ; ledG[6]     ; 5.985 ; 6.105 ; 6.583 ; 6.890 ;
; sw[2]      ; ledG[7]     ; 5.731 ; 5.964 ; 6.403 ; 6.629 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sw[0]      ; ledG[0]     ; 6.154 ; 6.635 ; 7.027 ; 7.062 ;
; sw[0]      ; ledG[1]     ; 6.376 ; 6.684 ; 7.052 ; 7.320 ;
; sw[0]      ; ledG[2]     ; 6.711 ; 7.044 ; 7.376 ; 7.709 ;
; sw[0]      ; ledG[3]     ; 6.230 ; 6.458 ; 6.907 ; 7.095 ;
; sw[0]      ; ledG[4]     ; 6.572 ; 6.881 ; 7.237 ; 7.539 ;
; sw[0]      ; ledG[5]     ; 5.972 ; 6.176 ; 6.649 ; 6.872 ;
; sw[0]      ; ledG[6]     ; 5.626 ; 5.846 ; 6.276 ; 6.489 ;
; sw[0]      ; ledG[7]     ; 6.407 ; 6.448 ; 6.830 ; 7.372 ;
; sw[1]      ; ledG[0]     ; 6.489 ; 6.542 ; 6.979 ; 7.331 ;
; sw[1]      ; ledG[1]     ; 6.509 ; 6.677 ; 7.071 ; 7.499 ;
; sw[1]      ; ledG[2]     ; 6.621 ; 6.985 ; 7.331 ; 7.651 ;
; sw[1]      ; ledG[3]     ; 5.983 ; 6.210 ; 6.679 ; 6.869 ;
; sw[1]      ; ledG[4]     ; 6.851 ; 7.160 ; 7.500 ; 7.808 ;
; sw[1]      ; ledG[5]     ; 5.781 ; 5.995 ; 6.472 ; 6.669 ;
; sw[1]      ; ledG[6]     ; 6.269 ; 6.485 ; 6.979 ; 7.195 ;
; sw[1]      ; ledG[7]     ; 6.166 ; 6.322 ; 6.700 ; 7.114 ;
; sw[2]      ; ledG[0]     ; 5.962 ; 5.843 ; 6.312 ; 6.852 ;
; sw[2]      ; ledG[1]     ; 5.882 ; 6.134 ; 6.588 ; 6.783 ;
; sw[2]      ; ledG[2]     ; 6.316 ; 6.502 ; 6.891 ; 7.282 ;
; sw[2]      ; ledG[3]     ; 5.608 ; 5.523 ; 6.017 ; 6.456 ;
; sw[2]      ; ledG[4]     ; 6.226 ; 6.511 ; 6.932 ; 7.160 ;
; sw[2]      ; ledG[5]     ; 5.398 ; 5.547 ; 6.060 ; 6.233 ;
; sw[2]      ; ledG[6]     ; 5.773 ; 5.880 ; 6.349 ; 6.659 ;
; sw[2]      ; ledG[7]     ; 5.531 ; 5.756 ; 6.193 ; 6.411 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.022   ; 0.199 ; N/A      ; N/A     ; -3.000              ;
;  key[0]          ; -17.022   ; 0.199 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3445.407 ; 0.0   ; 0.0      ; 0.0     ; -520.101            ;
;  key[0]          ; -3445.407 ; 0.000 ; N/A      ; N/A     ; -520.101            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ledG[*]   ; key[0]     ; 23.898 ; 23.851 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 23.000 ; 22.831 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 22.228 ; 22.149 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 23.898 ; 23.851 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 22.605 ; 22.446 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 23.660 ; 23.470 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 22.151 ; 21.998 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 21.411 ; 21.414 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 22.850 ; 22.921 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 20.180 ; 20.193 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 9.403  ; 9.365  ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 9.642  ; 9.687  ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 8.601  ; 8.591  ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 9.104  ; 8.966  ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 8.780  ; 8.795  ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 9.926  ; 9.790  ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 9.150  ; 9.126  ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 9.520  ; 9.540  ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 9.910  ; 9.846  ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 11.153 ; 11.112 ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 8.817  ; 8.865  ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 10.744 ; 10.598 ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 8.237  ; 8.314  ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 8.941  ; 8.959  ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 14.821 ; 14.853 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 12.183 ; 12.360 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 17.522 ; 17.436 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 20.180 ; 20.193 ; Fall       ; key[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledG[*]   ; key[0]     ; 5.674 ; 5.982 ; Fall       ; key[0]          ;
;  ledG[0]  ; key[0]     ; 6.445 ; 6.825 ; Fall       ; key[0]          ;
;  ledG[1]  ; key[0]     ; 6.087 ; 6.420 ; Fall       ; key[0]          ;
;  ledG[2]  ; key[0]     ; 6.902 ; 7.235 ; Fall       ; key[0]          ;
;  ledG[3]  ; key[0]     ; 6.154 ; 6.428 ; Fall       ; key[0]          ;
;  ledG[4]  ; key[0]     ; 6.396 ; 6.762 ; Fall       ; key[0]          ;
;  ledG[5]  ; key[0]     ; 5.674 ; 5.982 ; Fall       ; key[0]          ;
;  ledG[6]  ; key[0]     ; 6.136 ; 6.472 ; Fall       ; key[0]          ;
;  ledG[7]  ; key[0]     ; 6.524 ; 6.813 ; Fall       ; key[0]          ;
; ledR[*]   ; key[0]     ; 4.480 ; 4.663 ; Fall       ; key[0]          ;
;  ledR[0]  ; key[0]     ; 5.015 ; 5.240 ; Fall       ; key[0]          ;
;  ledR[1]  ; key[0]     ; 5.108 ; 5.378 ; Fall       ; key[0]          ;
;  ledR[2]  ; key[0]     ; 4.599 ; 4.790 ; Fall       ; key[0]          ;
;  ledR[3]  ; key[0]     ; 4.848 ; 5.025 ; Fall       ; key[0]          ;
;  ledR[4]  ; key[0]     ; 4.706 ; 4.920 ; Fall       ; key[0]          ;
;  ledR[5]  ; key[0]     ; 5.256 ; 5.480 ; Fall       ; key[0]          ;
;  ledR[6]  ; key[0]     ; 4.878 ; 5.097 ; Fall       ; key[0]          ;
;  ledR[7]  ; key[0]     ; 5.058 ; 5.313 ; Fall       ; key[0]          ;
;  ledR[8]  ; key[0]     ; 5.182 ; 5.439 ; Fall       ; key[0]          ;
;  ledR[9]  ; key[0]     ; 6.075 ; 6.356 ; Fall       ; key[0]          ;
;  ledR[10] ; key[0]     ; 4.734 ; 4.955 ; Fall       ; key[0]          ;
;  ledR[11] ; key[0]     ; 5.615 ; 5.901 ; Fall       ; key[0]          ;
;  ledR[12] ; key[0]     ; 4.480 ; 4.663 ; Fall       ; key[0]          ;
;  ledR[13] ; key[0]     ; 4.763 ; 4.974 ; Fall       ; key[0]          ;
;  ledR[14] ; key[0]     ; 7.059 ; 7.454 ; Fall       ; key[0]          ;
;  ledR[15] ; key[0]     ; 6.159 ; 6.509 ; Fall       ; key[0]          ;
;  ledR[16] ; key[0]     ; 6.054 ; 5.762 ; Fall       ; key[0]          ;
;  ledR[17] ; key[0]     ; 6.305 ; 6.465 ; Fall       ; key[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[0]      ; ledG[0]     ; 13.438 ; 13.268 ; 13.785 ; 13.774 ;
; sw[0]      ; ledG[1]     ; 14.430 ; 13.674 ; 14.143 ; 14.719 ;
; sw[0]      ; ledG[2]     ; 14.284 ; 14.219 ; 14.684 ; 14.701 ;
; sw[0]      ; ledG[3]     ; 12.802 ; 12.759 ; 13.248 ; 13.150 ;
; sw[0]      ; ledG[4]     ; 14.375 ; 14.292 ; 14.812 ; 14.681 ;
; sw[0]      ; ledG[5]     ; 12.834 ; 12.752 ; 13.304 ; 13.231 ;
; sw[0]      ; ledG[6]     ; 13.268 ; 13.176 ; 13.667 ; 13.657 ;
; sw[0]      ; ledG[7]     ; 13.121 ; 13.160 ; 13.602 ; 13.673 ;
; sw[1]      ; ledG[0]     ; 13.268 ; 12.935 ; 13.466 ; 13.657 ;
; sw[1]      ; ledG[1]     ; 14.097 ; 13.341 ; 13.824 ; 14.400 ;
; sw[1]      ; ledG[2]     ; 13.958 ; 13.925 ; 14.420 ; 14.382 ;
; sw[1]      ; ledG[3]     ; 12.476 ; 12.422 ; 12.925 ; 12.862 ;
; sw[1]      ; ledG[4]     ; 14.060 ; 13.967 ; 14.509 ; 14.407 ;
; sw[1]      ; ledG[5]     ; 12.501 ; 12.419 ; 12.985 ; 12.912 ;
; sw[1]      ; ledG[6]     ; 12.935 ; 12.843 ; 13.348 ; 13.338 ;
; sw[1]      ; ledG[7]     ; 13.137 ; 13.177 ; 13.645 ; 13.716 ;
; sw[2]      ; ledG[0]     ; 12.111 ; 11.194 ; 11.784 ; 12.443 ;
; sw[2]      ; ledG[1]     ; 11.924 ; 11.831 ; 12.386 ; 12.327 ;
; sw[2]      ; ledG[2]     ; 12.705 ; 12.446 ; 12.946 ; 13.126 ;
; sw[2]      ; ledG[3]     ; 11.334 ; 10.597 ; 11.125 ; 11.708 ;
; sw[2]      ; ledG[4]     ; 12.621 ; 12.575 ; 13.144 ; 12.969 ;
; sw[2]      ; ledG[5]     ; 10.797 ; 10.732 ; 11.242 ; 11.229 ;
; sw[2]      ; ledG[6]     ; 11.684 ; 11.400 ; 11.926 ; 12.078 ;
; sw[2]      ; ledG[7]     ; 11.010 ; 11.038 ; 11.455 ; 11.474 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sw[0]      ; ledG[0]     ; 6.154 ; 6.635 ; 7.027 ; 7.062 ;
; sw[0]      ; ledG[1]     ; 6.376 ; 6.684 ; 7.052 ; 7.320 ;
; sw[0]      ; ledG[2]     ; 6.711 ; 7.044 ; 7.376 ; 7.709 ;
; sw[0]      ; ledG[3]     ; 6.230 ; 6.458 ; 6.907 ; 7.095 ;
; sw[0]      ; ledG[4]     ; 6.572 ; 6.881 ; 7.237 ; 7.539 ;
; sw[0]      ; ledG[5]     ; 5.972 ; 6.176 ; 6.649 ; 6.872 ;
; sw[0]      ; ledG[6]     ; 5.626 ; 5.846 ; 6.276 ; 6.489 ;
; sw[0]      ; ledG[7]     ; 6.407 ; 6.448 ; 6.830 ; 7.372 ;
; sw[1]      ; ledG[0]     ; 6.489 ; 6.542 ; 6.979 ; 7.331 ;
; sw[1]      ; ledG[1]     ; 6.509 ; 6.677 ; 7.071 ; 7.499 ;
; sw[1]      ; ledG[2]     ; 6.621 ; 6.985 ; 7.331 ; 7.651 ;
; sw[1]      ; ledG[3]     ; 5.983 ; 6.210 ; 6.679 ; 6.869 ;
; sw[1]      ; ledG[4]     ; 6.851 ; 7.160 ; 7.500 ; 7.808 ;
; sw[1]      ; ledG[5]     ; 5.781 ; 5.995 ; 6.472 ; 6.669 ;
; sw[1]      ; ledG[6]     ; 6.269 ; 6.485 ; 6.979 ; 7.195 ;
; sw[1]      ; ledG[7]     ; 6.166 ; 6.322 ; 6.700 ; 7.114 ;
; sw[2]      ; ledG[0]     ; 5.962 ; 5.843 ; 6.312 ; 6.852 ;
; sw[2]      ; ledG[1]     ; 5.882 ; 6.134 ; 6.588 ; 6.783 ;
; sw[2]      ; ledG[2]     ; 6.316 ; 6.502 ; 6.891 ; 7.282 ;
; sw[2]      ; ledG[3]     ; 5.608 ; 5.523 ; 6.017 ; 6.456 ;
; sw[2]      ; ledG[4]     ; 6.226 ; 6.511 ; 6.932 ; 7.160 ;
; sw[2]      ; ledG[5]     ; 5.398 ; 5.547 ; 6.060 ; 6.233 ;
; sw[2]      ; ledG[6]     ; 5.773 ; 5.880 ; 6.349 ; 6.659 ;
; sw[2]      ; ledG[7]     ; 5.531 ; 5.756 ; 6.193 ; 6.411 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ledR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ledR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ledR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ledR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ledR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ledR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; key[0]     ; key[0]   ; 0        ; 0        ; 0        ; 250961   ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; key[0]     ; key[0]   ; 0        ; 0        ; 0        ; 250961   ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 286   ; 286  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 1303  ; 1303 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 11 12:06:49 2020
Info: Command: quartus_sta RISC_processor -c RISC_processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RISC_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name key[0] key[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.022     -3445.407 key[0] 
Info (332146): Worst-case hold slack is 0.440
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.440         0.000 key[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -520.101 key[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.751     -3167.282 key[0] 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 key[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -517.153 key[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.791     -1516.040 key[0] 
Info (332146): Worst-case hold slack is 0.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.199         0.000 key[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -387.597 key[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 571 megabytes
    Info: Processing ended: Wed Mar 11 12:06:58 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


