library verilog;
use verilog.vl_types.all;
entity AddSub8Bit is
    port(
        result          : out    vl_logic_vector(7 downto 0);
        x               : in     vl_logic_vector(7 downto 0);
        y               : in     vl_logic_vector(7 downto 0);
        ccn             : out    vl_logic;
        ccz             : out    vl_logic;
        ccv             : out    vl_logic;
        ccc             : out    vl_logic;
        sub             : in     vl_logic
    );
end AddSub8Bit;
