// Seed: 2958931292
module module_0;
  always begin : LABEL_0
    id_1 <= id_1;
    id_2 = id_1;
    id_1 <= -1'h0;
    $display;
    #1 @(posedge id_1) @(posedge 1) $display(1 + id_1.id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(id_4),
        .id_5(-1'b0 | id_6)
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
