
basic_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042d0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800438c  0800438c  0001438c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043fc  080043fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080043fc  080043fc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080043fc  080043fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043fc  080043fc  000143fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004400  08004400  00014400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000000c  08004410  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08004410  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008424  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001667  00000000  00000000  0002849b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b8  00000000  00000000  00029b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000791  00000000  00000000  0002a4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000100f5  00000000  00000000  0002ac51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b1d0  00000000  00000000  0003ad46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00066554  00000000  00000000  00045f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002510  00000000  00000000  000ac46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ae97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004374 	.word	0x08004374

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004374 	.word	0x08004374

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_d2uiz>:
 800021c:	b570      	push	{r4, r5, r6, lr}
 800021e:	2200      	movs	r2, #0
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__aeabi_d2uiz+0x38>)
 8000222:	0004      	movs	r4, r0
 8000224:	000d      	movs	r5, r1
 8000226:	f001 fac9 	bl	80017bc <__aeabi_dcmpge>
 800022a:	2800      	cmp	r0, #0
 800022c:	d104      	bne.n	8000238 <__aeabi_d2uiz+0x1c>
 800022e:	0020      	movs	r0, r4
 8000230:	0029      	movs	r1, r5
 8000232:	f001 f98b 	bl	800154c <__aeabi_d2iz>
 8000236:	bd70      	pop	{r4, r5, r6, pc}
 8000238:	4b06      	ldr	r3, [pc, #24]	; (8000254 <__aeabi_d2uiz+0x38>)
 800023a:	2200      	movs	r2, #0
 800023c:	0020      	movs	r0, r4
 800023e:	0029      	movs	r1, r5
 8000240:	f000 fe02 	bl	8000e48 <__aeabi_dsub>
 8000244:	f001 f982 	bl	800154c <__aeabi_d2iz>
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	061b      	lsls	r3, r3, #24
 800024c:	469c      	mov	ip, r3
 800024e:	4460      	add	r0, ip
 8000250:	e7f1      	b.n	8000236 <__aeabi_d2uiz+0x1a>
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	41e00000 	.word	0x41e00000

08000258 <__aeabi_ui2f>:
 8000258:	b570      	push	{r4, r5, r6, lr}
 800025a:	1e04      	subs	r4, r0, #0
 800025c:	d00e      	beq.n	800027c <__aeabi_ui2f+0x24>
 800025e:	f001 fab7 	bl	80017d0 <__clzsi2>
 8000262:	239e      	movs	r3, #158	; 0x9e
 8000264:	0001      	movs	r1, r0
 8000266:	1a1b      	subs	r3, r3, r0
 8000268:	2b96      	cmp	r3, #150	; 0x96
 800026a:	dc0c      	bgt.n	8000286 <__aeabi_ui2f+0x2e>
 800026c:	2808      	cmp	r0, #8
 800026e:	d02c      	beq.n	80002ca <__aeabi_ui2f+0x72>
 8000270:	3908      	subs	r1, #8
 8000272:	408c      	lsls	r4, r1
 8000274:	0264      	lsls	r4, r4, #9
 8000276:	0a64      	lsrs	r4, r4, #9
 8000278:	b2d8      	uxtb	r0, r3
 800027a:	e001      	b.n	8000280 <__aeabi_ui2f+0x28>
 800027c:	2000      	movs	r0, #0
 800027e:	2400      	movs	r4, #0
 8000280:	05c0      	lsls	r0, r0, #23
 8000282:	4320      	orrs	r0, r4
 8000284:	bd70      	pop	{r4, r5, r6, pc}
 8000286:	2b99      	cmp	r3, #153	; 0x99
 8000288:	dd0a      	ble.n	80002a0 <__aeabi_ui2f+0x48>
 800028a:	0002      	movs	r2, r0
 800028c:	0020      	movs	r0, r4
 800028e:	321b      	adds	r2, #27
 8000290:	4090      	lsls	r0, r2
 8000292:	0002      	movs	r2, r0
 8000294:	1e50      	subs	r0, r2, #1
 8000296:	4182      	sbcs	r2, r0
 8000298:	2005      	movs	r0, #5
 800029a:	1a40      	subs	r0, r0, r1
 800029c:	40c4      	lsrs	r4, r0
 800029e:	4314      	orrs	r4, r2
 80002a0:	2905      	cmp	r1, #5
 80002a2:	dc16      	bgt.n	80002d2 <__aeabi_ui2f+0x7a>
 80002a4:	0022      	movs	r2, r4
 80002a6:	480f      	ldr	r0, [pc, #60]	; (80002e4 <__aeabi_ui2f+0x8c>)
 80002a8:	4002      	ands	r2, r0
 80002aa:	0765      	lsls	r5, r4, #29
 80002ac:	d009      	beq.n	80002c2 <__aeabi_ui2f+0x6a>
 80002ae:	250f      	movs	r5, #15
 80002b0:	402c      	ands	r4, r5
 80002b2:	2c04      	cmp	r4, #4
 80002b4:	d005      	beq.n	80002c2 <__aeabi_ui2f+0x6a>
 80002b6:	3204      	adds	r2, #4
 80002b8:	0154      	lsls	r4, r2, #5
 80002ba:	d502      	bpl.n	80002c2 <__aeabi_ui2f+0x6a>
 80002bc:	239f      	movs	r3, #159	; 0x9f
 80002be:	4002      	ands	r2, r0
 80002c0:	1a5b      	subs	r3, r3, r1
 80002c2:	0192      	lsls	r2, r2, #6
 80002c4:	0a54      	lsrs	r4, r2, #9
 80002c6:	b2d8      	uxtb	r0, r3
 80002c8:	e7da      	b.n	8000280 <__aeabi_ui2f+0x28>
 80002ca:	0264      	lsls	r4, r4, #9
 80002cc:	2096      	movs	r0, #150	; 0x96
 80002ce:	0a64      	lsrs	r4, r4, #9
 80002d0:	e7d6      	b.n	8000280 <__aeabi_ui2f+0x28>
 80002d2:	1f4a      	subs	r2, r1, #5
 80002d4:	4094      	lsls	r4, r2
 80002d6:	0022      	movs	r2, r4
 80002d8:	4802      	ldr	r0, [pc, #8]	; (80002e4 <__aeabi_ui2f+0x8c>)
 80002da:	4002      	ands	r2, r0
 80002dc:	0765      	lsls	r5, r4, #29
 80002de:	d0f0      	beq.n	80002c2 <__aeabi_ui2f+0x6a>
 80002e0:	e7e5      	b.n	80002ae <__aeabi_ui2f+0x56>
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	fbffffff 	.word	0xfbffffff

080002e8 <__aeabi_ddiv>:
 80002e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ea:	4657      	mov	r7, sl
 80002ec:	464e      	mov	r6, r9
 80002ee:	4645      	mov	r5, r8
 80002f0:	46de      	mov	lr, fp
 80002f2:	b5e0      	push	{r5, r6, r7, lr}
 80002f4:	030c      	lsls	r4, r1, #12
 80002f6:	001f      	movs	r7, r3
 80002f8:	004b      	lsls	r3, r1, #1
 80002fa:	4681      	mov	r9, r0
 80002fc:	4692      	mov	sl, r2
 80002fe:	0005      	movs	r5, r0
 8000300:	b085      	sub	sp, #20
 8000302:	0b24      	lsrs	r4, r4, #12
 8000304:	0d5b      	lsrs	r3, r3, #21
 8000306:	0fce      	lsrs	r6, r1, #31
 8000308:	2b00      	cmp	r3, #0
 800030a:	d100      	bne.n	800030e <__aeabi_ddiv+0x26>
 800030c:	e152      	b.n	80005b4 <__aeabi_ddiv+0x2cc>
 800030e:	4ad2      	ldr	r2, [pc, #840]	; (8000658 <__aeabi_ddiv+0x370>)
 8000310:	4293      	cmp	r3, r2
 8000312:	d100      	bne.n	8000316 <__aeabi_ddiv+0x2e>
 8000314:	e16e      	b.n	80005f4 <__aeabi_ddiv+0x30c>
 8000316:	0f42      	lsrs	r2, r0, #29
 8000318:	00e4      	lsls	r4, r4, #3
 800031a:	4314      	orrs	r4, r2
 800031c:	2280      	movs	r2, #128	; 0x80
 800031e:	0412      	lsls	r2, r2, #16
 8000320:	4322      	orrs	r2, r4
 8000322:	4690      	mov	r8, r2
 8000324:	4acd      	ldr	r2, [pc, #820]	; (800065c <__aeabi_ddiv+0x374>)
 8000326:	00c5      	lsls	r5, r0, #3
 8000328:	4693      	mov	fp, r2
 800032a:	449b      	add	fp, r3
 800032c:	2300      	movs	r3, #0
 800032e:	4699      	mov	r9, r3
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	033c      	lsls	r4, r7, #12
 8000334:	007b      	lsls	r3, r7, #1
 8000336:	4650      	mov	r0, sl
 8000338:	0b24      	lsrs	r4, r4, #12
 800033a:	0d5b      	lsrs	r3, r3, #21
 800033c:	0fff      	lsrs	r7, r7, #31
 800033e:	2b00      	cmp	r3, #0
 8000340:	d100      	bne.n	8000344 <__aeabi_ddiv+0x5c>
 8000342:	e11a      	b.n	800057a <__aeabi_ddiv+0x292>
 8000344:	4ac4      	ldr	r2, [pc, #784]	; (8000658 <__aeabi_ddiv+0x370>)
 8000346:	4293      	cmp	r3, r2
 8000348:	d100      	bne.n	800034c <__aeabi_ddiv+0x64>
 800034a:	e15e      	b.n	800060a <__aeabi_ddiv+0x322>
 800034c:	0f42      	lsrs	r2, r0, #29
 800034e:	00e4      	lsls	r4, r4, #3
 8000350:	4322      	orrs	r2, r4
 8000352:	2480      	movs	r4, #128	; 0x80
 8000354:	0424      	lsls	r4, r4, #16
 8000356:	4314      	orrs	r4, r2
 8000358:	4ac0      	ldr	r2, [pc, #768]	; (800065c <__aeabi_ddiv+0x374>)
 800035a:	00c1      	lsls	r1, r0, #3
 800035c:	4694      	mov	ip, r2
 800035e:	465a      	mov	r2, fp
 8000360:	4463      	add	r3, ip
 8000362:	1ad3      	subs	r3, r2, r3
 8000364:	469b      	mov	fp, r3
 8000366:	2000      	movs	r0, #0
 8000368:	0033      	movs	r3, r6
 800036a:	407b      	eors	r3, r7
 800036c:	469a      	mov	sl, r3
 800036e:	464b      	mov	r3, r9
 8000370:	2b0f      	cmp	r3, #15
 8000372:	d827      	bhi.n	80003c4 <__aeabi_ddiv+0xdc>
 8000374:	4aba      	ldr	r2, [pc, #744]	; (8000660 <__aeabi_ddiv+0x378>)
 8000376:	009b      	lsls	r3, r3, #2
 8000378:	58d3      	ldr	r3, [r2, r3]
 800037a:	469f      	mov	pc, r3
 800037c:	46b2      	mov	sl, r6
 800037e:	9b00      	ldr	r3, [sp, #0]
 8000380:	2b02      	cmp	r3, #2
 8000382:	d016      	beq.n	80003b2 <__aeabi_ddiv+0xca>
 8000384:	2b03      	cmp	r3, #3
 8000386:	d100      	bne.n	800038a <__aeabi_ddiv+0xa2>
 8000388:	e287      	b.n	800089a <__aeabi_ddiv+0x5b2>
 800038a:	2b01      	cmp	r3, #1
 800038c:	d000      	beq.n	8000390 <__aeabi_ddiv+0xa8>
 800038e:	e0d5      	b.n	800053c <__aeabi_ddiv+0x254>
 8000390:	2300      	movs	r3, #0
 8000392:	2200      	movs	r2, #0
 8000394:	2500      	movs	r5, #0
 8000396:	051b      	lsls	r3, r3, #20
 8000398:	4313      	orrs	r3, r2
 800039a:	4652      	mov	r2, sl
 800039c:	07d2      	lsls	r2, r2, #31
 800039e:	4313      	orrs	r3, r2
 80003a0:	0028      	movs	r0, r5
 80003a2:	0019      	movs	r1, r3
 80003a4:	b005      	add	sp, #20
 80003a6:	bcf0      	pop	{r4, r5, r6, r7}
 80003a8:	46bb      	mov	fp, r7
 80003aa:	46b2      	mov	sl, r6
 80003ac:	46a9      	mov	r9, r5
 80003ae:	46a0      	mov	r8, r4
 80003b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b2:	2200      	movs	r2, #0
 80003b4:	2500      	movs	r5, #0
 80003b6:	4ba8      	ldr	r3, [pc, #672]	; (8000658 <__aeabi_ddiv+0x370>)
 80003b8:	e7ed      	b.n	8000396 <__aeabi_ddiv+0xae>
 80003ba:	46ba      	mov	sl, r7
 80003bc:	46a0      	mov	r8, r4
 80003be:	000d      	movs	r5, r1
 80003c0:	9000      	str	r0, [sp, #0]
 80003c2:	e7dc      	b.n	800037e <__aeabi_ddiv+0x96>
 80003c4:	4544      	cmp	r4, r8
 80003c6:	d200      	bcs.n	80003ca <__aeabi_ddiv+0xe2>
 80003c8:	e1c4      	b.n	8000754 <__aeabi_ddiv+0x46c>
 80003ca:	d100      	bne.n	80003ce <__aeabi_ddiv+0xe6>
 80003cc:	e1bf      	b.n	800074e <__aeabi_ddiv+0x466>
 80003ce:	2301      	movs	r3, #1
 80003d0:	425b      	negs	r3, r3
 80003d2:	469c      	mov	ip, r3
 80003d4:	002e      	movs	r6, r5
 80003d6:	4640      	mov	r0, r8
 80003d8:	2500      	movs	r5, #0
 80003da:	44e3      	add	fp, ip
 80003dc:	0223      	lsls	r3, r4, #8
 80003de:	0e0c      	lsrs	r4, r1, #24
 80003e0:	431c      	orrs	r4, r3
 80003e2:	0c1b      	lsrs	r3, r3, #16
 80003e4:	4699      	mov	r9, r3
 80003e6:	0423      	lsls	r3, r4, #16
 80003e8:	020a      	lsls	r2, r1, #8
 80003ea:	0c1f      	lsrs	r7, r3, #16
 80003ec:	4649      	mov	r1, r9
 80003ee:	9200      	str	r2, [sp, #0]
 80003f0:	9701      	str	r7, [sp, #4]
 80003f2:	f7ff ff0d 	bl	8000210 <__aeabi_uidivmod>
 80003f6:	0002      	movs	r2, r0
 80003f8:	437a      	muls	r2, r7
 80003fa:	040b      	lsls	r3, r1, #16
 80003fc:	0c31      	lsrs	r1, r6, #16
 80003fe:	4680      	mov	r8, r0
 8000400:	4319      	orrs	r1, r3
 8000402:	428a      	cmp	r2, r1
 8000404:	d907      	bls.n	8000416 <__aeabi_ddiv+0x12e>
 8000406:	2301      	movs	r3, #1
 8000408:	425b      	negs	r3, r3
 800040a:	469c      	mov	ip, r3
 800040c:	1909      	adds	r1, r1, r4
 800040e:	44e0      	add	r8, ip
 8000410:	428c      	cmp	r4, r1
 8000412:	d800      	bhi.n	8000416 <__aeabi_ddiv+0x12e>
 8000414:	e201      	b.n	800081a <__aeabi_ddiv+0x532>
 8000416:	1a88      	subs	r0, r1, r2
 8000418:	4649      	mov	r1, r9
 800041a:	f7ff fef9 	bl	8000210 <__aeabi_uidivmod>
 800041e:	9a01      	ldr	r2, [sp, #4]
 8000420:	0436      	lsls	r6, r6, #16
 8000422:	4342      	muls	r2, r0
 8000424:	0409      	lsls	r1, r1, #16
 8000426:	0c36      	lsrs	r6, r6, #16
 8000428:	0003      	movs	r3, r0
 800042a:	430e      	orrs	r6, r1
 800042c:	42b2      	cmp	r2, r6
 800042e:	d904      	bls.n	800043a <__aeabi_ddiv+0x152>
 8000430:	1936      	adds	r6, r6, r4
 8000432:	3b01      	subs	r3, #1
 8000434:	42b4      	cmp	r4, r6
 8000436:	d800      	bhi.n	800043a <__aeabi_ddiv+0x152>
 8000438:	e1e9      	b.n	800080e <__aeabi_ddiv+0x526>
 800043a:	1ab0      	subs	r0, r6, r2
 800043c:	4642      	mov	r2, r8
 800043e:	9e00      	ldr	r6, [sp, #0]
 8000440:	0412      	lsls	r2, r2, #16
 8000442:	431a      	orrs	r2, r3
 8000444:	0c33      	lsrs	r3, r6, #16
 8000446:	001f      	movs	r7, r3
 8000448:	0c11      	lsrs	r1, r2, #16
 800044a:	4690      	mov	r8, r2
 800044c:	9302      	str	r3, [sp, #8]
 800044e:	0413      	lsls	r3, r2, #16
 8000450:	0432      	lsls	r2, r6, #16
 8000452:	0c16      	lsrs	r6, r2, #16
 8000454:	0032      	movs	r2, r6
 8000456:	0c1b      	lsrs	r3, r3, #16
 8000458:	435a      	muls	r2, r3
 800045a:	9603      	str	r6, [sp, #12]
 800045c:	437b      	muls	r3, r7
 800045e:	434e      	muls	r6, r1
 8000460:	4379      	muls	r1, r7
 8000462:	0c17      	lsrs	r7, r2, #16
 8000464:	46bc      	mov	ip, r7
 8000466:	199b      	adds	r3, r3, r6
 8000468:	4463      	add	r3, ip
 800046a:	429e      	cmp	r6, r3
 800046c:	d903      	bls.n	8000476 <__aeabi_ddiv+0x18e>
 800046e:	2680      	movs	r6, #128	; 0x80
 8000470:	0276      	lsls	r6, r6, #9
 8000472:	46b4      	mov	ip, r6
 8000474:	4461      	add	r1, ip
 8000476:	0c1e      	lsrs	r6, r3, #16
 8000478:	1871      	adds	r1, r6, r1
 800047a:	0416      	lsls	r6, r2, #16
 800047c:	041b      	lsls	r3, r3, #16
 800047e:	0c36      	lsrs	r6, r6, #16
 8000480:	199e      	adds	r6, r3, r6
 8000482:	4288      	cmp	r0, r1
 8000484:	d302      	bcc.n	800048c <__aeabi_ddiv+0x1a4>
 8000486:	d112      	bne.n	80004ae <__aeabi_ddiv+0x1c6>
 8000488:	42b5      	cmp	r5, r6
 800048a:	d210      	bcs.n	80004ae <__aeabi_ddiv+0x1c6>
 800048c:	4643      	mov	r3, r8
 800048e:	1e5a      	subs	r2, r3, #1
 8000490:	9b00      	ldr	r3, [sp, #0]
 8000492:	469c      	mov	ip, r3
 8000494:	4465      	add	r5, ip
 8000496:	001f      	movs	r7, r3
 8000498:	429d      	cmp	r5, r3
 800049a:	419b      	sbcs	r3, r3
 800049c:	425b      	negs	r3, r3
 800049e:	191b      	adds	r3, r3, r4
 80004a0:	18c0      	adds	r0, r0, r3
 80004a2:	4284      	cmp	r4, r0
 80004a4:	d200      	bcs.n	80004a8 <__aeabi_ddiv+0x1c0>
 80004a6:	e19e      	b.n	80007e6 <__aeabi_ddiv+0x4fe>
 80004a8:	d100      	bne.n	80004ac <__aeabi_ddiv+0x1c4>
 80004aa:	e199      	b.n	80007e0 <__aeabi_ddiv+0x4f8>
 80004ac:	4690      	mov	r8, r2
 80004ae:	1bae      	subs	r6, r5, r6
 80004b0:	42b5      	cmp	r5, r6
 80004b2:	41ad      	sbcs	r5, r5
 80004b4:	1a40      	subs	r0, r0, r1
 80004b6:	426d      	negs	r5, r5
 80004b8:	1b40      	subs	r0, r0, r5
 80004ba:	4284      	cmp	r4, r0
 80004bc:	d100      	bne.n	80004c0 <__aeabi_ddiv+0x1d8>
 80004be:	e1d2      	b.n	8000866 <__aeabi_ddiv+0x57e>
 80004c0:	4649      	mov	r1, r9
 80004c2:	f7ff fea5 	bl	8000210 <__aeabi_uidivmod>
 80004c6:	9a01      	ldr	r2, [sp, #4]
 80004c8:	040b      	lsls	r3, r1, #16
 80004ca:	4342      	muls	r2, r0
 80004cc:	0c31      	lsrs	r1, r6, #16
 80004ce:	0005      	movs	r5, r0
 80004d0:	4319      	orrs	r1, r3
 80004d2:	428a      	cmp	r2, r1
 80004d4:	d900      	bls.n	80004d8 <__aeabi_ddiv+0x1f0>
 80004d6:	e16c      	b.n	80007b2 <__aeabi_ddiv+0x4ca>
 80004d8:	1a88      	subs	r0, r1, r2
 80004da:	4649      	mov	r1, r9
 80004dc:	f7ff fe98 	bl	8000210 <__aeabi_uidivmod>
 80004e0:	9a01      	ldr	r2, [sp, #4]
 80004e2:	0436      	lsls	r6, r6, #16
 80004e4:	4342      	muls	r2, r0
 80004e6:	0409      	lsls	r1, r1, #16
 80004e8:	0c36      	lsrs	r6, r6, #16
 80004ea:	0003      	movs	r3, r0
 80004ec:	430e      	orrs	r6, r1
 80004ee:	42b2      	cmp	r2, r6
 80004f0:	d900      	bls.n	80004f4 <__aeabi_ddiv+0x20c>
 80004f2:	e153      	b.n	800079c <__aeabi_ddiv+0x4b4>
 80004f4:	9803      	ldr	r0, [sp, #12]
 80004f6:	1ab6      	subs	r6, r6, r2
 80004f8:	0002      	movs	r2, r0
 80004fa:	042d      	lsls	r5, r5, #16
 80004fc:	431d      	orrs	r5, r3
 80004fe:	9f02      	ldr	r7, [sp, #8]
 8000500:	042b      	lsls	r3, r5, #16
 8000502:	0c1b      	lsrs	r3, r3, #16
 8000504:	435a      	muls	r2, r3
 8000506:	437b      	muls	r3, r7
 8000508:	469c      	mov	ip, r3
 800050a:	0c29      	lsrs	r1, r5, #16
 800050c:	4348      	muls	r0, r1
 800050e:	0c13      	lsrs	r3, r2, #16
 8000510:	4484      	add	ip, r0
 8000512:	4463      	add	r3, ip
 8000514:	4379      	muls	r1, r7
 8000516:	4298      	cmp	r0, r3
 8000518:	d903      	bls.n	8000522 <__aeabi_ddiv+0x23a>
 800051a:	2080      	movs	r0, #128	; 0x80
 800051c:	0240      	lsls	r0, r0, #9
 800051e:	4684      	mov	ip, r0
 8000520:	4461      	add	r1, ip
 8000522:	0c18      	lsrs	r0, r3, #16
 8000524:	0412      	lsls	r2, r2, #16
 8000526:	041b      	lsls	r3, r3, #16
 8000528:	0c12      	lsrs	r2, r2, #16
 800052a:	1840      	adds	r0, r0, r1
 800052c:	189b      	adds	r3, r3, r2
 800052e:	4286      	cmp	r6, r0
 8000530:	d200      	bcs.n	8000534 <__aeabi_ddiv+0x24c>
 8000532:	e100      	b.n	8000736 <__aeabi_ddiv+0x44e>
 8000534:	d100      	bne.n	8000538 <__aeabi_ddiv+0x250>
 8000536:	e0fb      	b.n	8000730 <__aeabi_ddiv+0x448>
 8000538:	2301      	movs	r3, #1
 800053a:	431d      	orrs	r5, r3
 800053c:	4b49      	ldr	r3, [pc, #292]	; (8000664 <__aeabi_ddiv+0x37c>)
 800053e:	445b      	add	r3, fp
 8000540:	2b00      	cmp	r3, #0
 8000542:	dc00      	bgt.n	8000546 <__aeabi_ddiv+0x25e>
 8000544:	e0aa      	b.n	800069c <__aeabi_ddiv+0x3b4>
 8000546:	076a      	lsls	r2, r5, #29
 8000548:	d000      	beq.n	800054c <__aeabi_ddiv+0x264>
 800054a:	e13d      	b.n	80007c8 <__aeabi_ddiv+0x4e0>
 800054c:	08e9      	lsrs	r1, r5, #3
 800054e:	4642      	mov	r2, r8
 8000550:	01d2      	lsls	r2, r2, #7
 8000552:	d506      	bpl.n	8000562 <__aeabi_ddiv+0x27a>
 8000554:	4642      	mov	r2, r8
 8000556:	4b44      	ldr	r3, [pc, #272]	; (8000668 <__aeabi_ddiv+0x380>)
 8000558:	401a      	ands	r2, r3
 800055a:	2380      	movs	r3, #128	; 0x80
 800055c:	4690      	mov	r8, r2
 800055e:	00db      	lsls	r3, r3, #3
 8000560:	445b      	add	r3, fp
 8000562:	4a42      	ldr	r2, [pc, #264]	; (800066c <__aeabi_ddiv+0x384>)
 8000564:	4293      	cmp	r3, r2
 8000566:	dd00      	ble.n	800056a <__aeabi_ddiv+0x282>
 8000568:	e723      	b.n	80003b2 <__aeabi_ddiv+0xca>
 800056a:	4642      	mov	r2, r8
 800056c:	055b      	lsls	r3, r3, #21
 800056e:	0755      	lsls	r5, r2, #29
 8000570:	0252      	lsls	r2, r2, #9
 8000572:	430d      	orrs	r5, r1
 8000574:	0b12      	lsrs	r2, r2, #12
 8000576:	0d5b      	lsrs	r3, r3, #21
 8000578:	e70d      	b.n	8000396 <__aeabi_ddiv+0xae>
 800057a:	4651      	mov	r1, sl
 800057c:	4321      	orrs	r1, r4
 800057e:	d100      	bne.n	8000582 <__aeabi_ddiv+0x29a>
 8000580:	e07c      	b.n	800067c <__aeabi_ddiv+0x394>
 8000582:	2c00      	cmp	r4, #0
 8000584:	d100      	bne.n	8000588 <__aeabi_ddiv+0x2a0>
 8000586:	e0fb      	b.n	8000780 <__aeabi_ddiv+0x498>
 8000588:	0020      	movs	r0, r4
 800058a:	f001 f921 	bl	80017d0 <__clzsi2>
 800058e:	0002      	movs	r2, r0
 8000590:	3a0b      	subs	r2, #11
 8000592:	231d      	movs	r3, #29
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	4652      	mov	r2, sl
 8000598:	0001      	movs	r1, r0
 800059a:	40da      	lsrs	r2, r3
 800059c:	4653      	mov	r3, sl
 800059e:	3908      	subs	r1, #8
 80005a0:	408b      	lsls	r3, r1
 80005a2:	408c      	lsls	r4, r1
 80005a4:	0019      	movs	r1, r3
 80005a6:	4314      	orrs	r4, r2
 80005a8:	4b31      	ldr	r3, [pc, #196]	; (8000670 <__aeabi_ddiv+0x388>)
 80005aa:	4458      	add	r0, fp
 80005ac:	469b      	mov	fp, r3
 80005ae:	4483      	add	fp, r0
 80005b0:	2000      	movs	r0, #0
 80005b2:	e6d9      	b.n	8000368 <__aeabi_ddiv+0x80>
 80005b4:	0003      	movs	r3, r0
 80005b6:	4323      	orrs	r3, r4
 80005b8:	4698      	mov	r8, r3
 80005ba:	d044      	beq.n	8000646 <__aeabi_ddiv+0x35e>
 80005bc:	2c00      	cmp	r4, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_ddiv+0x2da>
 80005c0:	e0cf      	b.n	8000762 <__aeabi_ddiv+0x47a>
 80005c2:	0020      	movs	r0, r4
 80005c4:	f001 f904 	bl	80017d0 <__clzsi2>
 80005c8:	0001      	movs	r1, r0
 80005ca:	0002      	movs	r2, r0
 80005cc:	390b      	subs	r1, #11
 80005ce:	231d      	movs	r3, #29
 80005d0:	1a5b      	subs	r3, r3, r1
 80005d2:	4649      	mov	r1, r9
 80005d4:	0010      	movs	r0, r2
 80005d6:	40d9      	lsrs	r1, r3
 80005d8:	3808      	subs	r0, #8
 80005da:	4084      	lsls	r4, r0
 80005dc:	000b      	movs	r3, r1
 80005de:	464d      	mov	r5, r9
 80005e0:	4323      	orrs	r3, r4
 80005e2:	4698      	mov	r8, r3
 80005e4:	4085      	lsls	r5, r0
 80005e6:	4b23      	ldr	r3, [pc, #140]	; (8000674 <__aeabi_ddiv+0x38c>)
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	469b      	mov	fp, r3
 80005ec:	2300      	movs	r3, #0
 80005ee:	4699      	mov	r9, r3
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	e69e      	b.n	8000332 <__aeabi_ddiv+0x4a>
 80005f4:	0002      	movs	r2, r0
 80005f6:	4322      	orrs	r2, r4
 80005f8:	4690      	mov	r8, r2
 80005fa:	d11d      	bne.n	8000638 <__aeabi_ddiv+0x350>
 80005fc:	2208      	movs	r2, #8
 80005fe:	469b      	mov	fp, r3
 8000600:	2302      	movs	r3, #2
 8000602:	2500      	movs	r5, #0
 8000604:	4691      	mov	r9, r2
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	e693      	b.n	8000332 <__aeabi_ddiv+0x4a>
 800060a:	4651      	mov	r1, sl
 800060c:	4321      	orrs	r1, r4
 800060e:	d109      	bne.n	8000624 <__aeabi_ddiv+0x33c>
 8000610:	2302      	movs	r3, #2
 8000612:	464a      	mov	r2, r9
 8000614:	431a      	orrs	r2, r3
 8000616:	4b18      	ldr	r3, [pc, #96]	; (8000678 <__aeabi_ddiv+0x390>)
 8000618:	4691      	mov	r9, r2
 800061a:	469c      	mov	ip, r3
 800061c:	2400      	movs	r4, #0
 800061e:	2002      	movs	r0, #2
 8000620:	44e3      	add	fp, ip
 8000622:	e6a1      	b.n	8000368 <__aeabi_ddiv+0x80>
 8000624:	2303      	movs	r3, #3
 8000626:	464a      	mov	r2, r9
 8000628:	431a      	orrs	r2, r3
 800062a:	4b13      	ldr	r3, [pc, #76]	; (8000678 <__aeabi_ddiv+0x390>)
 800062c:	4691      	mov	r9, r2
 800062e:	469c      	mov	ip, r3
 8000630:	4651      	mov	r1, sl
 8000632:	2003      	movs	r0, #3
 8000634:	44e3      	add	fp, ip
 8000636:	e697      	b.n	8000368 <__aeabi_ddiv+0x80>
 8000638:	220c      	movs	r2, #12
 800063a:	469b      	mov	fp, r3
 800063c:	2303      	movs	r3, #3
 800063e:	46a0      	mov	r8, r4
 8000640:	4691      	mov	r9, r2
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	e675      	b.n	8000332 <__aeabi_ddiv+0x4a>
 8000646:	2304      	movs	r3, #4
 8000648:	4699      	mov	r9, r3
 800064a:	2300      	movs	r3, #0
 800064c:	469b      	mov	fp, r3
 800064e:	3301      	adds	r3, #1
 8000650:	2500      	movs	r5, #0
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	e66d      	b.n	8000332 <__aeabi_ddiv+0x4a>
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	000007ff 	.word	0x000007ff
 800065c:	fffffc01 	.word	0xfffffc01
 8000660:	0800438c 	.word	0x0800438c
 8000664:	000003ff 	.word	0x000003ff
 8000668:	feffffff 	.word	0xfeffffff
 800066c:	000007fe 	.word	0x000007fe
 8000670:	000003f3 	.word	0x000003f3
 8000674:	fffffc0d 	.word	0xfffffc0d
 8000678:	fffff801 	.word	0xfffff801
 800067c:	464a      	mov	r2, r9
 800067e:	2301      	movs	r3, #1
 8000680:	431a      	orrs	r2, r3
 8000682:	4691      	mov	r9, r2
 8000684:	2400      	movs	r4, #0
 8000686:	2001      	movs	r0, #1
 8000688:	e66e      	b.n	8000368 <__aeabi_ddiv+0x80>
 800068a:	2300      	movs	r3, #0
 800068c:	2280      	movs	r2, #128	; 0x80
 800068e:	469a      	mov	sl, r3
 8000690:	2500      	movs	r5, #0
 8000692:	4b88      	ldr	r3, [pc, #544]	; (80008b4 <__aeabi_ddiv+0x5cc>)
 8000694:	0312      	lsls	r2, r2, #12
 8000696:	e67e      	b.n	8000396 <__aeabi_ddiv+0xae>
 8000698:	2501      	movs	r5, #1
 800069a:	426d      	negs	r5, r5
 800069c:	2201      	movs	r2, #1
 800069e:	1ad2      	subs	r2, r2, r3
 80006a0:	2a38      	cmp	r2, #56	; 0x38
 80006a2:	dd00      	ble.n	80006a6 <__aeabi_ddiv+0x3be>
 80006a4:	e674      	b.n	8000390 <__aeabi_ddiv+0xa8>
 80006a6:	2a1f      	cmp	r2, #31
 80006a8:	dc00      	bgt.n	80006ac <__aeabi_ddiv+0x3c4>
 80006aa:	e0bd      	b.n	8000828 <__aeabi_ddiv+0x540>
 80006ac:	211f      	movs	r1, #31
 80006ae:	4249      	negs	r1, r1
 80006b0:	1acb      	subs	r3, r1, r3
 80006b2:	4641      	mov	r1, r8
 80006b4:	40d9      	lsrs	r1, r3
 80006b6:	000b      	movs	r3, r1
 80006b8:	2a20      	cmp	r2, #32
 80006ba:	d004      	beq.n	80006c6 <__aeabi_ddiv+0x3de>
 80006bc:	4641      	mov	r1, r8
 80006be:	4a7e      	ldr	r2, [pc, #504]	; (80008b8 <__aeabi_ddiv+0x5d0>)
 80006c0:	445a      	add	r2, fp
 80006c2:	4091      	lsls	r1, r2
 80006c4:	430d      	orrs	r5, r1
 80006c6:	0029      	movs	r1, r5
 80006c8:	1e4a      	subs	r2, r1, #1
 80006ca:	4191      	sbcs	r1, r2
 80006cc:	4319      	orrs	r1, r3
 80006ce:	2307      	movs	r3, #7
 80006d0:	001d      	movs	r5, r3
 80006d2:	2200      	movs	r2, #0
 80006d4:	400d      	ands	r5, r1
 80006d6:	420b      	tst	r3, r1
 80006d8:	d100      	bne.n	80006dc <__aeabi_ddiv+0x3f4>
 80006da:	e0d0      	b.n	800087e <__aeabi_ddiv+0x596>
 80006dc:	220f      	movs	r2, #15
 80006de:	2300      	movs	r3, #0
 80006e0:	400a      	ands	r2, r1
 80006e2:	2a04      	cmp	r2, #4
 80006e4:	d100      	bne.n	80006e8 <__aeabi_ddiv+0x400>
 80006e6:	e0c7      	b.n	8000878 <__aeabi_ddiv+0x590>
 80006e8:	1d0a      	adds	r2, r1, #4
 80006ea:	428a      	cmp	r2, r1
 80006ec:	4189      	sbcs	r1, r1
 80006ee:	4249      	negs	r1, r1
 80006f0:	185b      	adds	r3, r3, r1
 80006f2:	0011      	movs	r1, r2
 80006f4:	021a      	lsls	r2, r3, #8
 80006f6:	d400      	bmi.n	80006fa <__aeabi_ddiv+0x412>
 80006f8:	e0be      	b.n	8000878 <__aeabi_ddiv+0x590>
 80006fa:	2301      	movs	r3, #1
 80006fc:	2200      	movs	r2, #0
 80006fe:	2500      	movs	r5, #0
 8000700:	e649      	b.n	8000396 <__aeabi_ddiv+0xae>
 8000702:	2280      	movs	r2, #128	; 0x80
 8000704:	4643      	mov	r3, r8
 8000706:	0312      	lsls	r2, r2, #12
 8000708:	4213      	tst	r3, r2
 800070a:	d008      	beq.n	800071e <__aeabi_ddiv+0x436>
 800070c:	4214      	tst	r4, r2
 800070e:	d106      	bne.n	800071e <__aeabi_ddiv+0x436>
 8000710:	4322      	orrs	r2, r4
 8000712:	0312      	lsls	r2, r2, #12
 8000714:	46ba      	mov	sl, r7
 8000716:	000d      	movs	r5, r1
 8000718:	4b66      	ldr	r3, [pc, #408]	; (80008b4 <__aeabi_ddiv+0x5cc>)
 800071a:	0b12      	lsrs	r2, r2, #12
 800071c:	e63b      	b.n	8000396 <__aeabi_ddiv+0xae>
 800071e:	2280      	movs	r2, #128	; 0x80
 8000720:	4643      	mov	r3, r8
 8000722:	0312      	lsls	r2, r2, #12
 8000724:	431a      	orrs	r2, r3
 8000726:	0312      	lsls	r2, r2, #12
 8000728:	46b2      	mov	sl, r6
 800072a:	4b62      	ldr	r3, [pc, #392]	; (80008b4 <__aeabi_ddiv+0x5cc>)
 800072c:	0b12      	lsrs	r2, r2, #12
 800072e:	e632      	b.n	8000396 <__aeabi_ddiv+0xae>
 8000730:	2b00      	cmp	r3, #0
 8000732:	d100      	bne.n	8000736 <__aeabi_ddiv+0x44e>
 8000734:	e702      	b.n	800053c <__aeabi_ddiv+0x254>
 8000736:	19a6      	adds	r6, r4, r6
 8000738:	1e6a      	subs	r2, r5, #1
 800073a:	42a6      	cmp	r6, r4
 800073c:	d200      	bcs.n	8000740 <__aeabi_ddiv+0x458>
 800073e:	e089      	b.n	8000854 <__aeabi_ddiv+0x56c>
 8000740:	4286      	cmp	r6, r0
 8000742:	d200      	bcs.n	8000746 <__aeabi_ddiv+0x45e>
 8000744:	e09f      	b.n	8000886 <__aeabi_ddiv+0x59e>
 8000746:	d100      	bne.n	800074a <__aeabi_ddiv+0x462>
 8000748:	e0af      	b.n	80008aa <__aeabi_ddiv+0x5c2>
 800074a:	0015      	movs	r5, r2
 800074c:	e6f4      	b.n	8000538 <__aeabi_ddiv+0x250>
 800074e:	42a9      	cmp	r1, r5
 8000750:	d900      	bls.n	8000754 <__aeabi_ddiv+0x46c>
 8000752:	e63c      	b.n	80003ce <__aeabi_ddiv+0xe6>
 8000754:	4643      	mov	r3, r8
 8000756:	07de      	lsls	r6, r3, #31
 8000758:	0858      	lsrs	r0, r3, #1
 800075a:	086b      	lsrs	r3, r5, #1
 800075c:	431e      	orrs	r6, r3
 800075e:	07ed      	lsls	r5, r5, #31
 8000760:	e63c      	b.n	80003dc <__aeabi_ddiv+0xf4>
 8000762:	f001 f835 	bl	80017d0 <__clzsi2>
 8000766:	0001      	movs	r1, r0
 8000768:	0002      	movs	r2, r0
 800076a:	3115      	adds	r1, #21
 800076c:	3220      	adds	r2, #32
 800076e:	291c      	cmp	r1, #28
 8000770:	dc00      	bgt.n	8000774 <__aeabi_ddiv+0x48c>
 8000772:	e72c      	b.n	80005ce <__aeabi_ddiv+0x2e6>
 8000774:	464b      	mov	r3, r9
 8000776:	3808      	subs	r0, #8
 8000778:	4083      	lsls	r3, r0
 800077a:	2500      	movs	r5, #0
 800077c:	4698      	mov	r8, r3
 800077e:	e732      	b.n	80005e6 <__aeabi_ddiv+0x2fe>
 8000780:	f001 f826 	bl	80017d0 <__clzsi2>
 8000784:	0003      	movs	r3, r0
 8000786:	001a      	movs	r2, r3
 8000788:	3215      	adds	r2, #21
 800078a:	3020      	adds	r0, #32
 800078c:	2a1c      	cmp	r2, #28
 800078e:	dc00      	bgt.n	8000792 <__aeabi_ddiv+0x4aa>
 8000790:	e6ff      	b.n	8000592 <__aeabi_ddiv+0x2aa>
 8000792:	4654      	mov	r4, sl
 8000794:	3b08      	subs	r3, #8
 8000796:	2100      	movs	r1, #0
 8000798:	409c      	lsls	r4, r3
 800079a:	e705      	b.n	80005a8 <__aeabi_ddiv+0x2c0>
 800079c:	1936      	adds	r6, r6, r4
 800079e:	3b01      	subs	r3, #1
 80007a0:	42b4      	cmp	r4, r6
 80007a2:	d900      	bls.n	80007a6 <__aeabi_ddiv+0x4be>
 80007a4:	e6a6      	b.n	80004f4 <__aeabi_ddiv+0x20c>
 80007a6:	42b2      	cmp	r2, r6
 80007a8:	d800      	bhi.n	80007ac <__aeabi_ddiv+0x4c4>
 80007aa:	e6a3      	b.n	80004f4 <__aeabi_ddiv+0x20c>
 80007ac:	1e83      	subs	r3, r0, #2
 80007ae:	1936      	adds	r6, r6, r4
 80007b0:	e6a0      	b.n	80004f4 <__aeabi_ddiv+0x20c>
 80007b2:	1909      	adds	r1, r1, r4
 80007b4:	3d01      	subs	r5, #1
 80007b6:	428c      	cmp	r4, r1
 80007b8:	d900      	bls.n	80007bc <__aeabi_ddiv+0x4d4>
 80007ba:	e68d      	b.n	80004d8 <__aeabi_ddiv+0x1f0>
 80007bc:	428a      	cmp	r2, r1
 80007be:	d800      	bhi.n	80007c2 <__aeabi_ddiv+0x4da>
 80007c0:	e68a      	b.n	80004d8 <__aeabi_ddiv+0x1f0>
 80007c2:	1e85      	subs	r5, r0, #2
 80007c4:	1909      	adds	r1, r1, r4
 80007c6:	e687      	b.n	80004d8 <__aeabi_ddiv+0x1f0>
 80007c8:	220f      	movs	r2, #15
 80007ca:	402a      	ands	r2, r5
 80007cc:	2a04      	cmp	r2, #4
 80007ce:	d100      	bne.n	80007d2 <__aeabi_ddiv+0x4ea>
 80007d0:	e6bc      	b.n	800054c <__aeabi_ddiv+0x264>
 80007d2:	1d29      	adds	r1, r5, #4
 80007d4:	42a9      	cmp	r1, r5
 80007d6:	41ad      	sbcs	r5, r5
 80007d8:	426d      	negs	r5, r5
 80007da:	08c9      	lsrs	r1, r1, #3
 80007dc:	44a8      	add	r8, r5
 80007de:	e6b6      	b.n	800054e <__aeabi_ddiv+0x266>
 80007e0:	42af      	cmp	r7, r5
 80007e2:	d900      	bls.n	80007e6 <__aeabi_ddiv+0x4fe>
 80007e4:	e662      	b.n	80004ac <__aeabi_ddiv+0x1c4>
 80007e6:	4281      	cmp	r1, r0
 80007e8:	d804      	bhi.n	80007f4 <__aeabi_ddiv+0x50c>
 80007ea:	d000      	beq.n	80007ee <__aeabi_ddiv+0x506>
 80007ec:	e65e      	b.n	80004ac <__aeabi_ddiv+0x1c4>
 80007ee:	42ae      	cmp	r6, r5
 80007f0:	d800      	bhi.n	80007f4 <__aeabi_ddiv+0x50c>
 80007f2:	e65b      	b.n	80004ac <__aeabi_ddiv+0x1c4>
 80007f4:	2302      	movs	r3, #2
 80007f6:	425b      	negs	r3, r3
 80007f8:	469c      	mov	ip, r3
 80007fa:	9b00      	ldr	r3, [sp, #0]
 80007fc:	44e0      	add	r8, ip
 80007fe:	469c      	mov	ip, r3
 8000800:	4465      	add	r5, ip
 8000802:	429d      	cmp	r5, r3
 8000804:	419b      	sbcs	r3, r3
 8000806:	425b      	negs	r3, r3
 8000808:	191b      	adds	r3, r3, r4
 800080a:	18c0      	adds	r0, r0, r3
 800080c:	e64f      	b.n	80004ae <__aeabi_ddiv+0x1c6>
 800080e:	42b2      	cmp	r2, r6
 8000810:	d800      	bhi.n	8000814 <__aeabi_ddiv+0x52c>
 8000812:	e612      	b.n	800043a <__aeabi_ddiv+0x152>
 8000814:	1e83      	subs	r3, r0, #2
 8000816:	1936      	adds	r6, r6, r4
 8000818:	e60f      	b.n	800043a <__aeabi_ddiv+0x152>
 800081a:	428a      	cmp	r2, r1
 800081c:	d800      	bhi.n	8000820 <__aeabi_ddiv+0x538>
 800081e:	e5fa      	b.n	8000416 <__aeabi_ddiv+0x12e>
 8000820:	1e83      	subs	r3, r0, #2
 8000822:	4698      	mov	r8, r3
 8000824:	1909      	adds	r1, r1, r4
 8000826:	e5f6      	b.n	8000416 <__aeabi_ddiv+0x12e>
 8000828:	4b24      	ldr	r3, [pc, #144]	; (80008bc <__aeabi_ddiv+0x5d4>)
 800082a:	0028      	movs	r0, r5
 800082c:	445b      	add	r3, fp
 800082e:	4641      	mov	r1, r8
 8000830:	409d      	lsls	r5, r3
 8000832:	4099      	lsls	r1, r3
 8000834:	40d0      	lsrs	r0, r2
 8000836:	1e6b      	subs	r3, r5, #1
 8000838:	419d      	sbcs	r5, r3
 800083a:	4643      	mov	r3, r8
 800083c:	4301      	orrs	r1, r0
 800083e:	4329      	orrs	r1, r5
 8000840:	40d3      	lsrs	r3, r2
 8000842:	074a      	lsls	r2, r1, #29
 8000844:	d100      	bne.n	8000848 <__aeabi_ddiv+0x560>
 8000846:	e755      	b.n	80006f4 <__aeabi_ddiv+0x40c>
 8000848:	220f      	movs	r2, #15
 800084a:	400a      	ands	r2, r1
 800084c:	2a04      	cmp	r2, #4
 800084e:	d000      	beq.n	8000852 <__aeabi_ddiv+0x56a>
 8000850:	e74a      	b.n	80006e8 <__aeabi_ddiv+0x400>
 8000852:	e74f      	b.n	80006f4 <__aeabi_ddiv+0x40c>
 8000854:	0015      	movs	r5, r2
 8000856:	4286      	cmp	r6, r0
 8000858:	d000      	beq.n	800085c <__aeabi_ddiv+0x574>
 800085a:	e66d      	b.n	8000538 <__aeabi_ddiv+0x250>
 800085c:	9a00      	ldr	r2, [sp, #0]
 800085e:	429a      	cmp	r2, r3
 8000860:	d000      	beq.n	8000864 <__aeabi_ddiv+0x57c>
 8000862:	e669      	b.n	8000538 <__aeabi_ddiv+0x250>
 8000864:	e66a      	b.n	800053c <__aeabi_ddiv+0x254>
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <__aeabi_ddiv+0x5d8>)
 8000868:	445b      	add	r3, fp
 800086a:	2b00      	cmp	r3, #0
 800086c:	dc00      	bgt.n	8000870 <__aeabi_ddiv+0x588>
 800086e:	e713      	b.n	8000698 <__aeabi_ddiv+0x3b0>
 8000870:	2501      	movs	r5, #1
 8000872:	2100      	movs	r1, #0
 8000874:	44a8      	add	r8, r5
 8000876:	e66a      	b.n	800054e <__aeabi_ddiv+0x266>
 8000878:	075d      	lsls	r5, r3, #29
 800087a:	025b      	lsls	r3, r3, #9
 800087c:	0b1a      	lsrs	r2, r3, #12
 800087e:	08c9      	lsrs	r1, r1, #3
 8000880:	2300      	movs	r3, #0
 8000882:	430d      	orrs	r5, r1
 8000884:	e587      	b.n	8000396 <__aeabi_ddiv+0xae>
 8000886:	9900      	ldr	r1, [sp, #0]
 8000888:	3d02      	subs	r5, #2
 800088a:	004a      	lsls	r2, r1, #1
 800088c:	428a      	cmp	r2, r1
 800088e:	41bf      	sbcs	r7, r7
 8000890:	427f      	negs	r7, r7
 8000892:	193f      	adds	r7, r7, r4
 8000894:	19f6      	adds	r6, r6, r7
 8000896:	9200      	str	r2, [sp, #0]
 8000898:	e7dd      	b.n	8000856 <__aeabi_ddiv+0x56e>
 800089a:	2280      	movs	r2, #128	; 0x80
 800089c:	4643      	mov	r3, r8
 800089e:	0312      	lsls	r2, r2, #12
 80008a0:	431a      	orrs	r2, r3
 80008a2:	0312      	lsls	r2, r2, #12
 80008a4:	4b03      	ldr	r3, [pc, #12]	; (80008b4 <__aeabi_ddiv+0x5cc>)
 80008a6:	0b12      	lsrs	r2, r2, #12
 80008a8:	e575      	b.n	8000396 <__aeabi_ddiv+0xae>
 80008aa:	9900      	ldr	r1, [sp, #0]
 80008ac:	4299      	cmp	r1, r3
 80008ae:	d3ea      	bcc.n	8000886 <__aeabi_ddiv+0x59e>
 80008b0:	0015      	movs	r5, r2
 80008b2:	e7d3      	b.n	800085c <__aeabi_ddiv+0x574>
 80008b4:	000007ff 	.word	0x000007ff
 80008b8:	0000043e 	.word	0x0000043e
 80008bc:	0000041e 	.word	0x0000041e
 80008c0:	000003ff 	.word	0x000003ff

080008c4 <__aeabi_dmul>:
 80008c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c6:	4645      	mov	r5, r8
 80008c8:	46de      	mov	lr, fp
 80008ca:	4657      	mov	r7, sl
 80008cc:	464e      	mov	r6, r9
 80008ce:	b5e0      	push	{r5, r6, r7, lr}
 80008d0:	001f      	movs	r7, r3
 80008d2:	030b      	lsls	r3, r1, #12
 80008d4:	0b1b      	lsrs	r3, r3, #12
 80008d6:	469b      	mov	fp, r3
 80008d8:	004d      	lsls	r5, r1, #1
 80008da:	0fcb      	lsrs	r3, r1, #31
 80008dc:	0004      	movs	r4, r0
 80008de:	4691      	mov	r9, r2
 80008e0:	4698      	mov	r8, r3
 80008e2:	b087      	sub	sp, #28
 80008e4:	0d6d      	lsrs	r5, r5, #21
 80008e6:	d100      	bne.n	80008ea <__aeabi_dmul+0x26>
 80008e8:	e1cd      	b.n	8000c86 <__aeabi_dmul+0x3c2>
 80008ea:	4bce      	ldr	r3, [pc, #824]	; (8000c24 <__aeabi_dmul+0x360>)
 80008ec:	429d      	cmp	r5, r3
 80008ee:	d100      	bne.n	80008f2 <__aeabi_dmul+0x2e>
 80008f0:	e1e9      	b.n	8000cc6 <__aeabi_dmul+0x402>
 80008f2:	465a      	mov	r2, fp
 80008f4:	0f43      	lsrs	r3, r0, #29
 80008f6:	00d2      	lsls	r2, r2, #3
 80008f8:	4313      	orrs	r3, r2
 80008fa:	2280      	movs	r2, #128	; 0x80
 80008fc:	0412      	lsls	r2, r2, #16
 80008fe:	431a      	orrs	r2, r3
 8000900:	00c3      	lsls	r3, r0, #3
 8000902:	469a      	mov	sl, r3
 8000904:	4bc8      	ldr	r3, [pc, #800]	; (8000c28 <__aeabi_dmul+0x364>)
 8000906:	4693      	mov	fp, r2
 8000908:	469c      	mov	ip, r3
 800090a:	2300      	movs	r3, #0
 800090c:	2600      	movs	r6, #0
 800090e:	4465      	add	r5, ip
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	033c      	lsls	r4, r7, #12
 8000914:	007b      	lsls	r3, r7, #1
 8000916:	4648      	mov	r0, r9
 8000918:	0b24      	lsrs	r4, r4, #12
 800091a:	0d5b      	lsrs	r3, r3, #21
 800091c:	0fff      	lsrs	r7, r7, #31
 800091e:	2b00      	cmp	r3, #0
 8000920:	d100      	bne.n	8000924 <__aeabi_dmul+0x60>
 8000922:	e189      	b.n	8000c38 <__aeabi_dmul+0x374>
 8000924:	4abf      	ldr	r2, [pc, #764]	; (8000c24 <__aeabi_dmul+0x360>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d019      	beq.n	800095e <__aeabi_dmul+0x9a>
 800092a:	0f42      	lsrs	r2, r0, #29
 800092c:	00e4      	lsls	r4, r4, #3
 800092e:	4322      	orrs	r2, r4
 8000930:	2480      	movs	r4, #128	; 0x80
 8000932:	0424      	lsls	r4, r4, #16
 8000934:	4314      	orrs	r4, r2
 8000936:	4abc      	ldr	r2, [pc, #752]	; (8000c28 <__aeabi_dmul+0x364>)
 8000938:	2100      	movs	r1, #0
 800093a:	4694      	mov	ip, r2
 800093c:	4642      	mov	r2, r8
 800093e:	4463      	add	r3, ip
 8000940:	195b      	adds	r3, r3, r5
 8000942:	9301      	str	r3, [sp, #4]
 8000944:	9b01      	ldr	r3, [sp, #4]
 8000946:	407a      	eors	r2, r7
 8000948:	3301      	adds	r3, #1
 800094a:	00c0      	lsls	r0, r0, #3
 800094c:	b2d2      	uxtb	r2, r2
 800094e:	9302      	str	r3, [sp, #8]
 8000950:	2e0a      	cmp	r6, #10
 8000952:	dd1c      	ble.n	800098e <__aeabi_dmul+0xca>
 8000954:	003a      	movs	r2, r7
 8000956:	2e0b      	cmp	r6, #11
 8000958:	d05e      	beq.n	8000a18 <__aeabi_dmul+0x154>
 800095a:	4647      	mov	r7, r8
 800095c:	e056      	b.n	8000a0c <__aeabi_dmul+0x148>
 800095e:	4649      	mov	r1, r9
 8000960:	4bb0      	ldr	r3, [pc, #704]	; (8000c24 <__aeabi_dmul+0x360>)
 8000962:	4321      	orrs	r1, r4
 8000964:	18eb      	adds	r3, r5, r3
 8000966:	9301      	str	r3, [sp, #4]
 8000968:	2900      	cmp	r1, #0
 800096a:	d12a      	bne.n	80009c2 <__aeabi_dmul+0xfe>
 800096c:	2080      	movs	r0, #128	; 0x80
 800096e:	2202      	movs	r2, #2
 8000970:	0100      	lsls	r0, r0, #4
 8000972:	002b      	movs	r3, r5
 8000974:	4684      	mov	ip, r0
 8000976:	4316      	orrs	r6, r2
 8000978:	4642      	mov	r2, r8
 800097a:	4463      	add	r3, ip
 800097c:	407a      	eors	r2, r7
 800097e:	b2d2      	uxtb	r2, r2
 8000980:	9302      	str	r3, [sp, #8]
 8000982:	2e0a      	cmp	r6, #10
 8000984:	dd00      	ble.n	8000988 <__aeabi_dmul+0xc4>
 8000986:	e231      	b.n	8000dec <__aeabi_dmul+0x528>
 8000988:	2000      	movs	r0, #0
 800098a:	2400      	movs	r4, #0
 800098c:	2102      	movs	r1, #2
 800098e:	2e02      	cmp	r6, #2
 8000990:	dc26      	bgt.n	80009e0 <__aeabi_dmul+0x11c>
 8000992:	3e01      	subs	r6, #1
 8000994:	2e01      	cmp	r6, #1
 8000996:	d852      	bhi.n	8000a3e <__aeabi_dmul+0x17a>
 8000998:	2902      	cmp	r1, #2
 800099a:	d04c      	beq.n	8000a36 <__aeabi_dmul+0x172>
 800099c:	2901      	cmp	r1, #1
 800099e:	d000      	beq.n	80009a2 <__aeabi_dmul+0xde>
 80009a0:	e118      	b.n	8000bd4 <__aeabi_dmul+0x310>
 80009a2:	2300      	movs	r3, #0
 80009a4:	2400      	movs	r4, #0
 80009a6:	2500      	movs	r5, #0
 80009a8:	051b      	lsls	r3, r3, #20
 80009aa:	4323      	orrs	r3, r4
 80009ac:	07d2      	lsls	r2, r2, #31
 80009ae:	4313      	orrs	r3, r2
 80009b0:	0028      	movs	r0, r5
 80009b2:	0019      	movs	r1, r3
 80009b4:	b007      	add	sp, #28
 80009b6:	bcf0      	pop	{r4, r5, r6, r7}
 80009b8:	46bb      	mov	fp, r7
 80009ba:	46b2      	mov	sl, r6
 80009bc:	46a9      	mov	r9, r5
 80009be:	46a0      	mov	r8, r4
 80009c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	2203      	movs	r2, #3
 80009c6:	0109      	lsls	r1, r1, #4
 80009c8:	002b      	movs	r3, r5
 80009ca:	468c      	mov	ip, r1
 80009cc:	4316      	orrs	r6, r2
 80009ce:	4642      	mov	r2, r8
 80009d0:	4463      	add	r3, ip
 80009d2:	407a      	eors	r2, r7
 80009d4:	b2d2      	uxtb	r2, r2
 80009d6:	9302      	str	r3, [sp, #8]
 80009d8:	2e0a      	cmp	r6, #10
 80009da:	dd00      	ble.n	80009de <__aeabi_dmul+0x11a>
 80009dc:	e228      	b.n	8000e30 <__aeabi_dmul+0x56c>
 80009de:	2103      	movs	r1, #3
 80009e0:	2501      	movs	r5, #1
 80009e2:	40b5      	lsls	r5, r6
 80009e4:	46ac      	mov	ip, r5
 80009e6:	26a6      	movs	r6, #166	; 0xa6
 80009e8:	4663      	mov	r3, ip
 80009ea:	00f6      	lsls	r6, r6, #3
 80009ec:	4035      	ands	r5, r6
 80009ee:	4233      	tst	r3, r6
 80009f0:	d10b      	bne.n	8000a0a <__aeabi_dmul+0x146>
 80009f2:	2690      	movs	r6, #144	; 0x90
 80009f4:	00b6      	lsls	r6, r6, #2
 80009f6:	4233      	tst	r3, r6
 80009f8:	d118      	bne.n	8000a2c <__aeabi_dmul+0x168>
 80009fa:	3eb9      	subs	r6, #185	; 0xb9
 80009fc:	3eff      	subs	r6, #255	; 0xff
 80009fe:	421e      	tst	r6, r3
 8000a00:	d01d      	beq.n	8000a3e <__aeabi_dmul+0x17a>
 8000a02:	46a3      	mov	fp, r4
 8000a04:	4682      	mov	sl, r0
 8000a06:	9100      	str	r1, [sp, #0]
 8000a08:	e000      	b.n	8000a0c <__aeabi_dmul+0x148>
 8000a0a:	0017      	movs	r7, r2
 8000a0c:	9900      	ldr	r1, [sp, #0]
 8000a0e:	003a      	movs	r2, r7
 8000a10:	2902      	cmp	r1, #2
 8000a12:	d010      	beq.n	8000a36 <__aeabi_dmul+0x172>
 8000a14:	465c      	mov	r4, fp
 8000a16:	4650      	mov	r0, sl
 8000a18:	2903      	cmp	r1, #3
 8000a1a:	d1bf      	bne.n	800099c <__aeabi_dmul+0xd8>
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	031b      	lsls	r3, r3, #12
 8000a20:	431c      	orrs	r4, r3
 8000a22:	0324      	lsls	r4, r4, #12
 8000a24:	0005      	movs	r5, r0
 8000a26:	4b7f      	ldr	r3, [pc, #508]	; (8000c24 <__aeabi_dmul+0x360>)
 8000a28:	0b24      	lsrs	r4, r4, #12
 8000a2a:	e7bd      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000a2c:	2480      	movs	r4, #128	; 0x80
 8000a2e:	2200      	movs	r2, #0
 8000a30:	4b7c      	ldr	r3, [pc, #496]	; (8000c24 <__aeabi_dmul+0x360>)
 8000a32:	0324      	lsls	r4, r4, #12
 8000a34:	e7b8      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000a36:	2400      	movs	r4, #0
 8000a38:	2500      	movs	r5, #0
 8000a3a:	4b7a      	ldr	r3, [pc, #488]	; (8000c24 <__aeabi_dmul+0x360>)
 8000a3c:	e7b4      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000a3e:	4653      	mov	r3, sl
 8000a40:	041e      	lsls	r6, r3, #16
 8000a42:	0c36      	lsrs	r6, r6, #16
 8000a44:	0c1f      	lsrs	r7, r3, #16
 8000a46:	0033      	movs	r3, r6
 8000a48:	0c01      	lsrs	r1, r0, #16
 8000a4a:	0400      	lsls	r0, r0, #16
 8000a4c:	0c00      	lsrs	r0, r0, #16
 8000a4e:	4343      	muls	r3, r0
 8000a50:	4698      	mov	r8, r3
 8000a52:	0003      	movs	r3, r0
 8000a54:	437b      	muls	r3, r7
 8000a56:	4699      	mov	r9, r3
 8000a58:	0033      	movs	r3, r6
 8000a5a:	434b      	muls	r3, r1
 8000a5c:	469c      	mov	ip, r3
 8000a5e:	4643      	mov	r3, r8
 8000a60:	000d      	movs	r5, r1
 8000a62:	0c1b      	lsrs	r3, r3, #16
 8000a64:	469a      	mov	sl, r3
 8000a66:	437d      	muls	r5, r7
 8000a68:	44cc      	add	ip, r9
 8000a6a:	44d4      	add	ip, sl
 8000a6c:	9500      	str	r5, [sp, #0]
 8000a6e:	45e1      	cmp	r9, ip
 8000a70:	d904      	bls.n	8000a7c <__aeabi_dmul+0x1b8>
 8000a72:	2380      	movs	r3, #128	; 0x80
 8000a74:	025b      	lsls	r3, r3, #9
 8000a76:	4699      	mov	r9, r3
 8000a78:	444d      	add	r5, r9
 8000a7a:	9500      	str	r5, [sp, #0]
 8000a7c:	4663      	mov	r3, ip
 8000a7e:	0c1b      	lsrs	r3, r3, #16
 8000a80:	001d      	movs	r5, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	041b      	lsls	r3, r3, #16
 8000a86:	469c      	mov	ip, r3
 8000a88:	4643      	mov	r3, r8
 8000a8a:	041b      	lsls	r3, r3, #16
 8000a8c:	0c1b      	lsrs	r3, r3, #16
 8000a8e:	4698      	mov	r8, r3
 8000a90:	4663      	mov	r3, ip
 8000a92:	4443      	add	r3, r8
 8000a94:	9303      	str	r3, [sp, #12]
 8000a96:	0c23      	lsrs	r3, r4, #16
 8000a98:	4698      	mov	r8, r3
 8000a9a:	0033      	movs	r3, r6
 8000a9c:	0424      	lsls	r4, r4, #16
 8000a9e:	0c24      	lsrs	r4, r4, #16
 8000aa0:	4363      	muls	r3, r4
 8000aa2:	469c      	mov	ip, r3
 8000aa4:	0023      	movs	r3, r4
 8000aa6:	437b      	muls	r3, r7
 8000aa8:	4699      	mov	r9, r3
 8000aaa:	4643      	mov	r3, r8
 8000aac:	435e      	muls	r6, r3
 8000aae:	435f      	muls	r7, r3
 8000ab0:	444e      	add	r6, r9
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	46b2      	mov	sl, r6
 8000ab6:	0c1e      	lsrs	r6, r3, #16
 8000ab8:	4456      	add	r6, sl
 8000aba:	45b1      	cmp	r9, r6
 8000abc:	d903      	bls.n	8000ac6 <__aeabi_dmul+0x202>
 8000abe:	2380      	movs	r3, #128	; 0x80
 8000ac0:	025b      	lsls	r3, r3, #9
 8000ac2:	4699      	mov	r9, r3
 8000ac4:	444f      	add	r7, r9
 8000ac6:	0c33      	lsrs	r3, r6, #16
 8000ac8:	4699      	mov	r9, r3
 8000aca:	003b      	movs	r3, r7
 8000acc:	444b      	add	r3, r9
 8000ace:	9305      	str	r3, [sp, #20]
 8000ad0:	4663      	mov	r3, ip
 8000ad2:	46ac      	mov	ip, r5
 8000ad4:	041f      	lsls	r7, r3, #16
 8000ad6:	0c3f      	lsrs	r7, r7, #16
 8000ad8:	0436      	lsls	r6, r6, #16
 8000ada:	19f6      	adds	r6, r6, r7
 8000adc:	44b4      	add	ip, r6
 8000ade:	4663      	mov	r3, ip
 8000ae0:	9304      	str	r3, [sp, #16]
 8000ae2:	465b      	mov	r3, fp
 8000ae4:	0c1b      	lsrs	r3, r3, #16
 8000ae6:	469c      	mov	ip, r3
 8000ae8:	465b      	mov	r3, fp
 8000aea:	041f      	lsls	r7, r3, #16
 8000aec:	0c3f      	lsrs	r7, r7, #16
 8000aee:	003b      	movs	r3, r7
 8000af0:	4343      	muls	r3, r0
 8000af2:	4699      	mov	r9, r3
 8000af4:	4663      	mov	r3, ip
 8000af6:	4343      	muls	r3, r0
 8000af8:	469a      	mov	sl, r3
 8000afa:	464b      	mov	r3, r9
 8000afc:	4660      	mov	r0, ip
 8000afe:	0c1b      	lsrs	r3, r3, #16
 8000b00:	469b      	mov	fp, r3
 8000b02:	4348      	muls	r0, r1
 8000b04:	4379      	muls	r1, r7
 8000b06:	4451      	add	r1, sl
 8000b08:	4459      	add	r1, fp
 8000b0a:	458a      	cmp	sl, r1
 8000b0c:	d903      	bls.n	8000b16 <__aeabi_dmul+0x252>
 8000b0e:	2380      	movs	r3, #128	; 0x80
 8000b10:	025b      	lsls	r3, r3, #9
 8000b12:	469a      	mov	sl, r3
 8000b14:	4450      	add	r0, sl
 8000b16:	0c0b      	lsrs	r3, r1, #16
 8000b18:	469a      	mov	sl, r3
 8000b1a:	464b      	mov	r3, r9
 8000b1c:	041b      	lsls	r3, r3, #16
 8000b1e:	0c1b      	lsrs	r3, r3, #16
 8000b20:	4699      	mov	r9, r3
 8000b22:	003b      	movs	r3, r7
 8000b24:	4363      	muls	r3, r4
 8000b26:	0409      	lsls	r1, r1, #16
 8000b28:	4645      	mov	r5, r8
 8000b2a:	4449      	add	r1, r9
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	4663      	mov	r3, ip
 8000b30:	435c      	muls	r4, r3
 8000b32:	436b      	muls	r3, r5
 8000b34:	469c      	mov	ip, r3
 8000b36:	464b      	mov	r3, r9
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	4698      	mov	r8, r3
 8000b3c:	436f      	muls	r7, r5
 8000b3e:	193f      	adds	r7, r7, r4
 8000b40:	4447      	add	r7, r8
 8000b42:	4450      	add	r0, sl
 8000b44:	42bc      	cmp	r4, r7
 8000b46:	d903      	bls.n	8000b50 <__aeabi_dmul+0x28c>
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	025b      	lsls	r3, r3, #9
 8000b4c:	4698      	mov	r8, r3
 8000b4e:	44c4      	add	ip, r8
 8000b50:	9b04      	ldr	r3, [sp, #16]
 8000b52:	9d00      	ldr	r5, [sp, #0]
 8000b54:	4698      	mov	r8, r3
 8000b56:	4445      	add	r5, r8
 8000b58:	42b5      	cmp	r5, r6
 8000b5a:	41b6      	sbcs	r6, r6
 8000b5c:	4273      	negs	r3, r6
 8000b5e:	4698      	mov	r8, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	041e      	lsls	r6, r3, #16
 8000b64:	9b05      	ldr	r3, [sp, #20]
 8000b66:	043c      	lsls	r4, r7, #16
 8000b68:	4699      	mov	r9, r3
 8000b6a:	0c36      	lsrs	r6, r6, #16
 8000b6c:	19a4      	adds	r4, r4, r6
 8000b6e:	444c      	add	r4, r9
 8000b70:	46a1      	mov	r9, r4
 8000b72:	4683      	mov	fp, r0
 8000b74:	186e      	adds	r6, r5, r1
 8000b76:	44c1      	add	r9, r8
 8000b78:	428e      	cmp	r6, r1
 8000b7a:	4189      	sbcs	r1, r1
 8000b7c:	44cb      	add	fp, r9
 8000b7e:	465d      	mov	r5, fp
 8000b80:	4249      	negs	r1, r1
 8000b82:	186d      	adds	r5, r5, r1
 8000b84:	429c      	cmp	r4, r3
 8000b86:	41a4      	sbcs	r4, r4
 8000b88:	45c1      	cmp	r9, r8
 8000b8a:	419b      	sbcs	r3, r3
 8000b8c:	4583      	cmp	fp, r0
 8000b8e:	4180      	sbcs	r0, r0
 8000b90:	428d      	cmp	r5, r1
 8000b92:	4189      	sbcs	r1, r1
 8000b94:	425b      	negs	r3, r3
 8000b96:	4264      	negs	r4, r4
 8000b98:	431c      	orrs	r4, r3
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	9b03      	ldr	r3, [sp, #12]
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	4301      	orrs	r1, r0
 8000ba2:	0270      	lsls	r0, r6, #9
 8000ba4:	0c3f      	lsrs	r7, r7, #16
 8000ba6:	4318      	orrs	r0, r3
 8000ba8:	19e4      	adds	r4, r4, r7
 8000baa:	1e47      	subs	r7, r0, #1
 8000bac:	41b8      	sbcs	r0, r7
 8000bae:	1864      	adds	r4, r4, r1
 8000bb0:	4464      	add	r4, ip
 8000bb2:	0df6      	lsrs	r6, r6, #23
 8000bb4:	0261      	lsls	r1, r4, #9
 8000bb6:	4330      	orrs	r0, r6
 8000bb8:	0dec      	lsrs	r4, r5, #23
 8000bba:	026e      	lsls	r6, r5, #9
 8000bbc:	430c      	orrs	r4, r1
 8000bbe:	4330      	orrs	r0, r6
 8000bc0:	01c9      	lsls	r1, r1, #7
 8000bc2:	d400      	bmi.n	8000bc6 <__aeabi_dmul+0x302>
 8000bc4:	e0f1      	b.n	8000daa <__aeabi_dmul+0x4e6>
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	0843      	lsrs	r3, r0, #1
 8000bca:	4001      	ands	r1, r0
 8000bcc:	430b      	orrs	r3, r1
 8000bce:	07e0      	lsls	r0, r4, #31
 8000bd0:	4318      	orrs	r0, r3
 8000bd2:	0864      	lsrs	r4, r4, #1
 8000bd4:	4915      	ldr	r1, [pc, #84]	; (8000c2c <__aeabi_dmul+0x368>)
 8000bd6:	9b02      	ldr	r3, [sp, #8]
 8000bd8:	468c      	mov	ip, r1
 8000bda:	4463      	add	r3, ip
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	dc00      	bgt.n	8000be2 <__aeabi_dmul+0x31e>
 8000be0:	e097      	b.n	8000d12 <__aeabi_dmul+0x44e>
 8000be2:	0741      	lsls	r1, r0, #29
 8000be4:	d009      	beq.n	8000bfa <__aeabi_dmul+0x336>
 8000be6:	210f      	movs	r1, #15
 8000be8:	4001      	ands	r1, r0
 8000bea:	2904      	cmp	r1, #4
 8000bec:	d005      	beq.n	8000bfa <__aeabi_dmul+0x336>
 8000bee:	1d01      	adds	r1, r0, #4
 8000bf0:	4281      	cmp	r1, r0
 8000bf2:	4180      	sbcs	r0, r0
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	1824      	adds	r4, r4, r0
 8000bf8:	0008      	movs	r0, r1
 8000bfa:	01e1      	lsls	r1, r4, #7
 8000bfc:	d506      	bpl.n	8000c0c <__aeabi_dmul+0x348>
 8000bfe:	2180      	movs	r1, #128	; 0x80
 8000c00:	00c9      	lsls	r1, r1, #3
 8000c02:	468c      	mov	ip, r1
 8000c04:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <__aeabi_dmul+0x36c>)
 8000c06:	401c      	ands	r4, r3
 8000c08:	9b02      	ldr	r3, [sp, #8]
 8000c0a:	4463      	add	r3, ip
 8000c0c:	4909      	ldr	r1, [pc, #36]	; (8000c34 <__aeabi_dmul+0x370>)
 8000c0e:	428b      	cmp	r3, r1
 8000c10:	dd00      	ble.n	8000c14 <__aeabi_dmul+0x350>
 8000c12:	e710      	b.n	8000a36 <__aeabi_dmul+0x172>
 8000c14:	0761      	lsls	r1, r4, #29
 8000c16:	08c5      	lsrs	r5, r0, #3
 8000c18:	0264      	lsls	r4, r4, #9
 8000c1a:	055b      	lsls	r3, r3, #21
 8000c1c:	430d      	orrs	r5, r1
 8000c1e:	0b24      	lsrs	r4, r4, #12
 8000c20:	0d5b      	lsrs	r3, r3, #21
 8000c22:	e6c1      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000c24:	000007ff 	.word	0x000007ff
 8000c28:	fffffc01 	.word	0xfffffc01
 8000c2c:	000003ff 	.word	0x000003ff
 8000c30:	feffffff 	.word	0xfeffffff
 8000c34:	000007fe 	.word	0x000007fe
 8000c38:	464b      	mov	r3, r9
 8000c3a:	4323      	orrs	r3, r4
 8000c3c:	d059      	beq.n	8000cf2 <__aeabi_dmul+0x42e>
 8000c3e:	2c00      	cmp	r4, #0
 8000c40:	d100      	bne.n	8000c44 <__aeabi_dmul+0x380>
 8000c42:	e0a3      	b.n	8000d8c <__aeabi_dmul+0x4c8>
 8000c44:	0020      	movs	r0, r4
 8000c46:	f000 fdc3 	bl	80017d0 <__clzsi2>
 8000c4a:	0001      	movs	r1, r0
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	390b      	subs	r1, #11
 8000c50:	221d      	movs	r2, #29
 8000c52:	1a52      	subs	r2, r2, r1
 8000c54:	4649      	mov	r1, r9
 8000c56:	0018      	movs	r0, r3
 8000c58:	40d1      	lsrs	r1, r2
 8000c5a:	464a      	mov	r2, r9
 8000c5c:	3808      	subs	r0, #8
 8000c5e:	4082      	lsls	r2, r0
 8000c60:	4084      	lsls	r4, r0
 8000c62:	0010      	movs	r0, r2
 8000c64:	430c      	orrs	r4, r1
 8000c66:	4a74      	ldr	r2, [pc, #464]	; (8000e38 <__aeabi_dmul+0x574>)
 8000c68:	1aeb      	subs	r3, r5, r3
 8000c6a:	4694      	mov	ip, r2
 8000c6c:	4642      	mov	r2, r8
 8000c6e:	4463      	add	r3, ip
 8000c70:	9301      	str	r3, [sp, #4]
 8000c72:	9b01      	ldr	r3, [sp, #4]
 8000c74:	407a      	eors	r2, r7
 8000c76:	3301      	adds	r3, #1
 8000c78:	2100      	movs	r1, #0
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	9302      	str	r3, [sp, #8]
 8000c7e:	2e0a      	cmp	r6, #10
 8000c80:	dd00      	ble.n	8000c84 <__aeabi_dmul+0x3c0>
 8000c82:	e667      	b.n	8000954 <__aeabi_dmul+0x90>
 8000c84:	e683      	b.n	800098e <__aeabi_dmul+0xca>
 8000c86:	465b      	mov	r3, fp
 8000c88:	4303      	orrs	r3, r0
 8000c8a:	469a      	mov	sl, r3
 8000c8c:	d02a      	beq.n	8000ce4 <__aeabi_dmul+0x420>
 8000c8e:	465b      	mov	r3, fp
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d06d      	beq.n	8000d70 <__aeabi_dmul+0x4ac>
 8000c94:	4658      	mov	r0, fp
 8000c96:	f000 fd9b 	bl	80017d0 <__clzsi2>
 8000c9a:	0001      	movs	r1, r0
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	390b      	subs	r1, #11
 8000ca0:	221d      	movs	r2, #29
 8000ca2:	1a52      	subs	r2, r2, r1
 8000ca4:	0021      	movs	r1, r4
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	465d      	mov	r5, fp
 8000caa:	40d1      	lsrs	r1, r2
 8000cac:	3808      	subs	r0, #8
 8000cae:	4085      	lsls	r5, r0
 8000cb0:	000a      	movs	r2, r1
 8000cb2:	4084      	lsls	r4, r0
 8000cb4:	432a      	orrs	r2, r5
 8000cb6:	4693      	mov	fp, r2
 8000cb8:	46a2      	mov	sl, r4
 8000cba:	4d5f      	ldr	r5, [pc, #380]	; (8000e38 <__aeabi_dmul+0x574>)
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	1aed      	subs	r5, r5, r3
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	e625      	b.n	8000912 <__aeabi_dmul+0x4e>
 8000cc6:	465b      	mov	r3, fp
 8000cc8:	4303      	orrs	r3, r0
 8000cca:	469a      	mov	sl, r3
 8000ccc:	d105      	bne.n	8000cda <__aeabi_dmul+0x416>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	469b      	mov	fp, r3
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	2608      	movs	r6, #8
 8000cd6:	9300      	str	r3, [sp, #0]
 8000cd8:	e61b      	b.n	8000912 <__aeabi_dmul+0x4e>
 8000cda:	2303      	movs	r3, #3
 8000cdc:	4682      	mov	sl, r0
 8000cde:	260c      	movs	r6, #12
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	e616      	b.n	8000912 <__aeabi_dmul+0x4e>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	469b      	mov	fp, r3
 8000ce8:	3301      	adds	r3, #1
 8000cea:	2604      	movs	r6, #4
 8000cec:	2500      	movs	r5, #0
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	e60f      	b.n	8000912 <__aeabi_dmul+0x4e>
 8000cf2:	4642      	mov	r2, r8
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	9501      	str	r5, [sp, #4]
 8000cf8:	431e      	orrs	r6, r3
 8000cfa:	9b01      	ldr	r3, [sp, #4]
 8000cfc:	407a      	eors	r2, r7
 8000cfe:	3301      	adds	r3, #1
 8000d00:	2400      	movs	r4, #0
 8000d02:	2000      	movs	r0, #0
 8000d04:	2101      	movs	r1, #1
 8000d06:	b2d2      	uxtb	r2, r2
 8000d08:	9302      	str	r3, [sp, #8]
 8000d0a:	2e0a      	cmp	r6, #10
 8000d0c:	dd00      	ble.n	8000d10 <__aeabi_dmul+0x44c>
 8000d0e:	e621      	b.n	8000954 <__aeabi_dmul+0x90>
 8000d10:	e63d      	b.n	800098e <__aeabi_dmul+0xca>
 8000d12:	2101      	movs	r1, #1
 8000d14:	1ac9      	subs	r1, r1, r3
 8000d16:	2938      	cmp	r1, #56	; 0x38
 8000d18:	dd00      	ble.n	8000d1c <__aeabi_dmul+0x458>
 8000d1a:	e642      	b.n	80009a2 <__aeabi_dmul+0xde>
 8000d1c:	291f      	cmp	r1, #31
 8000d1e:	dd47      	ble.n	8000db0 <__aeabi_dmul+0x4ec>
 8000d20:	261f      	movs	r6, #31
 8000d22:	0025      	movs	r5, r4
 8000d24:	4276      	negs	r6, r6
 8000d26:	1af3      	subs	r3, r6, r3
 8000d28:	40dd      	lsrs	r5, r3
 8000d2a:	002b      	movs	r3, r5
 8000d2c:	2920      	cmp	r1, #32
 8000d2e:	d005      	beq.n	8000d3c <__aeabi_dmul+0x478>
 8000d30:	4942      	ldr	r1, [pc, #264]	; (8000e3c <__aeabi_dmul+0x578>)
 8000d32:	9d02      	ldr	r5, [sp, #8]
 8000d34:	468c      	mov	ip, r1
 8000d36:	4465      	add	r5, ip
 8000d38:	40ac      	lsls	r4, r5
 8000d3a:	4320      	orrs	r0, r4
 8000d3c:	1e41      	subs	r1, r0, #1
 8000d3e:	4188      	sbcs	r0, r1
 8000d40:	4318      	orrs	r0, r3
 8000d42:	2307      	movs	r3, #7
 8000d44:	001d      	movs	r5, r3
 8000d46:	2400      	movs	r4, #0
 8000d48:	4005      	ands	r5, r0
 8000d4a:	4203      	tst	r3, r0
 8000d4c:	d04a      	beq.n	8000de4 <__aeabi_dmul+0x520>
 8000d4e:	230f      	movs	r3, #15
 8000d50:	2400      	movs	r4, #0
 8000d52:	4003      	ands	r3, r0
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	d042      	beq.n	8000dde <__aeabi_dmul+0x51a>
 8000d58:	1d03      	adds	r3, r0, #4
 8000d5a:	4283      	cmp	r3, r0
 8000d5c:	4180      	sbcs	r0, r0
 8000d5e:	4240      	negs	r0, r0
 8000d60:	1824      	adds	r4, r4, r0
 8000d62:	0018      	movs	r0, r3
 8000d64:	0223      	lsls	r3, r4, #8
 8000d66:	d53a      	bpl.n	8000dde <__aeabi_dmul+0x51a>
 8000d68:	2301      	movs	r3, #1
 8000d6a:	2400      	movs	r4, #0
 8000d6c:	2500      	movs	r5, #0
 8000d6e:	e61b      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000d70:	f000 fd2e 	bl	80017d0 <__clzsi2>
 8000d74:	0001      	movs	r1, r0
 8000d76:	0003      	movs	r3, r0
 8000d78:	3115      	adds	r1, #21
 8000d7a:	3320      	adds	r3, #32
 8000d7c:	291c      	cmp	r1, #28
 8000d7e:	dd8f      	ble.n	8000ca0 <__aeabi_dmul+0x3dc>
 8000d80:	3808      	subs	r0, #8
 8000d82:	2200      	movs	r2, #0
 8000d84:	4084      	lsls	r4, r0
 8000d86:	4692      	mov	sl, r2
 8000d88:	46a3      	mov	fp, r4
 8000d8a:	e796      	b.n	8000cba <__aeabi_dmul+0x3f6>
 8000d8c:	f000 fd20 	bl	80017d0 <__clzsi2>
 8000d90:	0001      	movs	r1, r0
 8000d92:	0003      	movs	r3, r0
 8000d94:	3115      	adds	r1, #21
 8000d96:	3320      	adds	r3, #32
 8000d98:	291c      	cmp	r1, #28
 8000d9a:	dc00      	bgt.n	8000d9e <__aeabi_dmul+0x4da>
 8000d9c:	e758      	b.n	8000c50 <__aeabi_dmul+0x38c>
 8000d9e:	0002      	movs	r2, r0
 8000da0:	464c      	mov	r4, r9
 8000da2:	3a08      	subs	r2, #8
 8000da4:	2000      	movs	r0, #0
 8000da6:	4094      	lsls	r4, r2
 8000da8:	e75d      	b.n	8000c66 <__aeabi_dmul+0x3a2>
 8000daa:	9b01      	ldr	r3, [sp, #4]
 8000dac:	9302      	str	r3, [sp, #8]
 8000dae:	e711      	b.n	8000bd4 <__aeabi_dmul+0x310>
 8000db0:	4b23      	ldr	r3, [pc, #140]	; (8000e40 <__aeabi_dmul+0x57c>)
 8000db2:	0026      	movs	r6, r4
 8000db4:	469c      	mov	ip, r3
 8000db6:	0003      	movs	r3, r0
 8000db8:	9d02      	ldr	r5, [sp, #8]
 8000dba:	40cb      	lsrs	r3, r1
 8000dbc:	4465      	add	r5, ip
 8000dbe:	40ae      	lsls	r6, r5
 8000dc0:	431e      	orrs	r6, r3
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	40ab      	lsls	r3, r5
 8000dc6:	1e58      	subs	r0, r3, #1
 8000dc8:	4183      	sbcs	r3, r0
 8000dca:	0030      	movs	r0, r6
 8000dcc:	4318      	orrs	r0, r3
 8000dce:	40cc      	lsrs	r4, r1
 8000dd0:	0743      	lsls	r3, r0, #29
 8000dd2:	d0c7      	beq.n	8000d64 <__aeabi_dmul+0x4a0>
 8000dd4:	230f      	movs	r3, #15
 8000dd6:	4003      	ands	r3, r0
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d1bd      	bne.n	8000d58 <__aeabi_dmul+0x494>
 8000ddc:	e7c2      	b.n	8000d64 <__aeabi_dmul+0x4a0>
 8000dde:	0765      	lsls	r5, r4, #29
 8000de0:	0264      	lsls	r4, r4, #9
 8000de2:	0b24      	lsrs	r4, r4, #12
 8000de4:	08c0      	lsrs	r0, r0, #3
 8000de6:	2300      	movs	r3, #0
 8000de8:	4305      	orrs	r5, r0
 8000dea:	e5dd      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000dec:	2500      	movs	r5, #0
 8000dee:	2302      	movs	r3, #2
 8000df0:	2e0f      	cmp	r6, #15
 8000df2:	d10c      	bne.n	8000e0e <__aeabi_dmul+0x54a>
 8000df4:	2480      	movs	r4, #128	; 0x80
 8000df6:	465b      	mov	r3, fp
 8000df8:	0324      	lsls	r4, r4, #12
 8000dfa:	4223      	tst	r3, r4
 8000dfc:	d00e      	beq.n	8000e1c <__aeabi_dmul+0x558>
 8000dfe:	4221      	tst	r1, r4
 8000e00:	d10c      	bne.n	8000e1c <__aeabi_dmul+0x558>
 8000e02:	430c      	orrs	r4, r1
 8000e04:	0324      	lsls	r4, r4, #12
 8000e06:	003a      	movs	r2, r7
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <__aeabi_dmul+0x580>)
 8000e0a:	0b24      	lsrs	r4, r4, #12
 8000e0c:	e5cc      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000e0e:	2e0b      	cmp	r6, #11
 8000e10:	d000      	beq.n	8000e14 <__aeabi_dmul+0x550>
 8000e12:	e5a2      	b.n	800095a <__aeabi_dmul+0x96>
 8000e14:	468b      	mov	fp, r1
 8000e16:	46aa      	mov	sl, r5
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	e5f7      	b.n	8000a0c <__aeabi_dmul+0x148>
 8000e1c:	2480      	movs	r4, #128	; 0x80
 8000e1e:	465b      	mov	r3, fp
 8000e20:	0324      	lsls	r4, r4, #12
 8000e22:	431c      	orrs	r4, r3
 8000e24:	0324      	lsls	r4, r4, #12
 8000e26:	4642      	mov	r2, r8
 8000e28:	4655      	mov	r5, sl
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <__aeabi_dmul+0x580>)
 8000e2c:	0b24      	lsrs	r4, r4, #12
 8000e2e:	e5bb      	b.n	80009a8 <__aeabi_dmul+0xe4>
 8000e30:	464d      	mov	r5, r9
 8000e32:	0021      	movs	r1, r4
 8000e34:	2303      	movs	r3, #3
 8000e36:	e7db      	b.n	8000df0 <__aeabi_dmul+0x52c>
 8000e38:	fffffc0d 	.word	0xfffffc0d
 8000e3c:	0000043e 	.word	0x0000043e
 8000e40:	0000041e 	.word	0x0000041e
 8000e44:	000007ff 	.word	0x000007ff

08000e48 <__aeabi_dsub>:
 8000e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4a:	4657      	mov	r7, sl
 8000e4c:	464e      	mov	r6, r9
 8000e4e:	4645      	mov	r5, r8
 8000e50:	46de      	mov	lr, fp
 8000e52:	b5e0      	push	{r5, r6, r7, lr}
 8000e54:	000d      	movs	r5, r1
 8000e56:	0004      	movs	r4, r0
 8000e58:	0019      	movs	r1, r3
 8000e5a:	0010      	movs	r0, r2
 8000e5c:	032b      	lsls	r3, r5, #12
 8000e5e:	0a5b      	lsrs	r3, r3, #9
 8000e60:	0f62      	lsrs	r2, r4, #29
 8000e62:	431a      	orrs	r2, r3
 8000e64:	00e3      	lsls	r3, r4, #3
 8000e66:	030c      	lsls	r4, r1, #12
 8000e68:	0a64      	lsrs	r4, r4, #9
 8000e6a:	0f47      	lsrs	r7, r0, #29
 8000e6c:	4327      	orrs	r7, r4
 8000e6e:	4cd0      	ldr	r4, [pc, #832]	; (80011b0 <__aeabi_dsub+0x368>)
 8000e70:	006e      	lsls	r6, r5, #1
 8000e72:	4691      	mov	r9, r2
 8000e74:	b083      	sub	sp, #12
 8000e76:	004a      	lsls	r2, r1, #1
 8000e78:	00c0      	lsls	r0, r0, #3
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	46a2      	mov	sl, r4
 8000e7e:	0d76      	lsrs	r6, r6, #21
 8000e80:	0fed      	lsrs	r5, r5, #31
 8000e82:	0d52      	lsrs	r2, r2, #21
 8000e84:	0fc9      	lsrs	r1, r1, #31
 8000e86:	9001      	str	r0, [sp, #4]
 8000e88:	42a2      	cmp	r2, r4
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_dsub+0x46>
 8000e8c:	e0b9      	b.n	8001002 <__aeabi_dsub+0x1ba>
 8000e8e:	2401      	movs	r4, #1
 8000e90:	4061      	eors	r1, r4
 8000e92:	468b      	mov	fp, r1
 8000e94:	428d      	cmp	r5, r1
 8000e96:	d100      	bne.n	8000e9a <__aeabi_dsub+0x52>
 8000e98:	e08d      	b.n	8000fb6 <__aeabi_dsub+0x16e>
 8000e9a:	1ab4      	subs	r4, r6, r2
 8000e9c:	46a4      	mov	ip, r4
 8000e9e:	2c00      	cmp	r4, #0
 8000ea0:	dc00      	bgt.n	8000ea4 <__aeabi_dsub+0x5c>
 8000ea2:	e0b7      	b.n	8001014 <__aeabi_dsub+0x1cc>
 8000ea4:	2a00      	cmp	r2, #0
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_dsub+0x62>
 8000ea8:	e0cb      	b.n	8001042 <__aeabi_dsub+0x1fa>
 8000eaa:	4ac1      	ldr	r2, [pc, #772]	; (80011b0 <__aeabi_dsub+0x368>)
 8000eac:	4296      	cmp	r6, r2
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_dsub+0x6a>
 8000eb0:	e186      	b.n	80011c0 <__aeabi_dsub+0x378>
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	0412      	lsls	r2, r2, #16
 8000eb6:	4317      	orrs	r7, r2
 8000eb8:	4662      	mov	r2, ip
 8000eba:	2a38      	cmp	r2, #56	; 0x38
 8000ebc:	dd00      	ble.n	8000ec0 <__aeabi_dsub+0x78>
 8000ebe:	e1a4      	b.n	800120a <__aeabi_dsub+0x3c2>
 8000ec0:	2a1f      	cmp	r2, #31
 8000ec2:	dd00      	ble.n	8000ec6 <__aeabi_dsub+0x7e>
 8000ec4:	e21d      	b.n	8001302 <__aeabi_dsub+0x4ba>
 8000ec6:	4661      	mov	r1, ip
 8000ec8:	2220      	movs	r2, #32
 8000eca:	003c      	movs	r4, r7
 8000ecc:	1a52      	subs	r2, r2, r1
 8000ece:	0001      	movs	r1, r0
 8000ed0:	4090      	lsls	r0, r2
 8000ed2:	4094      	lsls	r4, r2
 8000ed4:	1e42      	subs	r2, r0, #1
 8000ed6:	4190      	sbcs	r0, r2
 8000ed8:	4662      	mov	r2, ip
 8000eda:	46a0      	mov	r8, r4
 8000edc:	4664      	mov	r4, ip
 8000ede:	40d7      	lsrs	r7, r2
 8000ee0:	464a      	mov	r2, r9
 8000ee2:	40e1      	lsrs	r1, r4
 8000ee4:	4644      	mov	r4, r8
 8000ee6:	1bd2      	subs	r2, r2, r7
 8000ee8:	4691      	mov	r9, r2
 8000eea:	430c      	orrs	r4, r1
 8000eec:	4304      	orrs	r4, r0
 8000eee:	1b1c      	subs	r4, r3, r4
 8000ef0:	42a3      	cmp	r3, r4
 8000ef2:	4192      	sbcs	r2, r2
 8000ef4:	464b      	mov	r3, r9
 8000ef6:	4252      	negs	r2, r2
 8000ef8:	1a9b      	subs	r3, r3, r2
 8000efa:	469a      	mov	sl, r3
 8000efc:	4653      	mov	r3, sl
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	d400      	bmi.n	8000f04 <__aeabi_dsub+0xbc>
 8000f02:	e12b      	b.n	800115c <__aeabi_dsub+0x314>
 8000f04:	4653      	mov	r3, sl
 8000f06:	025a      	lsls	r2, r3, #9
 8000f08:	0a53      	lsrs	r3, r2, #9
 8000f0a:	469a      	mov	sl, r3
 8000f0c:	4653      	mov	r3, sl
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d100      	bne.n	8000f14 <__aeabi_dsub+0xcc>
 8000f12:	e166      	b.n	80011e2 <__aeabi_dsub+0x39a>
 8000f14:	4650      	mov	r0, sl
 8000f16:	f000 fc5b 	bl	80017d0 <__clzsi2>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	3b08      	subs	r3, #8
 8000f1e:	2220      	movs	r2, #32
 8000f20:	0020      	movs	r0, r4
 8000f22:	1ad2      	subs	r2, r2, r3
 8000f24:	4651      	mov	r1, sl
 8000f26:	40d0      	lsrs	r0, r2
 8000f28:	4099      	lsls	r1, r3
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	409c      	lsls	r4, r3
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	429e      	cmp	r6, r3
 8000f32:	dd00      	ble.n	8000f36 <__aeabi_dsub+0xee>
 8000f34:	e164      	b.n	8001200 <__aeabi_dsub+0x3b8>
 8000f36:	1b9b      	subs	r3, r3, r6
 8000f38:	1c59      	adds	r1, r3, #1
 8000f3a:	291f      	cmp	r1, #31
 8000f3c:	dd00      	ble.n	8000f40 <__aeabi_dsub+0xf8>
 8000f3e:	e0fe      	b.n	800113e <__aeabi_dsub+0x2f6>
 8000f40:	2320      	movs	r3, #32
 8000f42:	0010      	movs	r0, r2
 8000f44:	0026      	movs	r6, r4
 8000f46:	1a5b      	subs	r3, r3, r1
 8000f48:	409c      	lsls	r4, r3
 8000f4a:	4098      	lsls	r0, r3
 8000f4c:	40ce      	lsrs	r6, r1
 8000f4e:	40ca      	lsrs	r2, r1
 8000f50:	1e63      	subs	r3, r4, #1
 8000f52:	419c      	sbcs	r4, r3
 8000f54:	4330      	orrs	r0, r6
 8000f56:	4692      	mov	sl, r2
 8000f58:	2600      	movs	r6, #0
 8000f5a:	4304      	orrs	r4, r0
 8000f5c:	0763      	lsls	r3, r4, #29
 8000f5e:	d009      	beq.n	8000f74 <__aeabi_dsub+0x12c>
 8000f60:	230f      	movs	r3, #15
 8000f62:	4023      	ands	r3, r4
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d005      	beq.n	8000f74 <__aeabi_dsub+0x12c>
 8000f68:	1d23      	adds	r3, r4, #4
 8000f6a:	42a3      	cmp	r3, r4
 8000f6c:	41a4      	sbcs	r4, r4
 8000f6e:	4264      	negs	r4, r4
 8000f70:	44a2      	add	sl, r4
 8000f72:	001c      	movs	r4, r3
 8000f74:	4653      	mov	r3, sl
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	d400      	bmi.n	8000f7c <__aeabi_dsub+0x134>
 8000f7a:	e0f2      	b.n	8001162 <__aeabi_dsub+0x31a>
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <__aeabi_dsub+0x368>)
 8000f7e:	3601      	adds	r6, #1
 8000f80:	429e      	cmp	r6, r3
 8000f82:	d100      	bne.n	8000f86 <__aeabi_dsub+0x13e>
 8000f84:	e10f      	b.n	80011a6 <__aeabi_dsub+0x35e>
 8000f86:	4653      	mov	r3, sl
 8000f88:	498a      	ldr	r1, [pc, #552]	; (80011b4 <__aeabi_dsub+0x36c>)
 8000f8a:	08e4      	lsrs	r4, r4, #3
 8000f8c:	400b      	ands	r3, r1
 8000f8e:	0019      	movs	r1, r3
 8000f90:	075b      	lsls	r3, r3, #29
 8000f92:	4323      	orrs	r3, r4
 8000f94:	0572      	lsls	r2, r6, #21
 8000f96:	024c      	lsls	r4, r1, #9
 8000f98:	0b24      	lsrs	r4, r4, #12
 8000f9a:	0d52      	lsrs	r2, r2, #21
 8000f9c:	0512      	lsls	r2, r2, #20
 8000f9e:	4322      	orrs	r2, r4
 8000fa0:	07ed      	lsls	r5, r5, #31
 8000fa2:	432a      	orrs	r2, r5
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	b003      	add	sp, #12
 8000faa:	bcf0      	pop	{r4, r5, r6, r7}
 8000fac:	46bb      	mov	fp, r7
 8000fae:	46b2      	mov	sl, r6
 8000fb0:	46a9      	mov	r9, r5
 8000fb2:	46a0      	mov	r8, r4
 8000fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb6:	1ab4      	subs	r4, r6, r2
 8000fb8:	46a4      	mov	ip, r4
 8000fba:	2c00      	cmp	r4, #0
 8000fbc:	dd59      	ble.n	8001072 <__aeabi_dsub+0x22a>
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_dsub+0x17c>
 8000fc2:	e0b0      	b.n	8001126 <__aeabi_dsub+0x2de>
 8000fc4:	4556      	cmp	r6, sl
 8000fc6:	d100      	bne.n	8000fca <__aeabi_dsub+0x182>
 8000fc8:	e0fa      	b.n	80011c0 <__aeabi_dsub+0x378>
 8000fca:	2280      	movs	r2, #128	; 0x80
 8000fcc:	0412      	lsls	r2, r2, #16
 8000fce:	4317      	orrs	r7, r2
 8000fd0:	4662      	mov	r2, ip
 8000fd2:	2a38      	cmp	r2, #56	; 0x38
 8000fd4:	dd00      	ble.n	8000fd8 <__aeabi_dsub+0x190>
 8000fd6:	e0d4      	b.n	8001182 <__aeabi_dsub+0x33a>
 8000fd8:	2a1f      	cmp	r2, #31
 8000fda:	dc00      	bgt.n	8000fde <__aeabi_dsub+0x196>
 8000fdc:	e1c0      	b.n	8001360 <__aeabi_dsub+0x518>
 8000fde:	0039      	movs	r1, r7
 8000fe0:	3a20      	subs	r2, #32
 8000fe2:	40d1      	lsrs	r1, r2
 8000fe4:	4662      	mov	r2, ip
 8000fe6:	2a20      	cmp	r2, #32
 8000fe8:	d006      	beq.n	8000ff8 <__aeabi_dsub+0x1b0>
 8000fea:	4664      	mov	r4, ip
 8000fec:	2240      	movs	r2, #64	; 0x40
 8000fee:	1b12      	subs	r2, r2, r4
 8000ff0:	003c      	movs	r4, r7
 8000ff2:	4094      	lsls	r4, r2
 8000ff4:	4304      	orrs	r4, r0
 8000ff6:	9401      	str	r4, [sp, #4]
 8000ff8:	9c01      	ldr	r4, [sp, #4]
 8000ffa:	1e62      	subs	r2, r4, #1
 8000ffc:	4194      	sbcs	r4, r2
 8000ffe:	430c      	orrs	r4, r1
 8001000:	e0c3      	b.n	800118a <__aeabi_dsub+0x342>
 8001002:	003c      	movs	r4, r7
 8001004:	4304      	orrs	r4, r0
 8001006:	d02b      	beq.n	8001060 <__aeabi_dsub+0x218>
 8001008:	468b      	mov	fp, r1
 800100a:	428d      	cmp	r5, r1
 800100c:	d02e      	beq.n	800106c <__aeabi_dsub+0x224>
 800100e:	4c6a      	ldr	r4, [pc, #424]	; (80011b8 <__aeabi_dsub+0x370>)
 8001010:	46a4      	mov	ip, r4
 8001012:	44b4      	add	ip, r6
 8001014:	4664      	mov	r4, ip
 8001016:	2c00      	cmp	r4, #0
 8001018:	d05f      	beq.n	80010da <__aeabi_dsub+0x292>
 800101a:	1b94      	subs	r4, r2, r6
 800101c:	46a4      	mov	ip, r4
 800101e:	2e00      	cmp	r6, #0
 8001020:	d000      	beq.n	8001024 <__aeabi_dsub+0x1dc>
 8001022:	e120      	b.n	8001266 <__aeabi_dsub+0x41e>
 8001024:	464c      	mov	r4, r9
 8001026:	431c      	orrs	r4, r3
 8001028:	d100      	bne.n	800102c <__aeabi_dsub+0x1e4>
 800102a:	e1c7      	b.n	80013bc <__aeabi_dsub+0x574>
 800102c:	4661      	mov	r1, ip
 800102e:	1e4c      	subs	r4, r1, #1
 8001030:	2901      	cmp	r1, #1
 8001032:	d100      	bne.n	8001036 <__aeabi_dsub+0x1ee>
 8001034:	e223      	b.n	800147e <__aeabi_dsub+0x636>
 8001036:	4d5e      	ldr	r5, [pc, #376]	; (80011b0 <__aeabi_dsub+0x368>)
 8001038:	45ac      	cmp	ip, r5
 800103a:	d100      	bne.n	800103e <__aeabi_dsub+0x1f6>
 800103c:	e1d8      	b.n	80013f0 <__aeabi_dsub+0x5a8>
 800103e:	46a4      	mov	ip, r4
 8001040:	e11a      	b.n	8001278 <__aeabi_dsub+0x430>
 8001042:	003a      	movs	r2, r7
 8001044:	4302      	orrs	r2, r0
 8001046:	d100      	bne.n	800104a <__aeabi_dsub+0x202>
 8001048:	e0e4      	b.n	8001214 <__aeabi_dsub+0x3cc>
 800104a:	0022      	movs	r2, r4
 800104c:	3a01      	subs	r2, #1
 800104e:	2c01      	cmp	r4, #1
 8001050:	d100      	bne.n	8001054 <__aeabi_dsub+0x20c>
 8001052:	e1c3      	b.n	80013dc <__aeabi_dsub+0x594>
 8001054:	4956      	ldr	r1, [pc, #344]	; (80011b0 <__aeabi_dsub+0x368>)
 8001056:	428c      	cmp	r4, r1
 8001058:	d100      	bne.n	800105c <__aeabi_dsub+0x214>
 800105a:	e0b1      	b.n	80011c0 <__aeabi_dsub+0x378>
 800105c:	4694      	mov	ip, r2
 800105e:	e72b      	b.n	8000eb8 <__aeabi_dsub+0x70>
 8001060:	2401      	movs	r4, #1
 8001062:	4061      	eors	r1, r4
 8001064:	468b      	mov	fp, r1
 8001066:	428d      	cmp	r5, r1
 8001068:	d000      	beq.n	800106c <__aeabi_dsub+0x224>
 800106a:	e716      	b.n	8000e9a <__aeabi_dsub+0x52>
 800106c:	4952      	ldr	r1, [pc, #328]	; (80011b8 <__aeabi_dsub+0x370>)
 800106e:	468c      	mov	ip, r1
 8001070:	44b4      	add	ip, r6
 8001072:	4664      	mov	r4, ip
 8001074:	2c00      	cmp	r4, #0
 8001076:	d100      	bne.n	800107a <__aeabi_dsub+0x232>
 8001078:	e0d3      	b.n	8001222 <__aeabi_dsub+0x3da>
 800107a:	1b91      	subs	r1, r2, r6
 800107c:	468c      	mov	ip, r1
 800107e:	2e00      	cmp	r6, #0
 8001080:	d100      	bne.n	8001084 <__aeabi_dsub+0x23c>
 8001082:	e15e      	b.n	8001342 <__aeabi_dsub+0x4fa>
 8001084:	494a      	ldr	r1, [pc, #296]	; (80011b0 <__aeabi_dsub+0x368>)
 8001086:	428a      	cmp	r2, r1
 8001088:	d100      	bne.n	800108c <__aeabi_dsub+0x244>
 800108a:	e1be      	b.n	800140a <__aeabi_dsub+0x5c2>
 800108c:	2180      	movs	r1, #128	; 0x80
 800108e:	464c      	mov	r4, r9
 8001090:	0409      	lsls	r1, r1, #16
 8001092:	430c      	orrs	r4, r1
 8001094:	46a1      	mov	r9, r4
 8001096:	4661      	mov	r1, ip
 8001098:	2938      	cmp	r1, #56	; 0x38
 800109a:	dd00      	ble.n	800109e <__aeabi_dsub+0x256>
 800109c:	e1ba      	b.n	8001414 <__aeabi_dsub+0x5cc>
 800109e:	291f      	cmp	r1, #31
 80010a0:	dd00      	ble.n	80010a4 <__aeabi_dsub+0x25c>
 80010a2:	e227      	b.n	80014f4 <__aeabi_dsub+0x6ac>
 80010a4:	2420      	movs	r4, #32
 80010a6:	1a64      	subs	r4, r4, r1
 80010a8:	4649      	mov	r1, r9
 80010aa:	40a1      	lsls	r1, r4
 80010ac:	001e      	movs	r6, r3
 80010ae:	4688      	mov	r8, r1
 80010b0:	4661      	mov	r1, ip
 80010b2:	40a3      	lsls	r3, r4
 80010b4:	40ce      	lsrs	r6, r1
 80010b6:	4641      	mov	r1, r8
 80010b8:	1e5c      	subs	r4, r3, #1
 80010ba:	41a3      	sbcs	r3, r4
 80010bc:	4331      	orrs	r1, r6
 80010be:	4319      	orrs	r1, r3
 80010c0:	000c      	movs	r4, r1
 80010c2:	4663      	mov	r3, ip
 80010c4:	4649      	mov	r1, r9
 80010c6:	40d9      	lsrs	r1, r3
 80010c8:	187f      	adds	r7, r7, r1
 80010ca:	1824      	adds	r4, r4, r0
 80010cc:	4284      	cmp	r4, r0
 80010ce:	419b      	sbcs	r3, r3
 80010d0:	425b      	negs	r3, r3
 80010d2:	469a      	mov	sl, r3
 80010d4:	0016      	movs	r6, r2
 80010d6:	44ba      	add	sl, r7
 80010d8:	e05d      	b.n	8001196 <__aeabi_dsub+0x34e>
 80010da:	4c38      	ldr	r4, [pc, #224]	; (80011bc <__aeabi_dsub+0x374>)
 80010dc:	1c72      	adds	r2, r6, #1
 80010de:	4222      	tst	r2, r4
 80010e0:	d000      	beq.n	80010e4 <__aeabi_dsub+0x29c>
 80010e2:	e0df      	b.n	80012a4 <__aeabi_dsub+0x45c>
 80010e4:	464a      	mov	r2, r9
 80010e6:	431a      	orrs	r2, r3
 80010e8:	2e00      	cmp	r6, #0
 80010ea:	d000      	beq.n	80010ee <__aeabi_dsub+0x2a6>
 80010ec:	e15c      	b.n	80013a8 <__aeabi_dsub+0x560>
 80010ee:	2a00      	cmp	r2, #0
 80010f0:	d100      	bne.n	80010f4 <__aeabi_dsub+0x2ac>
 80010f2:	e1cf      	b.n	8001494 <__aeabi_dsub+0x64c>
 80010f4:	003a      	movs	r2, r7
 80010f6:	4302      	orrs	r2, r0
 80010f8:	d100      	bne.n	80010fc <__aeabi_dsub+0x2b4>
 80010fa:	e17f      	b.n	80013fc <__aeabi_dsub+0x5b4>
 80010fc:	1a1c      	subs	r4, r3, r0
 80010fe:	464a      	mov	r2, r9
 8001100:	42a3      	cmp	r3, r4
 8001102:	4189      	sbcs	r1, r1
 8001104:	1bd2      	subs	r2, r2, r7
 8001106:	4249      	negs	r1, r1
 8001108:	1a52      	subs	r2, r2, r1
 800110a:	4692      	mov	sl, r2
 800110c:	0212      	lsls	r2, r2, #8
 800110e:	d400      	bmi.n	8001112 <__aeabi_dsub+0x2ca>
 8001110:	e20a      	b.n	8001528 <__aeabi_dsub+0x6e0>
 8001112:	1ac4      	subs	r4, r0, r3
 8001114:	42a0      	cmp	r0, r4
 8001116:	4180      	sbcs	r0, r0
 8001118:	464b      	mov	r3, r9
 800111a:	4240      	negs	r0, r0
 800111c:	1aff      	subs	r7, r7, r3
 800111e:	1a3b      	subs	r3, r7, r0
 8001120:	469a      	mov	sl, r3
 8001122:	465d      	mov	r5, fp
 8001124:	e71a      	b.n	8000f5c <__aeabi_dsub+0x114>
 8001126:	003a      	movs	r2, r7
 8001128:	4302      	orrs	r2, r0
 800112a:	d073      	beq.n	8001214 <__aeabi_dsub+0x3cc>
 800112c:	0022      	movs	r2, r4
 800112e:	3a01      	subs	r2, #1
 8001130:	2c01      	cmp	r4, #1
 8001132:	d100      	bne.n	8001136 <__aeabi_dsub+0x2ee>
 8001134:	e0cb      	b.n	80012ce <__aeabi_dsub+0x486>
 8001136:	4554      	cmp	r4, sl
 8001138:	d042      	beq.n	80011c0 <__aeabi_dsub+0x378>
 800113a:	4694      	mov	ip, r2
 800113c:	e748      	b.n	8000fd0 <__aeabi_dsub+0x188>
 800113e:	0010      	movs	r0, r2
 8001140:	3b1f      	subs	r3, #31
 8001142:	40d8      	lsrs	r0, r3
 8001144:	2920      	cmp	r1, #32
 8001146:	d003      	beq.n	8001150 <__aeabi_dsub+0x308>
 8001148:	2340      	movs	r3, #64	; 0x40
 800114a:	1a5b      	subs	r3, r3, r1
 800114c:	409a      	lsls	r2, r3
 800114e:	4314      	orrs	r4, r2
 8001150:	1e63      	subs	r3, r4, #1
 8001152:	419c      	sbcs	r4, r3
 8001154:	2300      	movs	r3, #0
 8001156:	2600      	movs	r6, #0
 8001158:	469a      	mov	sl, r3
 800115a:	4304      	orrs	r4, r0
 800115c:	0763      	lsls	r3, r4, #29
 800115e:	d000      	beq.n	8001162 <__aeabi_dsub+0x31a>
 8001160:	e6fe      	b.n	8000f60 <__aeabi_dsub+0x118>
 8001162:	4652      	mov	r2, sl
 8001164:	08e3      	lsrs	r3, r4, #3
 8001166:	0752      	lsls	r2, r2, #29
 8001168:	4313      	orrs	r3, r2
 800116a:	4652      	mov	r2, sl
 800116c:	46b4      	mov	ip, r6
 800116e:	08d2      	lsrs	r2, r2, #3
 8001170:	490f      	ldr	r1, [pc, #60]	; (80011b0 <__aeabi_dsub+0x368>)
 8001172:	458c      	cmp	ip, r1
 8001174:	d02a      	beq.n	80011cc <__aeabi_dsub+0x384>
 8001176:	0312      	lsls	r2, r2, #12
 8001178:	0b14      	lsrs	r4, r2, #12
 800117a:	4662      	mov	r2, ip
 800117c:	0552      	lsls	r2, r2, #21
 800117e:	0d52      	lsrs	r2, r2, #21
 8001180:	e70c      	b.n	8000f9c <__aeabi_dsub+0x154>
 8001182:	003c      	movs	r4, r7
 8001184:	4304      	orrs	r4, r0
 8001186:	1e62      	subs	r2, r4, #1
 8001188:	4194      	sbcs	r4, r2
 800118a:	18e4      	adds	r4, r4, r3
 800118c:	429c      	cmp	r4, r3
 800118e:	4192      	sbcs	r2, r2
 8001190:	4252      	negs	r2, r2
 8001192:	444a      	add	r2, r9
 8001194:	4692      	mov	sl, r2
 8001196:	4653      	mov	r3, sl
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	d5df      	bpl.n	800115c <__aeabi_dsub+0x314>
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <__aeabi_dsub+0x368>)
 800119e:	3601      	adds	r6, #1
 80011a0:	429e      	cmp	r6, r3
 80011a2:	d000      	beq.n	80011a6 <__aeabi_dsub+0x35e>
 80011a4:	e0a0      	b.n	80012e8 <__aeabi_dsub+0x4a0>
 80011a6:	0032      	movs	r2, r6
 80011a8:	2400      	movs	r4, #0
 80011aa:	2300      	movs	r3, #0
 80011ac:	e6f6      	b.n	8000f9c <__aeabi_dsub+0x154>
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	000007ff 	.word	0x000007ff
 80011b4:	ff7fffff 	.word	0xff7fffff
 80011b8:	fffff801 	.word	0xfffff801
 80011bc:	000007fe 	.word	0x000007fe
 80011c0:	08db      	lsrs	r3, r3, #3
 80011c2:	464a      	mov	r2, r9
 80011c4:	0752      	lsls	r2, r2, #29
 80011c6:	4313      	orrs	r3, r2
 80011c8:	464a      	mov	r2, r9
 80011ca:	08d2      	lsrs	r2, r2, #3
 80011cc:	0019      	movs	r1, r3
 80011ce:	4311      	orrs	r1, r2
 80011d0:	d100      	bne.n	80011d4 <__aeabi_dsub+0x38c>
 80011d2:	e1b5      	b.n	8001540 <__aeabi_dsub+0x6f8>
 80011d4:	2480      	movs	r4, #128	; 0x80
 80011d6:	0324      	lsls	r4, r4, #12
 80011d8:	4314      	orrs	r4, r2
 80011da:	0324      	lsls	r4, r4, #12
 80011dc:	4ad5      	ldr	r2, [pc, #852]	; (8001534 <__aeabi_dsub+0x6ec>)
 80011de:	0b24      	lsrs	r4, r4, #12
 80011e0:	e6dc      	b.n	8000f9c <__aeabi_dsub+0x154>
 80011e2:	0020      	movs	r0, r4
 80011e4:	f000 faf4 	bl	80017d0 <__clzsi2>
 80011e8:	0003      	movs	r3, r0
 80011ea:	3318      	adds	r3, #24
 80011ec:	2b1f      	cmp	r3, #31
 80011ee:	dc00      	bgt.n	80011f2 <__aeabi_dsub+0x3aa>
 80011f0:	e695      	b.n	8000f1e <__aeabi_dsub+0xd6>
 80011f2:	0022      	movs	r2, r4
 80011f4:	3808      	subs	r0, #8
 80011f6:	4082      	lsls	r2, r0
 80011f8:	2400      	movs	r4, #0
 80011fa:	429e      	cmp	r6, r3
 80011fc:	dc00      	bgt.n	8001200 <__aeabi_dsub+0x3b8>
 80011fe:	e69a      	b.n	8000f36 <__aeabi_dsub+0xee>
 8001200:	1af6      	subs	r6, r6, r3
 8001202:	4bcd      	ldr	r3, [pc, #820]	; (8001538 <__aeabi_dsub+0x6f0>)
 8001204:	401a      	ands	r2, r3
 8001206:	4692      	mov	sl, r2
 8001208:	e6a8      	b.n	8000f5c <__aeabi_dsub+0x114>
 800120a:	003c      	movs	r4, r7
 800120c:	4304      	orrs	r4, r0
 800120e:	1e62      	subs	r2, r4, #1
 8001210:	4194      	sbcs	r4, r2
 8001212:	e66c      	b.n	8000eee <__aeabi_dsub+0xa6>
 8001214:	464a      	mov	r2, r9
 8001216:	08db      	lsrs	r3, r3, #3
 8001218:	0752      	lsls	r2, r2, #29
 800121a:	4313      	orrs	r3, r2
 800121c:	464a      	mov	r2, r9
 800121e:	08d2      	lsrs	r2, r2, #3
 8001220:	e7a6      	b.n	8001170 <__aeabi_dsub+0x328>
 8001222:	4cc6      	ldr	r4, [pc, #792]	; (800153c <__aeabi_dsub+0x6f4>)
 8001224:	1c72      	adds	r2, r6, #1
 8001226:	4222      	tst	r2, r4
 8001228:	d000      	beq.n	800122c <__aeabi_dsub+0x3e4>
 800122a:	e0ac      	b.n	8001386 <__aeabi_dsub+0x53e>
 800122c:	464a      	mov	r2, r9
 800122e:	431a      	orrs	r2, r3
 8001230:	2e00      	cmp	r6, #0
 8001232:	d000      	beq.n	8001236 <__aeabi_dsub+0x3ee>
 8001234:	e105      	b.n	8001442 <__aeabi_dsub+0x5fa>
 8001236:	2a00      	cmp	r2, #0
 8001238:	d100      	bne.n	800123c <__aeabi_dsub+0x3f4>
 800123a:	e156      	b.n	80014ea <__aeabi_dsub+0x6a2>
 800123c:	003a      	movs	r2, r7
 800123e:	4302      	orrs	r2, r0
 8001240:	d100      	bne.n	8001244 <__aeabi_dsub+0x3fc>
 8001242:	e0db      	b.n	80013fc <__aeabi_dsub+0x5b4>
 8001244:	181c      	adds	r4, r3, r0
 8001246:	429c      	cmp	r4, r3
 8001248:	419b      	sbcs	r3, r3
 800124a:	444f      	add	r7, r9
 800124c:	46ba      	mov	sl, r7
 800124e:	425b      	negs	r3, r3
 8001250:	449a      	add	sl, r3
 8001252:	4653      	mov	r3, sl
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	d400      	bmi.n	800125a <__aeabi_dsub+0x412>
 8001258:	e780      	b.n	800115c <__aeabi_dsub+0x314>
 800125a:	4652      	mov	r2, sl
 800125c:	4bb6      	ldr	r3, [pc, #728]	; (8001538 <__aeabi_dsub+0x6f0>)
 800125e:	2601      	movs	r6, #1
 8001260:	401a      	ands	r2, r3
 8001262:	4692      	mov	sl, r2
 8001264:	e77a      	b.n	800115c <__aeabi_dsub+0x314>
 8001266:	4cb3      	ldr	r4, [pc, #716]	; (8001534 <__aeabi_dsub+0x6ec>)
 8001268:	42a2      	cmp	r2, r4
 800126a:	d100      	bne.n	800126e <__aeabi_dsub+0x426>
 800126c:	e0c0      	b.n	80013f0 <__aeabi_dsub+0x5a8>
 800126e:	2480      	movs	r4, #128	; 0x80
 8001270:	464d      	mov	r5, r9
 8001272:	0424      	lsls	r4, r4, #16
 8001274:	4325      	orrs	r5, r4
 8001276:	46a9      	mov	r9, r5
 8001278:	4664      	mov	r4, ip
 800127a:	2c38      	cmp	r4, #56	; 0x38
 800127c:	dc53      	bgt.n	8001326 <__aeabi_dsub+0x4de>
 800127e:	4661      	mov	r1, ip
 8001280:	2c1f      	cmp	r4, #31
 8001282:	dd00      	ble.n	8001286 <__aeabi_dsub+0x43e>
 8001284:	e0cd      	b.n	8001422 <__aeabi_dsub+0x5da>
 8001286:	2520      	movs	r5, #32
 8001288:	001e      	movs	r6, r3
 800128a:	1b2d      	subs	r5, r5, r4
 800128c:	464c      	mov	r4, r9
 800128e:	40ab      	lsls	r3, r5
 8001290:	40ac      	lsls	r4, r5
 8001292:	40ce      	lsrs	r6, r1
 8001294:	1e5d      	subs	r5, r3, #1
 8001296:	41ab      	sbcs	r3, r5
 8001298:	4334      	orrs	r4, r6
 800129a:	4323      	orrs	r3, r4
 800129c:	464c      	mov	r4, r9
 800129e:	40cc      	lsrs	r4, r1
 80012a0:	1b3f      	subs	r7, r7, r4
 80012a2:	e045      	b.n	8001330 <__aeabi_dsub+0x4e8>
 80012a4:	464a      	mov	r2, r9
 80012a6:	1a1c      	subs	r4, r3, r0
 80012a8:	1bd1      	subs	r1, r2, r7
 80012aa:	42a3      	cmp	r3, r4
 80012ac:	4192      	sbcs	r2, r2
 80012ae:	4252      	negs	r2, r2
 80012b0:	4692      	mov	sl, r2
 80012b2:	000a      	movs	r2, r1
 80012b4:	4651      	mov	r1, sl
 80012b6:	1a52      	subs	r2, r2, r1
 80012b8:	4692      	mov	sl, r2
 80012ba:	0212      	lsls	r2, r2, #8
 80012bc:	d500      	bpl.n	80012c0 <__aeabi_dsub+0x478>
 80012be:	e083      	b.n	80013c8 <__aeabi_dsub+0x580>
 80012c0:	4653      	mov	r3, sl
 80012c2:	4323      	orrs	r3, r4
 80012c4:	d000      	beq.n	80012c8 <__aeabi_dsub+0x480>
 80012c6:	e621      	b.n	8000f0c <__aeabi_dsub+0xc4>
 80012c8:	2200      	movs	r2, #0
 80012ca:	2500      	movs	r5, #0
 80012cc:	e753      	b.n	8001176 <__aeabi_dsub+0x32e>
 80012ce:	181c      	adds	r4, r3, r0
 80012d0:	429c      	cmp	r4, r3
 80012d2:	419b      	sbcs	r3, r3
 80012d4:	444f      	add	r7, r9
 80012d6:	46ba      	mov	sl, r7
 80012d8:	425b      	negs	r3, r3
 80012da:	449a      	add	sl, r3
 80012dc:	4653      	mov	r3, sl
 80012de:	2601      	movs	r6, #1
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	d400      	bmi.n	80012e6 <__aeabi_dsub+0x49e>
 80012e4:	e73a      	b.n	800115c <__aeabi_dsub+0x314>
 80012e6:	2602      	movs	r6, #2
 80012e8:	4652      	mov	r2, sl
 80012ea:	4b93      	ldr	r3, [pc, #588]	; (8001538 <__aeabi_dsub+0x6f0>)
 80012ec:	2101      	movs	r1, #1
 80012ee:	401a      	ands	r2, r3
 80012f0:	0013      	movs	r3, r2
 80012f2:	4021      	ands	r1, r4
 80012f4:	0862      	lsrs	r2, r4, #1
 80012f6:	430a      	orrs	r2, r1
 80012f8:	07dc      	lsls	r4, r3, #31
 80012fa:	085b      	lsrs	r3, r3, #1
 80012fc:	469a      	mov	sl, r3
 80012fe:	4314      	orrs	r4, r2
 8001300:	e62c      	b.n	8000f5c <__aeabi_dsub+0x114>
 8001302:	0039      	movs	r1, r7
 8001304:	3a20      	subs	r2, #32
 8001306:	40d1      	lsrs	r1, r2
 8001308:	4662      	mov	r2, ip
 800130a:	2a20      	cmp	r2, #32
 800130c:	d006      	beq.n	800131c <__aeabi_dsub+0x4d4>
 800130e:	4664      	mov	r4, ip
 8001310:	2240      	movs	r2, #64	; 0x40
 8001312:	1b12      	subs	r2, r2, r4
 8001314:	003c      	movs	r4, r7
 8001316:	4094      	lsls	r4, r2
 8001318:	4304      	orrs	r4, r0
 800131a:	9401      	str	r4, [sp, #4]
 800131c:	9c01      	ldr	r4, [sp, #4]
 800131e:	1e62      	subs	r2, r4, #1
 8001320:	4194      	sbcs	r4, r2
 8001322:	430c      	orrs	r4, r1
 8001324:	e5e3      	b.n	8000eee <__aeabi_dsub+0xa6>
 8001326:	4649      	mov	r1, r9
 8001328:	4319      	orrs	r1, r3
 800132a:	000b      	movs	r3, r1
 800132c:	1e5c      	subs	r4, r3, #1
 800132e:	41a3      	sbcs	r3, r4
 8001330:	1ac4      	subs	r4, r0, r3
 8001332:	42a0      	cmp	r0, r4
 8001334:	419b      	sbcs	r3, r3
 8001336:	425b      	negs	r3, r3
 8001338:	1afb      	subs	r3, r7, r3
 800133a:	469a      	mov	sl, r3
 800133c:	465d      	mov	r5, fp
 800133e:	0016      	movs	r6, r2
 8001340:	e5dc      	b.n	8000efc <__aeabi_dsub+0xb4>
 8001342:	4649      	mov	r1, r9
 8001344:	4319      	orrs	r1, r3
 8001346:	d100      	bne.n	800134a <__aeabi_dsub+0x502>
 8001348:	e0ae      	b.n	80014a8 <__aeabi_dsub+0x660>
 800134a:	4661      	mov	r1, ip
 800134c:	4664      	mov	r4, ip
 800134e:	3901      	subs	r1, #1
 8001350:	2c01      	cmp	r4, #1
 8001352:	d100      	bne.n	8001356 <__aeabi_dsub+0x50e>
 8001354:	e0e0      	b.n	8001518 <__aeabi_dsub+0x6d0>
 8001356:	4c77      	ldr	r4, [pc, #476]	; (8001534 <__aeabi_dsub+0x6ec>)
 8001358:	45a4      	cmp	ip, r4
 800135a:	d056      	beq.n	800140a <__aeabi_dsub+0x5c2>
 800135c:	468c      	mov	ip, r1
 800135e:	e69a      	b.n	8001096 <__aeabi_dsub+0x24e>
 8001360:	4661      	mov	r1, ip
 8001362:	2220      	movs	r2, #32
 8001364:	003c      	movs	r4, r7
 8001366:	1a52      	subs	r2, r2, r1
 8001368:	4094      	lsls	r4, r2
 800136a:	0001      	movs	r1, r0
 800136c:	4090      	lsls	r0, r2
 800136e:	46a0      	mov	r8, r4
 8001370:	4664      	mov	r4, ip
 8001372:	1e42      	subs	r2, r0, #1
 8001374:	4190      	sbcs	r0, r2
 8001376:	4662      	mov	r2, ip
 8001378:	40e1      	lsrs	r1, r4
 800137a:	4644      	mov	r4, r8
 800137c:	40d7      	lsrs	r7, r2
 800137e:	430c      	orrs	r4, r1
 8001380:	4304      	orrs	r4, r0
 8001382:	44b9      	add	r9, r7
 8001384:	e701      	b.n	800118a <__aeabi_dsub+0x342>
 8001386:	496b      	ldr	r1, [pc, #428]	; (8001534 <__aeabi_dsub+0x6ec>)
 8001388:	428a      	cmp	r2, r1
 800138a:	d100      	bne.n	800138e <__aeabi_dsub+0x546>
 800138c:	e70c      	b.n	80011a8 <__aeabi_dsub+0x360>
 800138e:	1818      	adds	r0, r3, r0
 8001390:	4298      	cmp	r0, r3
 8001392:	419b      	sbcs	r3, r3
 8001394:	444f      	add	r7, r9
 8001396:	425b      	negs	r3, r3
 8001398:	18fb      	adds	r3, r7, r3
 800139a:	07dc      	lsls	r4, r3, #31
 800139c:	0840      	lsrs	r0, r0, #1
 800139e:	085b      	lsrs	r3, r3, #1
 80013a0:	469a      	mov	sl, r3
 80013a2:	0016      	movs	r6, r2
 80013a4:	4304      	orrs	r4, r0
 80013a6:	e6d9      	b.n	800115c <__aeabi_dsub+0x314>
 80013a8:	2a00      	cmp	r2, #0
 80013aa:	d000      	beq.n	80013ae <__aeabi_dsub+0x566>
 80013ac:	e081      	b.n	80014b2 <__aeabi_dsub+0x66a>
 80013ae:	003b      	movs	r3, r7
 80013b0:	4303      	orrs	r3, r0
 80013b2:	d11d      	bne.n	80013f0 <__aeabi_dsub+0x5a8>
 80013b4:	2280      	movs	r2, #128	; 0x80
 80013b6:	2500      	movs	r5, #0
 80013b8:	0312      	lsls	r2, r2, #12
 80013ba:	e70b      	b.n	80011d4 <__aeabi_dsub+0x38c>
 80013bc:	08c0      	lsrs	r0, r0, #3
 80013be:	077b      	lsls	r3, r7, #29
 80013c0:	465d      	mov	r5, fp
 80013c2:	4303      	orrs	r3, r0
 80013c4:	08fa      	lsrs	r2, r7, #3
 80013c6:	e6d3      	b.n	8001170 <__aeabi_dsub+0x328>
 80013c8:	1ac4      	subs	r4, r0, r3
 80013ca:	42a0      	cmp	r0, r4
 80013cc:	4180      	sbcs	r0, r0
 80013ce:	464b      	mov	r3, r9
 80013d0:	4240      	negs	r0, r0
 80013d2:	1aff      	subs	r7, r7, r3
 80013d4:	1a3b      	subs	r3, r7, r0
 80013d6:	469a      	mov	sl, r3
 80013d8:	465d      	mov	r5, fp
 80013da:	e597      	b.n	8000f0c <__aeabi_dsub+0xc4>
 80013dc:	1a1c      	subs	r4, r3, r0
 80013de:	464a      	mov	r2, r9
 80013e0:	42a3      	cmp	r3, r4
 80013e2:	419b      	sbcs	r3, r3
 80013e4:	1bd7      	subs	r7, r2, r7
 80013e6:	425b      	negs	r3, r3
 80013e8:	1afb      	subs	r3, r7, r3
 80013ea:	469a      	mov	sl, r3
 80013ec:	2601      	movs	r6, #1
 80013ee:	e585      	b.n	8000efc <__aeabi_dsub+0xb4>
 80013f0:	08c0      	lsrs	r0, r0, #3
 80013f2:	077b      	lsls	r3, r7, #29
 80013f4:	465d      	mov	r5, fp
 80013f6:	4303      	orrs	r3, r0
 80013f8:	08fa      	lsrs	r2, r7, #3
 80013fa:	e6e7      	b.n	80011cc <__aeabi_dsub+0x384>
 80013fc:	464a      	mov	r2, r9
 80013fe:	08db      	lsrs	r3, r3, #3
 8001400:	0752      	lsls	r2, r2, #29
 8001402:	4313      	orrs	r3, r2
 8001404:	464a      	mov	r2, r9
 8001406:	08d2      	lsrs	r2, r2, #3
 8001408:	e6b5      	b.n	8001176 <__aeabi_dsub+0x32e>
 800140a:	08c0      	lsrs	r0, r0, #3
 800140c:	077b      	lsls	r3, r7, #29
 800140e:	4303      	orrs	r3, r0
 8001410:	08fa      	lsrs	r2, r7, #3
 8001412:	e6db      	b.n	80011cc <__aeabi_dsub+0x384>
 8001414:	4649      	mov	r1, r9
 8001416:	4319      	orrs	r1, r3
 8001418:	000b      	movs	r3, r1
 800141a:	1e59      	subs	r1, r3, #1
 800141c:	418b      	sbcs	r3, r1
 800141e:	001c      	movs	r4, r3
 8001420:	e653      	b.n	80010ca <__aeabi_dsub+0x282>
 8001422:	464d      	mov	r5, r9
 8001424:	3c20      	subs	r4, #32
 8001426:	40e5      	lsrs	r5, r4
 8001428:	2920      	cmp	r1, #32
 800142a:	d005      	beq.n	8001438 <__aeabi_dsub+0x5f0>
 800142c:	2440      	movs	r4, #64	; 0x40
 800142e:	1a64      	subs	r4, r4, r1
 8001430:	4649      	mov	r1, r9
 8001432:	40a1      	lsls	r1, r4
 8001434:	430b      	orrs	r3, r1
 8001436:	4698      	mov	r8, r3
 8001438:	4643      	mov	r3, r8
 800143a:	1e5c      	subs	r4, r3, #1
 800143c:	41a3      	sbcs	r3, r4
 800143e:	432b      	orrs	r3, r5
 8001440:	e776      	b.n	8001330 <__aeabi_dsub+0x4e8>
 8001442:	2a00      	cmp	r2, #0
 8001444:	d0e1      	beq.n	800140a <__aeabi_dsub+0x5c2>
 8001446:	003a      	movs	r2, r7
 8001448:	08db      	lsrs	r3, r3, #3
 800144a:	4302      	orrs	r2, r0
 800144c:	d100      	bne.n	8001450 <__aeabi_dsub+0x608>
 800144e:	e6b8      	b.n	80011c2 <__aeabi_dsub+0x37a>
 8001450:	464a      	mov	r2, r9
 8001452:	0752      	lsls	r2, r2, #29
 8001454:	2480      	movs	r4, #128	; 0x80
 8001456:	4313      	orrs	r3, r2
 8001458:	464a      	mov	r2, r9
 800145a:	0324      	lsls	r4, r4, #12
 800145c:	08d2      	lsrs	r2, r2, #3
 800145e:	4222      	tst	r2, r4
 8001460:	d007      	beq.n	8001472 <__aeabi_dsub+0x62a>
 8001462:	08fe      	lsrs	r6, r7, #3
 8001464:	4226      	tst	r6, r4
 8001466:	d104      	bne.n	8001472 <__aeabi_dsub+0x62a>
 8001468:	465d      	mov	r5, fp
 800146a:	0032      	movs	r2, r6
 800146c:	08c3      	lsrs	r3, r0, #3
 800146e:	077f      	lsls	r7, r7, #29
 8001470:	433b      	orrs	r3, r7
 8001472:	0f59      	lsrs	r1, r3, #29
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	0749      	lsls	r1, r1, #29
 8001478:	08db      	lsrs	r3, r3, #3
 800147a:	430b      	orrs	r3, r1
 800147c:	e6a6      	b.n	80011cc <__aeabi_dsub+0x384>
 800147e:	1ac4      	subs	r4, r0, r3
 8001480:	42a0      	cmp	r0, r4
 8001482:	4180      	sbcs	r0, r0
 8001484:	464b      	mov	r3, r9
 8001486:	4240      	negs	r0, r0
 8001488:	1aff      	subs	r7, r7, r3
 800148a:	1a3b      	subs	r3, r7, r0
 800148c:	469a      	mov	sl, r3
 800148e:	465d      	mov	r5, fp
 8001490:	2601      	movs	r6, #1
 8001492:	e533      	b.n	8000efc <__aeabi_dsub+0xb4>
 8001494:	003b      	movs	r3, r7
 8001496:	4303      	orrs	r3, r0
 8001498:	d100      	bne.n	800149c <__aeabi_dsub+0x654>
 800149a:	e715      	b.n	80012c8 <__aeabi_dsub+0x480>
 800149c:	08c0      	lsrs	r0, r0, #3
 800149e:	077b      	lsls	r3, r7, #29
 80014a0:	465d      	mov	r5, fp
 80014a2:	4303      	orrs	r3, r0
 80014a4:	08fa      	lsrs	r2, r7, #3
 80014a6:	e666      	b.n	8001176 <__aeabi_dsub+0x32e>
 80014a8:	08c0      	lsrs	r0, r0, #3
 80014aa:	077b      	lsls	r3, r7, #29
 80014ac:	4303      	orrs	r3, r0
 80014ae:	08fa      	lsrs	r2, r7, #3
 80014b0:	e65e      	b.n	8001170 <__aeabi_dsub+0x328>
 80014b2:	003a      	movs	r2, r7
 80014b4:	08db      	lsrs	r3, r3, #3
 80014b6:	4302      	orrs	r2, r0
 80014b8:	d100      	bne.n	80014bc <__aeabi_dsub+0x674>
 80014ba:	e682      	b.n	80011c2 <__aeabi_dsub+0x37a>
 80014bc:	464a      	mov	r2, r9
 80014be:	0752      	lsls	r2, r2, #29
 80014c0:	2480      	movs	r4, #128	; 0x80
 80014c2:	4313      	orrs	r3, r2
 80014c4:	464a      	mov	r2, r9
 80014c6:	0324      	lsls	r4, r4, #12
 80014c8:	08d2      	lsrs	r2, r2, #3
 80014ca:	4222      	tst	r2, r4
 80014cc:	d007      	beq.n	80014de <__aeabi_dsub+0x696>
 80014ce:	08fe      	lsrs	r6, r7, #3
 80014d0:	4226      	tst	r6, r4
 80014d2:	d104      	bne.n	80014de <__aeabi_dsub+0x696>
 80014d4:	465d      	mov	r5, fp
 80014d6:	0032      	movs	r2, r6
 80014d8:	08c3      	lsrs	r3, r0, #3
 80014da:	077f      	lsls	r7, r7, #29
 80014dc:	433b      	orrs	r3, r7
 80014de:	0f59      	lsrs	r1, r3, #29
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	08db      	lsrs	r3, r3, #3
 80014e4:	0749      	lsls	r1, r1, #29
 80014e6:	430b      	orrs	r3, r1
 80014e8:	e670      	b.n	80011cc <__aeabi_dsub+0x384>
 80014ea:	08c0      	lsrs	r0, r0, #3
 80014ec:	077b      	lsls	r3, r7, #29
 80014ee:	4303      	orrs	r3, r0
 80014f0:	08fa      	lsrs	r2, r7, #3
 80014f2:	e640      	b.n	8001176 <__aeabi_dsub+0x32e>
 80014f4:	464c      	mov	r4, r9
 80014f6:	3920      	subs	r1, #32
 80014f8:	40cc      	lsrs	r4, r1
 80014fa:	4661      	mov	r1, ip
 80014fc:	2920      	cmp	r1, #32
 80014fe:	d006      	beq.n	800150e <__aeabi_dsub+0x6c6>
 8001500:	4666      	mov	r6, ip
 8001502:	2140      	movs	r1, #64	; 0x40
 8001504:	1b89      	subs	r1, r1, r6
 8001506:	464e      	mov	r6, r9
 8001508:	408e      	lsls	r6, r1
 800150a:	4333      	orrs	r3, r6
 800150c:	4698      	mov	r8, r3
 800150e:	4643      	mov	r3, r8
 8001510:	1e59      	subs	r1, r3, #1
 8001512:	418b      	sbcs	r3, r1
 8001514:	431c      	orrs	r4, r3
 8001516:	e5d8      	b.n	80010ca <__aeabi_dsub+0x282>
 8001518:	181c      	adds	r4, r3, r0
 800151a:	4284      	cmp	r4, r0
 800151c:	4180      	sbcs	r0, r0
 800151e:	444f      	add	r7, r9
 8001520:	46ba      	mov	sl, r7
 8001522:	4240      	negs	r0, r0
 8001524:	4482      	add	sl, r0
 8001526:	e6d9      	b.n	80012dc <__aeabi_dsub+0x494>
 8001528:	4653      	mov	r3, sl
 800152a:	4323      	orrs	r3, r4
 800152c:	d100      	bne.n	8001530 <__aeabi_dsub+0x6e8>
 800152e:	e6cb      	b.n	80012c8 <__aeabi_dsub+0x480>
 8001530:	e614      	b.n	800115c <__aeabi_dsub+0x314>
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	000007ff 	.word	0x000007ff
 8001538:	ff7fffff 	.word	0xff7fffff
 800153c:	000007fe 	.word	0x000007fe
 8001540:	2300      	movs	r3, #0
 8001542:	4a01      	ldr	r2, [pc, #4]	; (8001548 <__aeabi_dsub+0x700>)
 8001544:	001c      	movs	r4, r3
 8001546:	e529      	b.n	8000f9c <__aeabi_dsub+0x154>
 8001548:	000007ff 	.word	0x000007ff

0800154c <__aeabi_d2iz>:
 800154c:	000a      	movs	r2, r1
 800154e:	b530      	push	{r4, r5, lr}
 8001550:	4c13      	ldr	r4, [pc, #76]	; (80015a0 <__aeabi_d2iz+0x54>)
 8001552:	0053      	lsls	r3, r2, #1
 8001554:	0309      	lsls	r1, r1, #12
 8001556:	0005      	movs	r5, r0
 8001558:	0b09      	lsrs	r1, r1, #12
 800155a:	2000      	movs	r0, #0
 800155c:	0d5b      	lsrs	r3, r3, #21
 800155e:	0fd2      	lsrs	r2, r2, #31
 8001560:	42a3      	cmp	r3, r4
 8001562:	dd04      	ble.n	800156e <__aeabi_d2iz+0x22>
 8001564:	480f      	ldr	r0, [pc, #60]	; (80015a4 <__aeabi_d2iz+0x58>)
 8001566:	4283      	cmp	r3, r0
 8001568:	dd02      	ble.n	8001570 <__aeabi_d2iz+0x24>
 800156a:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <__aeabi_d2iz+0x5c>)
 800156c:	18d0      	adds	r0, r2, r3
 800156e:	bd30      	pop	{r4, r5, pc}
 8001570:	2080      	movs	r0, #128	; 0x80
 8001572:	0340      	lsls	r0, r0, #13
 8001574:	4301      	orrs	r1, r0
 8001576:	480d      	ldr	r0, [pc, #52]	; (80015ac <__aeabi_d2iz+0x60>)
 8001578:	1ac0      	subs	r0, r0, r3
 800157a:	281f      	cmp	r0, #31
 800157c:	dd08      	ble.n	8001590 <__aeabi_d2iz+0x44>
 800157e:	480c      	ldr	r0, [pc, #48]	; (80015b0 <__aeabi_d2iz+0x64>)
 8001580:	1ac3      	subs	r3, r0, r3
 8001582:	40d9      	lsrs	r1, r3
 8001584:	000b      	movs	r3, r1
 8001586:	4258      	negs	r0, r3
 8001588:	2a00      	cmp	r2, #0
 800158a:	d1f0      	bne.n	800156e <__aeabi_d2iz+0x22>
 800158c:	0018      	movs	r0, r3
 800158e:	e7ee      	b.n	800156e <__aeabi_d2iz+0x22>
 8001590:	4c08      	ldr	r4, [pc, #32]	; (80015b4 <__aeabi_d2iz+0x68>)
 8001592:	40c5      	lsrs	r5, r0
 8001594:	46a4      	mov	ip, r4
 8001596:	4463      	add	r3, ip
 8001598:	4099      	lsls	r1, r3
 800159a:	000b      	movs	r3, r1
 800159c:	432b      	orrs	r3, r5
 800159e:	e7f2      	b.n	8001586 <__aeabi_d2iz+0x3a>
 80015a0:	000003fe 	.word	0x000003fe
 80015a4:	0000041d 	.word	0x0000041d
 80015a8:	7fffffff 	.word	0x7fffffff
 80015ac:	00000433 	.word	0x00000433
 80015b0:	00000413 	.word	0x00000413
 80015b4:	fffffbed 	.word	0xfffffbed

080015b8 <__aeabi_f2d>:
 80015b8:	b570      	push	{r4, r5, r6, lr}
 80015ba:	0242      	lsls	r2, r0, #9
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	0fc4      	lsrs	r4, r0, #31
 80015c0:	20fe      	movs	r0, #254	; 0xfe
 80015c2:	0e1b      	lsrs	r3, r3, #24
 80015c4:	1c59      	adds	r1, r3, #1
 80015c6:	0a55      	lsrs	r5, r2, #9
 80015c8:	4208      	tst	r0, r1
 80015ca:	d00c      	beq.n	80015e6 <__aeabi_f2d+0x2e>
 80015cc:	21e0      	movs	r1, #224	; 0xe0
 80015ce:	0089      	lsls	r1, r1, #2
 80015d0:	468c      	mov	ip, r1
 80015d2:	076d      	lsls	r5, r5, #29
 80015d4:	0b12      	lsrs	r2, r2, #12
 80015d6:	4463      	add	r3, ip
 80015d8:	051b      	lsls	r3, r3, #20
 80015da:	4313      	orrs	r3, r2
 80015dc:	07e4      	lsls	r4, r4, #31
 80015de:	4323      	orrs	r3, r4
 80015e0:	0028      	movs	r0, r5
 80015e2:	0019      	movs	r1, r3
 80015e4:	bd70      	pop	{r4, r5, r6, pc}
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d114      	bne.n	8001614 <__aeabi_f2d+0x5c>
 80015ea:	2d00      	cmp	r5, #0
 80015ec:	d01b      	beq.n	8001626 <__aeabi_f2d+0x6e>
 80015ee:	0028      	movs	r0, r5
 80015f0:	f000 f8ee 	bl	80017d0 <__clzsi2>
 80015f4:	280a      	cmp	r0, #10
 80015f6:	dc1c      	bgt.n	8001632 <__aeabi_f2d+0x7a>
 80015f8:	230b      	movs	r3, #11
 80015fa:	002a      	movs	r2, r5
 80015fc:	1a1b      	subs	r3, r3, r0
 80015fe:	40da      	lsrs	r2, r3
 8001600:	0003      	movs	r3, r0
 8001602:	3315      	adds	r3, #21
 8001604:	409d      	lsls	r5, r3
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <__aeabi_f2d+0x88>)
 8001608:	0312      	lsls	r2, r2, #12
 800160a:	1a1b      	subs	r3, r3, r0
 800160c:	055b      	lsls	r3, r3, #21
 800160e:	0b12      	lsrs	r2, r2, #12
 8001610:	0d5b      	lsrs	r3, r3, #21
 8001612:	e7e1      	b.n	80015d8 <__aeabi_f2d+0x20>
 8001614:	2d00      	cmp	r5, #0
 8001616:	d009      	beq.n	800162c <__aeabi_f2d+0x74>
 8001618:	0b13      	lsrs	r3, r2, #12
 800161a:	2280      	movs	r2, #128	; 0x80
 800161c:	0312      	lsls	r2, r2, #12
 800161e:	431a      	orrs	r2, r3
 8001620:	076d      	lsls	r5, r5, #29
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <__aeabi_f2d+0x8c>)
 8001624:	e7d8      	b.n	80015d8 <__aeabi_f2d+0x20>
 8001626:	2300      	movs	r3, #0
 8001628:	2200      	movs	r2, #0
 800162a:	e7d5      	b.n	80015d8 <__aeabi_f2d+0x20>
 800162c:	2200      	movs	r2, #0
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <__aeabi_f2d+0x8c>)
 8001630:	e7d2      	b.n	80015d8 <__aeabi_f2d+0x20>
 8001632:	0003      	movs	r3, r0
 8001634:	002a      	movs	r2, r5
 8001636:	3b0b      	subs	r3, #11
 8001638:	409a      	lsls	r2, r3
 800163a:	2500      	movs	r5, #0
 800163c:	e7e3      	b.n	8001606 <__aeabi_f2d+0x4e>
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	00000389 	.word	0x00000389
 8001644:	000007ff 	.word	0x000007ff

08001648 <__aeabi_d2f>:
 8001648:	0002      	movs	r2, r0
 800164a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164c:	004b      	lsls	r3, r1, #1
 800164e:	030d      	lsls	r5, r1, #12
 8001650:	0f40      	lsrs	r0, r0, #29
 8001652:	0d5b      	lsrs	r3, r3, #21
 8001654:	0fcc      	lsrs	r4, r1, #31
 8001656:	0a6d      	lsrs	r5, r5, #9
 8001658:	493a      	ldr	r1, [pc, #232]	; (8001744 <__aeabi_d2f+0xfc>)
 800165a:	4305      	orrs	r5, r0
 800165c:	1c58      	adds	r0, r3, #1
 800165e:	00d7      	lsls	r7, r2, #3
 8001660:	4208      	tst	r0, r1
 8001662:	d00a      	beq.n	800167a <__aeabi_d2f+0x32>
 8001664:	4938      	ldr	r1, [pc, #224]	; (8001748 <__aeabi_d2f+0x100>)
 8001666:	1859      	adds	r1, r3, r1
 8001668:	29fe      	cmp	r1, #254	; 0xfe
 800166a:	dd16      	ble.n	800169a <__aeabi_d2f+0x52>
 800166c:	20ff      	movs	r0, #255	; 0xff
 800166e:	2200      	movs	r2, #0
 8001670:	05c0      	lsls	r0, r0, #23
 8001672:	4310      	orrs	r0, r2
 8001674:	07e4      	lsls	r4, r4, #31
 8001676:	4320      	orrs	r0, r4
 8001678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <__aeabi_d2f+0x44>
 800167e:	433d      	orrs	r5, r7
 8001680:	d026      	beq.n	80016d0 <__aeabi_d2f+0x88>
 8001682:	2205      	movs	r2, #5
 8001684:	0192      	lsls	r2, r2, #6
 8001686:	0a52      	lsrs	r2, r2, #9
 8001688:	b2d8      	uxtb	r0, r3
 800168a:	e7f1      	b.n	8001670 <__aeabi_d2f+0x28>
 800168c:	432f      	orrs	r7, r5
 800168e:	d0ed      	beq.n	800166c <__aeabi_d2f+0x24>
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	03d2      	lsls	r2, r2, #15
 8001694:	20ff      	movs	r0, #255	; 0xff
 8001696:	432a      	orrs	r2, r5
 8001698:	e7ea      	b.n	8001670 <__aeabi_d2f+0x28>
 800169a:	2900      	cmp	r1, #0
 800169c:	dd1b      	ble.n	80016d6 <__aeabi_d2f+0x8e>
 800169e:	0192      	lsls	r2, r2, #6
 80016a0:	1e50      	subs	r0, r2, #1
 80016a2:	4182      	sbcs	r2, r0
 80016a4:	00ed      	lsls	r5, r5, #3
 80016a6:	0f7f      	lsrs	r7, r7, #29
 80016a8:	432a      	orrs	r2, r5
 80016aa:	433a      	orrs	r2, r7
 80016ac:	0753      	lsls	r3, r2, #29
 80016ae:	d047      	beq.n	8001740 <__aeabi_d2f+0xf8>
 80016b0:	230f      	movs	r3, #15
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d000      	beq.n	80016ba <__aeabi_d2f+0x72>
 80016b8:	3204      	adds	r2, #4
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	04db      	lsls	r3, r3, #19
 80016be:	4013      	ands	r3, r2
 80016c0:	d03e      	beq.n	8001740 <__aeabi_d2f+0xf8>
 80016c2:	1c48      	adds	r0, r1, #1
 80016c4:	29fe      	cmp	r1, #254	; 0xfe
 80016c6:	d0d1      	beq.n	800166c <__aeabi_d2f+0x24>
 80016c8:	0192      	lsls	r2, r2, #6
 80016ca:	0a52      	lsrs	r2, r2, #9
 80016cc:	b2c0      	uxtb	r0, r0
 80016ce:	e7cf      	b.n	8001670 <__aeabi_d2f+0x28>
 80016d0:	2000      	movs	r0, #0
 80016d2:	2200      	movs	r2, #0
 80016d4:	e7cc      	b.n	8001670 <__aeabi_d2f+0x28>
 80016d6:	000a      	movs	r2, r1
 80016d8:	3217      	adds	r2, #23
 80016da:	db2f      	blt.n	800173c <__aeabi_d2f+0xf4>
 80016dc:	2680      	movs	r6, #128	; 0x80
 80016de:	0436      	lsls	r6, r6, #16
 80016e0:	432e      	orrs	r6, r5
 80016e2:	251e      	movs	r5, #30
 80016e4:	1a6d      	subs	r5, r5, r1
 80016e6:	2d1f      	cmp	r5, #31
 80016e8:	dd11      	ble.n	800170e <__aeabi_d2f+0xc6>
 80016ea:	2202      	movs	r2, #2
 80016ec:	4252      	negs	r2, r2
 80016ee:	1a52      	subs	r2, r2, r1
 80016f0:	0031      	movs	r1, r6
 80016f2:	40d1      	lsrs	r1, r2
 80016f4:	2d20      	cmp	r5, #32
 80016f6:	d004      	beq.n	8001702 <__aeabi_d2f+0xba>
 80016f8:	4a14      	ldr	r2, [pc, #80]	; (800174c <__aeabi_d2f+0x104>)
 80016fa:	4694      	mov	ip, r2
 80016fc:	4463      	add	r3, ip
 80016fe:	409e      	lsls	r6, r3
 8001700:	4337      	orrs	r7, r6
 8001702:	003a      	movs	r2, r7
 8001704:	1e53      	subs	r3, r2, #1
 8001706:	419a      	sbcs	r2, r3
 8001708:	430a      	orrs	r2, r1
 800170a:	2100      	movs	r1, #0
 800170c:	e7ce      	b.n	80016ac <__aeabi_d2f+0x64>
 800170e:	4a10      	ldr	r2, [pc, #64]	; (8001750 <__aeabi_d2f+0x108>)
 8001710:	0038      	movs	r0, r7
 8001712:	4694      	mov	ip, r2
 8001714:	4463      	add	r3, ip
 8001716:	4098      	lsls	r0, r3
 8001718:	003a      	movs	r2, r7
 800171a:	1e41      	subs	r1, r0, #1
 800171c:	4188      	sbcs	r0, r1
 800171e:	409e      	lsls	r6, r3
 8001720:	40ea      	lsrs	r2, r5
 8001722:	4330      	orrs	r0, r6
 8001724:	4302      	orrs	r2, r0
 8001726:	2100      	movs	r1, #0
 8001728:	0753      	lsls	r3, r2, #29
 800172a:	d1c1      	bne.n	80016b0 <__aeabi_d2f+0x68>
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	0013      	movs	r3, r2
 8001730:	04c9      	lsls	r1, r1, #19
 8001732:	2001      	movs	r0, #1
 8001734:	400b      	ands	r3, r1
 8001736:	420a      	tst	r2, r1
 8001738:	d1c6      	bne.n	80016c8 <__aeabi_d2f+0x80>
 800173a:	e7a3      	b.n	8001684 <__aeabi_d2f+0x3c>
 800173c:	2300      	movs	r3, #0
 800173e:	e7a0      	b.n	8001682 <__aeabi_d2f+0x3a>
 8001740:	000b      	movs	r3, r1
 8001742:	e79f      	b.n	8001684 <__aeabi_d2f+0x3c>
 8001744:	000007fe 	.word	0x000007fe
 8001748:	fffffc80 	.word	0xfffffc80
 800174c:	fffffca2 	.word	0xfffffca2
 8001750:	fffffc82 	.word	0xfffffc82

08001754 <__aeabi_cdrcmple>:
 8001754:	4684      	mov	ip, r0
 8001756:	0010      	movs	r0, r2
 8001758:	4662      	mov	r2, ip
 800175a:	468c      	mov	ip, r1
 800175c:	0019      	movs	r1, r3
 800175e:	4663      	mov	r3, ip
 8001760:	e000      	b.n	8001764 <__aeabi_cdcmpeq>
 8001762:	46c0      	nop			; (mov r8, r8)

08001764 <__aeabi_cdcmpeq>:
 8001764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001766:	f000 f8f9 	bl	800195c <__ledf2>
 800176a:	2800      	cmp	r0, #0
 800176c:	d401      	bmi.n	8001772 <__aeabi_cdcmpeq+0xe>
 800176e:	2100      	movs	r1, #0
 8001770:	42c8      	cmn	r0, r1
 8001772:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001774 <__aeabi_dcmpeq>:
 8001774:	b510      	push	{r4, lr}
 8001776:	f000 f849 	bl	800180c <__eqdf2>
 800177a:	4240      	negs	r0, r0
 800177c:	3001      	adds	r0, #1
 800177e:	bd10      	pop	{r4, pc}

08001780 <__aeabi_dcmplt>:
 8001780:	b510      	push	{r4, lr}
 8001782:	f000 f8eb 	bl	800195c <__ledf2>
 8001786:	2800      	cmp	r0, #0
 8001788:	db01      	blt.n	800178e <__aeabi_dcmplt+0xe>
 800178a:	2000      	movs	r0, #0
 800178c:	bd10      	pop	{r4, pc}
 800178e:	2001      	movs	r0, #1
 8001790:	bd10      	pop	{r4, pc}
 8001792:	46c0      	nop			; (mov r8, r8)

08001794 <__aeabi_dcmple>:
 8001794:	b510      	push	{r4, lr}
 8001796:	f000 f8e1 	bl	800195c <__ledf2>
 800179a:	2800      	cmp	r0, #0
 800179c:	dd01      	ble.n	80017a2 <__aeabi_dcmple+0xe>
 800179e:	2000      	movs	r0, #0
 80017a0:	bd10      	pop	{r4, pc}
 80017a2:	2001      	movs	r0, #1
 80017a4:	bd10      	pop	{r4, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)

080017a8 <__aeabi_dcmpgt>:
 80017a8:	b510      	push	{r4, lr}
 80017aa:	f000 f871 	bl	8001890 <__gedf2>
 80017ae:	2800      	cmp	r0, #0
 80017b0:	dc01      	bgt.n	80017b6 <__aeabi_dcmpgt+0xe>
 80017b2:	2000      	movs	r0, #0
 80017b4:	bd10      	pop	{r4, pc}
 80017b6:	2001      	movs	r0, #1
 80017b8:	bd10      	pop	{r4, pc}
 80017ba:	46c0      	nop			; (mov r8, r8)

080017bc <__aeabi_dcmpge>:
 80017bc:	b510      	push	{r4, lr}
 80017be:	f000 f867 	bl	8001890 <__gedf2>
 80017c2:	2800      	cmp	r0, #0
 80017c4:	da01      	bge.n	80017ca <__aeabi_dcmpge+0xe>
 80017c6:	2000      	movs	r0, #0
 80017c8:	bd10      	pop	{r4, pc}
 80017ca:	2001      	movs	r0, #1
 80017cc:	bd10      	pop	{r4, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)

080017d0 <__clzsi2>:
 80017d0:	211c      	movs	r1, #28
 80017d2:	2301      	movs	r3, #1
 80017d4:	041b      	lsls	r3, r3, #16
 80017d6:	4298      	cmp	r0, r3
 80017d8:	d301      	bcc.n	80017de <__clzsi2+0xe>
 80017da:	0c00      	lsrs	r0, r0, #16
 80017dc:	3910      	subs	r1, #16
 80017de:	0a1b      	lsrs	r3, r3, #8
 80017e0:	4298      	cmp	r0, r3
 80017e2:	d301      	bcc.n	80017e8 <__clzsi2+0x18>
 80017e4:	0a00      	lsrs	r0, r0, #8
 80017e6:	3908      	subs	r1, #8
 80017e8:	091b      	lsrs	r3, r3, #4
 80017ea:	4298      	cmp	r0, r3
 80017ec:	d301      	bcc.n	80017f2 <__clzsi2+0x22>
 80017ee:	0900      	lsrs	r0, r0, #4
 80017f0:	3904      	subs	r1, #4
 80017f2:	a202      	add	r2, pc, #8	; (adr r2, 80017fc <__clzsi2+0x2c>)
 80017f4:	5c10      	ldrb	r0, [r2, r0]
 80017f6:	1840      	adds	r0, r0, r1
 80017f8:	4770      	bx	lr
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	02020304 	.word	0x02020304
 8001800:	01010101 	.word	0x01010101
	...

0800180c <__eqdf2>:
 800180c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800180e:	464e      	mov	r6, r9
 8001810:	4645      	mov	r5, r8
 8001812:	46de      	mov	lr, fp
 8001814:	4657      	mov	r7, sl
 8001816:	4690      	mov	r8, r2
 8001818:	b5e0      	push	{r5, r6, r7, lr}
 800181a:	0017      	movs	r7, r2
 800181c:	031a      	lsls	r2, r3, #12
 800181e:	0b12      	lsrs	r2, r2, #12
 8001820:	0005      	movs	r5, r0
 8001822:	4684      	mov	ip, r0
 8001824:	4819      	ldr	r0, [pc, #100]	; (800188c <__eqdf2+0x80>)
 8001826:	030e      	lsls	r6, r1, #12
 8001828:	004c      	lsls	r4, r1, #1
 800182a:	4691      	mov	r9, r2
 800182c:	005a      	lsls	r2, r3, #1
 800182e:	0fdb      	lsrs	r3, r3, #31
 8001830:	469b      	mov	fp, r3
 8001832:	0b36      	lsrs	r6, r6, #12
 8001834:	0d64      	lsrs	r4, r4, #21
 8001836:	0fc9      	lsrs	r1, r1, #31
 8001838:	0d52      	lsrs	r2, r2, #21
 800183a:	4284      	cmp	r4, r0
 800183c:	d019      	beq.n	8001872 <__eqdf2+0x66>
 800183e:	4282      	cmp	r2, r0
 8001840:	d010      	beq.n	8001864 <__eqdf2+0x58>
 8001842:	2001      	movs	r0, #1
 8001844:	4294      	cmp	r4, r2
 8001846:	d10e      	bne.n	8001866 <__eqdf2+0x5a>
 8001848:	454e      	cmp	r6, r9
 800184a:	d10c      	bne.n	8001866 <__eqdf2+0x5a>
 800184c:	2001      	movs	r0, #1
 800184e:	45c4      	cmp	ip, r8
 8001850:	d109      	bne.n	8001866 <__eqdf2+0x5a>
 8001852:	4559      	cmp	r1, fp
 8001854:	d017      	beq.n	8001886 <__eqdf2+0x7a>
 8001856:	2c00      	cmp	r4, #0
 8001858:	d105      	bne.n	8001866 <__eqdf2+0x5a>
 800185a:	0030      	movs	r0, r6
 800185c:	4328      	orrs	r0, r5
 800185e:	1e43      	subs	r3, r0, #1
 8001860:	4198      	sbcs	r0, r3
 8001862:	e000      	b.n	8001866 <__eqdf2+0x5a>
 8001864:	2001      	movs	r0, #1
 8001866:	bcf0      	pop	{r4, r5, r6, r7}
 8001868:	46bb      	mov	fp, r7
 800186a:	46b2      	mov	sl, r6
 800186c:	46a9      	mov	r9, r5
 800186e:	46a0      	mov	r8, r4
 8001870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001872:	0033      	movs	r3, r6
 8001874:	2001      	movs	r0, #1
 8001876:	432b      	orrs	r3, r5
 8001878:	d1f5      	bne.n	8001866 <__eqdf2+0x5a>
 800187a:	42a2      	cmp	r2, r4
 800187c:	d1f3      	bne.n	8001866 <__eqdf2+0x5a>
 800187e:	464b      	mov	r3, r9
 8001880:	433b      	orrs	r3, r7
 8001882:	d1f0      	bne.n	8001866 <__eqdf2+0x5a>
 8001884:	e7e2      	b.n	800184c <__eqdf2+0x40>
 8001886:	2000      	movs	r0, #0
 8001888:	e7ed      	b.n	8001866 <__eqdf2+0x5a>
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	000007ff 	.word	0x000007ff

08001890 <__gedf2>:
 8001890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001892:	4647      	mov	r7, r8
 8001894:	46ce      	mov	lr, r9
 8001896:	0004      	movs	r4, r0
 8001898:	0018      	movs	r0, r3
 800189a:	0016      	movs	r6, r2
 800189c:	031b      	lsls	r3, r3, #12
 800189e:	0b1b      	lsrs	r3, r3, #12
 80018a0:	4d2d      	ldr	r5, [pc, #180]	; (8001958 <__gedf2+0xc8>)
 80018a2:	004a      	lsls	r2, r1, #1
 80018a4:	4699      	mov	r9, r3
 80018a6:	b580      	push	{r7, lr}
 80018a8:	0043      	lsls	r3, r0, #1
 80018aa:	030f      	lsls	r7, r1, #12
 80018ac:	46a4      	mov	ip, r4
 80018ae:	46b0      	mov	r8, r6
 80018b0:	0b3f      	lsrs	r7, r7, #12
 80018b2:	0d52      	lsrs	r2, r2, #21
 80018b4:	0fc9      	lsrs	r1, r1, #31
 80018b6:	0d5b      	lsrs	r3, r3, #21
 80018b8:	0fc0      	lsrs	r0, r0, #31
 80018ba:	42aa      	cmp	r2, r5
 80018bc:	d021      	beq.n	8001902 <__gedf2+0x72>
 80018be:	42ab      	cmp	r3, r5
 80018c0:	d013      	beq.n	80018ea <__gedf2+0x5a>
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	d122      	bne.n	800190c <__gedf2+0x7c>
 80018c6:	433c      	orrs	r4, r7
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d102      	bne.n	80018d2 <__gedf2+0x42>
 80018cc:	464d      	mov	r5, r9
 80018ce:	432e      	orrs	r6, r5
 80018d0:	d022      	beq.n	8001918 <__gedf2+0x88>
 80018d2:	2c00      	cmp	r4, #0
 80018d4:	d010      	beq.n	80018f8 <__gedf2+0x68>
 80018d6:	4281      	cmp	r1, r0
 80018d8:	d022      	beq.n	8001920 <__gedf2+0x90>
 80018da:	2002      	movs	r0, #2
 80018dc:	3901      	subs	r1, #1
 80018de:	4008      	ands	r0, r1
 80018e0:	3801      	subs	r0, #1
 80018e2:	bcc0      	pop	{r6, r7}
 80018e4:	46b9      	mov	r9, r7
 80018e6:	46b0      	mov	r8, r6
 80018e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ea:	464d      	mov	r5, r9
 80018ec:	432e      	orrs	r6, r5
 80018ee:	d129      	bne.n	8001944 <__gedf2+0xb4>
 80018f0:	2a00      	cmp	r2, #0
 80018f2:	d1f0      	bne.n	80018d6 <__gedf2+0x46>
 80018f4:	433c      	orrs	r4, r7
 80018f6:	d1ee      	bne.n	80018d6 <__gedf2+0x46>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	d1f2      	bne.n	80018e2 <__gedf2+0x52>
 80018fc:	2001      	movs	r0, #1
 80018fe:	4240      	negs	r0, r0
 8001900:	e7ef      	b.n	80018e2 <__gedf2+0x52>
 8001902:	003d      	movs	r5, r7
 8001904:	4325      	orrs	r5, r4
 8001906:	d11d      	bne.n	8001944 <__gedf2+0xb4>
 8001908:	4293      	cmp	r3, r2
 800190a:	d0ee      	beq.n	80018ea <__gedf2+0x5a>
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1e2      	bne.n	80018d6 <__gedf2+0x46>
 8001910:	464c      	mov	r4, r9
 8001912:	4326      	orrs	r6, r4
 8001914:	d1df      	bne.n	80018d6 <__gedf2+0x46>
 8001916:	e7e0      	b.n	80018da <__gedf2+0x4a>
 8001918:	2000      	movs	r0, #0
 800191a:	2c00      	cmp	r4, #0
 800191c:	d0e1      	beq.n	80018e2 <__gedf2+0x52>
 800191e:	e7dc      	b.n	80018da <__gedf2+0x4a>
 8001920:	429a      	cmp	r2, r3
 8001922:	dc0a      	bgt.n	800193a <__gedf2+0xaa>
 8001924:	dbe8      	blt.n	80018f8 <__gedf2+0x68>
 8001926:	454f      	cmp	r7, r9
 8001928:	d8d7      	bhi.n	80018da <__gedf2+0x4a>
 800192a:	d00e      	beq.n	800194a <__gedf2+0xba>
 800192c:	2000      	movs	r0, #0
 800192e:	454f      	cmp	r7, r9
 8001930:	d2d7      	bcs.n	80018e2 <__gedf2+0x52>
 8001932:	2900      	cmp	r1, #0
 8001934:	d0e2      	beq.n	80018fc <__gedf2+0x6c>
 8001936:	0008      	movs	r0, r1
 8001938:	e7d3      	b.n	80018e2 <__gedf2+0x52>
 800193a:	4243      	negs	r3, r0
 800193c:	4158      	adcs	r0, r3
 800193e:	0040      	lsls	r0, r0, #1
 8001940:	3801      	subs	r0, #1
 8001942:	e7ce      	b.n	80018e2 <__gedf2+0x52>
 8001944:	2002      	movs	r0, #2
 8001946:	4240      	negs	r0, r0
 8001948:	e7cb      	b.n	80018e2 <__gedf2+0x52>
 800194a:	45c4      	cmp	ip, r8
 800194c:	d8c5      	bhi.n	80018da <__gedf2+0x4a>
 800194e:	2000      	movs	r0, #0
 8001950:	45c4      	cmp	ip, r8
 8001952:	d2c6      	bcs.n	80018e2 <__gedf2+0x52>
 8001954:	e7ed      	b.n	8001932 <__gedf2+0xa2>
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	000007ff 	.word	0x000007ff

0800195c <__ledf2>:
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	4647      	mov	r7, r8
 8001960:	46ce      	mov	lr, r9
 8001962:	0004      	movs	r4, r0
 8001964:	0018      	movs	r0, r3
 8001966:	0016      	movs	r6, r2
 8001968:	031b      	lsls	r3, r3, #12
 800196a:	0b1b      	lsrs	r3, r3, #12
 800196c:	4d2c      	ldr	r5, [pc, #176]	; (8001a20 <__ledf2+0xc4>)
 800196e:	004a      	lsls	r2, r1, #1
 8001970:	4699      	mov	r9, r3
 8001972:	b580      	push	{r7, lr}
 8001974:	0043      	lsls	r3, r0, #1
 8001976:	030f      	lsls	r7, r1, #12
 8001978:	46a4      	mov	ip, r4
 800197a:	46b0      	mov	r8, r6
 800197c:	0b3f      	lsrs	r7, r7, #12
 800197e:	0d52      	lsrs	r2, r2, #21
 8001980:	0fc9      	lsrs	r1, r1, #31
 8001982:	0d5b      	lsrs	r3, r3, #21
 8001984:	0fc0      	lsrs	r0, r0, #31
 8001986:	42aa      	cmp	r2, r5
 8001988:	d00d      	beq.n	80019a6 <__ledf2+0x4a>
 800198a:	42ab      	cmp	r3, r5
 800198c:	d010      	beq.n	80019b0 <__ledf2+0x54>
 800198e:	2a00      	cmp	r2, #0
 8001990:	d127      	bne.n	80019e2 <__ledf2+0x86>
 8001992:	433c      	orrs	r4, r7
 8001994:	2b00      	cmp	r3, #0
 8001996:	d111      	bne.n	80019bc <__ledf2+0x60>
 8001998:	464d      	mov	r5, r9
 800199a:	432e      	orrs	r6, r5
 800199c:	d10e      	bne.n	80019bc <__ledf2+0x60>
 800199e:	2000      	movs	r0, #0
 80019a0:	2c00      	cmp	r4, #0
 80019a2:	d015      	beq.n	80019d0 <__ledf2+0x74>
 80019a4:	e00e      	b.n	80019c4 <__ledf2+0x68>
 80019a6:	003d      	movs	r5, r7
 80019a8:	4325      	orrs	r5, r4
 80019aa:	d110      	bne.n	80019ce <__ledf2+0x72>
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d118      	bne.n	80019e2 <__ledf2+0x86>
 80019b0:	464d      	mov	r5, r9
 80019b2:	432e      	orrs	r6, r5
 80019b4:	d10b      	bne.n	80019ce <__ledf2+0x72>
 80019b6:	2a00      	cmp	r2, #0
 80019b8:	d102      	bne.n	80019c0 <__ledf2+0x64>
 80019ba:	433c      	orrs	r4, r7
 80019bc:	2c00      	cmp	r4, #0
 80019be:	d00b      	beq.n	80019d8 <__ledf2+0x7c>
 80019c0:	4281      	cmp	r1, r0
 80019c2:	d014      	beq.n	80019ee <__ledf2+0x92>
 80019c4:	2002      	movs	r0, #2
 80019c6:	3901      	subs	r1, #1
 80019c8:	4008      	ands	r0, r1
 80019ca:	3801      	subs	r0, #1
 80019cc:	e000      	b.n	80019d0 <__ledf2+0x74>
 80019ce:	2002      	movs	r0, #2
 80019d0:	bcc0      	pop	{r6, r7}
 80019d2:	46b9      	mov	r9, r7
 80019d4:	46b0      	mov	r8, r6
 80019d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019d8:	2800      	cmp	r0, #0
 80019da:	d1f9      	bne.n	80019d0 <__ledf2+0x74>
 80019dc:	2001      	movs	r0, #1
 80019de:	4240      	negs	r0, r0
 80019e0:	e7f6      	b.n	80019d0 <__ledf2+0x74>
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1ec      	bne.n	80019c0 <__ledf2+0x64>
 80019e6:	464c      	mov	r4, r9
 80019e8:	4326      	orrs	r6, r4
 80019ea:	d1e9      	bne.n	80019c0 <__ledf2+0x64>
 80019ec:	e7ea      	b.n	80019c4 <__ledf2+0x68>
 80019ee:	429a      	cmp	r2, r3
 80019f0:	dd04      	ble.n	80019fc <__ledf2+0xa0>
 80019f2:	4243      	negs	r3, r0
 80019f4:	4158      	adcs	r0, r3
 80019f6:	0040      	lsls	r0, r0, #1
 80019f8:	3801      	subs	r0, #1
 80019fa:	e7e9      	b.n	80019d0 <__ledf2+0x74>
 80019fc:	429a      	cmp	r2, r3
 80019fe:	dbeb      	blt.n	80019d8 <__ledf2+0x7c>
 8001a00:	454f      	cmp	r7, r9
 8001a02:	d8df      	bhi.n	80019c4 <__ledf2+0x68>
 8001a04:	d006      	beq.n	8001a14 <__ledf2+0xb8>
 8001a06:	2000      	movs	r0, #0
 8001a08:	454f      	cmp	r7, r9
 8001a0a:	d2e1      	bcs.n	80019d0 <__ledf2+0x74>
 8001a0c:	2900      	cmp	r1, #0
 8001a0e:	d0e5      	beq.n	80019dc <__ledf2+0x80>
 8001a10:	0008      	movs	r0, r1
 8001a12:	e7dd      	b.n	80019d0 <__ledf2+0x74>
 8001a14:	45c4      	cmp	ip, r8
 8001a16:	d8d5      	bhi.n	80019c4 <__ledf2+0x68>
 8001a18:	2000      	movs	r0, #0
 8001a1a:	45c4      	cmp	ip, r8
 8001a1c:	d2d8      	bcs.n	80019d0 <__ledf2+0x74>
 8001a1e:	e7f5      	b.n	8001a0c <__ledf2+0xb0>
 8001a20:	000007ff 	.word	0x000007ff

08001a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2a:	f000 fafb 	bl	8002024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a2e:	f000 f869 	bl	8001b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a32:	f000 f9c9 	bl	8001dc8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001a36:	f000 f913 	bl	8001c60 <MX_TIM1_Init>
  MX_ADC_Init();
 8001a3a:	f000 f8b5 	bl	8001ba8 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <main+0xc8>)
 8001a40:	2108      	movs	r1, #8
 8001a42:	0018      	movs	r0, r3
 8001a44:	f001 fe38 	bl	80036b8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_Start(&hadc);
 8001a48:	4b29      	ldr	r3, [pc, #164]	; (8001af0 <main+0xcc>)
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f000 fcb2 	bl	80023b4 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001a50:	2301      	movs	r3, #1
 8001a52:	425a      	negs	r2, r3
 8001a54:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <main+0xcc>)
 8001a56:	0011      	movs	r1, r2
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f000 fcff 	bl	800245c <HAL_ADC_PollForConversion>

	  uint16_t adcRawData = HAL_ADC_GetValue(&hadc);
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <main+0xcc>)
 8001a60:	0018      	movs	r0, r3
 8001a62:	f000 fd93 	bl	800258c <HAL_ADC_GetValue>
 8001a66:	0002      	movs	r2, r0
 8001a68:	1dbb      	adds	r3, r7, #6
 8001a6a:	801a      	strh	r2, [r3, #0]

	  float mvData = ( ( (float)adcRawData / 4096.0 ) * 3300 ); // mV
 8001a6c:	1dbb      	adds	r3, r7, #6
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	0018      	movs	r0, r3
 8001a72:	f7fe fbf1 	bl	8000258 <__aeabi_ui2f>
 8001a76:	1c03      	adds	r3, r0, #0
 8001a78:	1c18      	adds	r0, r3, #0
 8001a7a:	f7ff fd9d 	bl	80015b8 <__aeabi_f2d>
 8001a7e:	2200      	movs	r2, #0
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <main+0xd0>)
 8001a82:	f7fe fc31 	bl	80002e8 <__aeabi_ddiv>
 8001a86:	0002      	movs	r2, r0
 8001a88:	000b      	movs	r3, r1
 8001a8a:	0010      	movs	r0, r2
 8001a8c:	0019      	movs	r1, r3
 8001a8e:	2200      	movs	r2, #0
 8001a90:	4b19      	ldr	r3, [pc, #100]	; (8001af8 <main+0xd4>)
 8001a92:	f7fe ff17 	bl	80008c4 <__aeabi_dmul>
 8001a96:	0002      	movs	r2, r0
 8001a98:	000b      	movs	r3, r1
 8001a9a:	0010      	movs	r0, r2
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	f7ff fdd3 	bl	8001648 <__aeabi_d2f>
 8001aa2:	1c03      	adds	r3, r0, #0
 8001aa4:	603b      	str	r3, [r7, #0]

	  HAL_Delay(100);
 8001aa6:	2064      	movs	r0, #100	; 0x64
 8001aa8:	f000 fb20 	bl	80020ec <HAL_Delay>

	  duty = ( mvData / 3300.0 )*99; // PWM duty-Cycle
 8001aac:	6838      	ldr	r0, [r7, #0]
 8001aae:	f7ff fd83 	bl	80015b8 <__aeabi_f2d>
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <main+0xd4>)
 8001ab6:	f7fe fc17 	bl	80002e8 <__aeabi_ddiv>
 8001aba:	0002      	movs	r2, r0
 8001abc:	000b      	movs	r3, r1
 8001abe:	0010      	movs	r0, r2
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <main+0xd8>)
 8001ac6:	f7fe fefd 	bl	80008c4 <__aeabi_dmul>
 8001aca:	0002      	movs	r2, r0
 8001acc:	000b      	movs	r3, r1
 8001ace:	0010      	movs	r0, r2
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	f7fe fba3 	bl	800021c <__aeabi_d2uiz>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <main+0xdc>)
 8001adc:	801a      	strh	r2, [r3, #0]

	  htim1.Instance->CCR3 = duty; // Pulse width
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <main+0xdc>)
 8001ae0:	881a      	ldrh	r2, [r3, #0]
 8001ae2:	4b02      	ldr	r3, [pc, #8]	; (8001aec <main+0xc8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	63da      	str	r2, [r3, #60]	; 0x3c
  {
 8001ae8:	e7ae      	b.n	8001a48 <main+0x24>
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	20000068 	.word	0x20000068
 8001af0:	20000028 	.word	0x20000028
 8001af4:	40b00000 	.word	0x40b00000
 8001af8:	40a9c800 	.word	0x40a9c800
 8001afc:	4058c000 	.word	0x4058c000
 8001b00:	200000b0 	.word	0x200000b0

08001b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b091      	sub	sp, #68	; 0x44
 8001b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0a:	2410      	movs	r4, #16
 8001b0c:	193b      	adds	r3, r7, r4
 8001b0e:	0018      	movs	r0, r3
 8001b10:	2330      	movs	r3, #48	; 0x30
 8001b12:	001a      	movs	r2, r3
 8001b14:	2100      	movs	r1, #0
 8001b16:	f002 fc01 	bl	800431c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	2310      	movs	r3, #16
 8001b20:	001a      	movs	r2, r3
 8001b22:	2100      	movs	r1, #0
 8001b24:	f002 fbfa 	bl	800431c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8001b28:	0021      	movs	r1, r4
 8001b2a:	187b      	adds	r3, r7, r1
 8001b2c:	2212      	movs	r2, #18
 8001b2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b30:	187b      	adds	r3, r7, r1
 8001b32:	2201      	movs	r2, #1
 8001b34:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001b36:	187b      	adds	r3, r7, r1
 8001b38:	2201      	movs	r2, #1
 8001b3a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b3c:	187b      	adds	r3, r7, r1
 8001b3e:	2210      	movs	r2, #16
 8001b40:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001b42:	187b      	adds	r3, r7, r1
 8001b44:	2210      	movs	r2, #16
 8001b46:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b4e:	187b      	adds	r3, r7, r1
 8001b50:	2280      	movs	r2, #128	; 0x80
 8001b52:	0212      	lsls	r2, r2, #8
 8001b54:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001b56:	187b      	adds	r3, r7, r1
 8001b58:	2200      	movs	r2, #0
 8001b5a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001b5c:	187b      	adds	r3, r7, r1
 8001b5e:	2200      	movs	r2, #0
 8001b60:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b62:	187b      	adds	r3, r7, r1
 8001b64:	0018      	movs	r0, r3
 8001b66:	f001 f8bb 	bl	8002ce0 <HAL_RCC_OscConfig>
 8001b6a:	1e03      	subs	r3, r0, #0
 8001b6c:	d001      	beq.n	8001b72 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001b6e:	f000 f943 	bl	8001df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b72:	003b      	movs	r3, r7
 8001b74:	2207      	movs	r2, #7
 8001b76:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b78:	003b      	movs	r3, r7
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b7e:	003b      	movs	r3, r7
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001b84:	003b      	movs	r3, r7
 8001b86:	22e0      	movs	r2, #224	; 0xe0
 8001b88:	00d2      	lsls	r2, r2, #3
 8001b8a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b8c:	003b      	movs	r3, r7
 8001b8e:	2100      	movs	r1, #0
 8001b90:	0018      	movs	r0, r3
 8001b92:	f001 fbc3 	bl	800331c <HAL_RCC_ClockConfig>
 8001b96:	1e03      	subs	r3, r0, #0
 8001b98:	d001      	beq.n	8001b9e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b9a:	f000 f92d 	bl	8001df8 <Error_Handler>
  }
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	b011      	add	sp, #68	; 0x44
 8001ba4:	bd90      	pop	{r4, r7, pc}
	...

08001ba8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	230c      	movs	r3, #12
 8001bb4:	001a      	movs	r2, r3
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	f002 fbb0 	bl	800431c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001bbc:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bbe:	4a27      	ldr	r2, [pc, #156]	; (8001c5c <MX_ADC_Init+0xb4>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001bc2:	4b25      	ldr	r3, [pc, #148]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001bc8:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bce:	4b22      	ldr	r3, [pc, #136]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001bd4:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bda:	4b1f      	ldr	r3, [pc, #124]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bdc:	2204      	movs	r2, #4
 8001bde:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001be0:	4b1d      	ldr	r3, [pc, #116]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001be6:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001bec:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001bf2:	4b19      	ldr	r3, [pc, #100]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bf8:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001bfa:	22c2      	movs	r2, #194	; 0xc2
 8001bfc:	32ff      	adds	r2, #255	; 0xff
 8001bfe:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c00:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001c06:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001c08:	2224      	movs	r2, #36	; 0x24
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c0e:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001c10:	2201      	movs	r2, #1
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001c14:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001c16:	0018      	movs	r0, r3
 8001c18:	f000 fa8c 	bl	8002134 <HAL_ADC_Init>
 8001c1c:	1e03      	subs	r3, r0, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001c20:	f000 f8ea 	bl	8001df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	2206      	movs	r2, #6
 8001c28:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	2280      	movs	r2, #128	; 0x80
 8001c2e:	0152      	lsls	r2, r2, #5
 8001c30:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	2280      	movs	r2, #128	; 0x80
 8001c36:	0552      	lsls	r2, r2, #21
 8001c38:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c3a:	1d3a      	adds	r2, r7, #4
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <MX_ADC_Init+0xb0>)
 8001c3e:	0011      	movs	r1, r2
 8001c40:	0018      	movs	r0, r3
 8001c42:	f000 fcaf 	bl	80025a4 <HAL_ADC_ConfigChannel>
 8001c46:	1e03      	subs	r3, r0, #0
 8001c48:	d001      	beq.n	8001c4e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8001c4a:	f000 f8d5 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b004      	add	sp, #16
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	20000028 	.word	0x20000028
 8001c5c:	40012400 	.word	0x40012400

08001c60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b096      	sub	sp, #88	; 0x58
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c66:	2348      	movs	r3, #72	; 0x48
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	2310      	movs	r3, #16
 8001c6e:	001a      	movs	r2, r3
 8001c70:	2100      	movs	r1, #0
 8001c72:	f002 fb53 	bl	800431c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c76:	2340      	movs	r3, #64	; 0x40
 8001c78:	18fb      	adds	r3, r7, r3
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	001a      	movs	r2, r3
 8001c80:	2100      	movs	r1, #0
 8001c82:	f002 fb4b 	bl	800431c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c86:	2324      	movs	r3, #36	; 0x24
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	231c      	movs	r3, #28
 8001c8e:	001a      	movs	r2, r3
 8001c90:	2100      	movs	r1, #0
 8001c92:	f002 fb43 	bl	800431c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	0018      	movs	r0, r3
 8001c9a:	2320      	movs	r3, #32
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	f002 fb3c 	bl	800431c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ca4:	4b46      	ldr	r3, [pc, #280]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001ca6:	4a47      	ldr	r2, [pc, #284]	; (8001dc4 <MX_TIM1_Init+0x164>)
 8001ca8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001caa:	4b45      	ldr	r3, [pc, #276]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb0:	4b43      	ldr	r3, [pc, #268]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001cb6:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cb8:	2263      	movs	r2, #99	; 0x63
 8001cba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cbc:	4b40      	ldr	r3, [pc, #256]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cc2:	4b3f      	ldr	r3, [pc, #252]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc8:	4b3d      	ldr	r3, [pc, #244]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cce:	4b3c      	ldr	r3, [pc, #240]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	f001 fc49 	bl	8003568 <HAL_TIM_Base_Init>
 8001cd6:	1e03      	subs	r3, r0, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001cda:	f000 f88d 	bl	8001df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cde:	2148      	movs	r1, #72	; 0x48
 8001ce0:	187b      	adds	r3, r7, r1
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	0152      	lsls	r2, r2, #5
 8001ce6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ce8:	187a      	adds	r2, r7, r1
 8001cea:	4b35      	ldr	r3, [pc, #212]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cec:	0011      	movs	r1, r2
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f001 fe5a 	bl	80039a8 <HAL_TIM_ConfigClockSource>
 8001cf4:	1e03      	subs	r3, r0, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001cf8:	f000 f87e 	bl	8001df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cfc:	4b30      	ldr	r3, [pc, #192]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f001 fc82 	bl	8003608 <HAL_TIM_PWM_Init>
 8001d04:	1e03      	subs	r3, r0, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8001d08:	f000 f876 	bl	8001df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0c:	2140      	movs	r1, #64	; 0x40
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d14:	187b      	adds	r3, r7, r1
 8001d16:	2200      	movs	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d1a:	187a      	adds	r2, r7, r1
 8001d1c:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001d1e:	0011      	movs	r1, r2
 8001d20:	0018      	movs	r0, r3
 8001d22:	f002 fa45 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d26:	1e03      	subs	r3, r0, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8001d2a:	f000 f865 	bl	8001df8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d2e:	2124      	movs	r1, #36	; 0x24
 8001d30:	187b      	adds	r3, r7, r1
 8001d32:	2260      	movs	r2, #96	; 0x60
 8001d34:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10-1;
 8001d36:	187b      	adds	r3, r7, r1
 8001d38:	2209      	movs	r2, #9
 8001d3a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d3c:	187b      	adds	r3, r7, r1
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d42:	187b      	adds	r3, r7, r1
 8001d44:	2200      	movs	r2, #0
 8001d46:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d48:	187b      	adds	r3, r7, r1
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d4e:	187b      	adds	r3, r7, r1
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d54:	187b      	adds	r3, r7, r1
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d5a:	1879      	adds	r1, r7, r1
 8001d5c:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001d5e:	2208      	movs	r2, #8
 8001d60:	0018      	movs	r0, r3
 8001d62:	f001 fd5b 	bl	800381c <HAL_TIM_PWM_ConfigChannel>
 8001d66:	1e03      	subs	r3, r0, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001d6a:	f000 f845 	bl	8001df8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d74:	1d3b      	adds	r3, r7, #4
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	0192      	lsls	r2, r2, #6
 8001d92:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	2200      	movs	r2, #0
 8001d98:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d9a:	1d3a      	adds	r2, r7, #4
 8001d9c:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001d9e:	0011      	movs	r1, r2
 8001da0:	0018      	movs	r0, r3
 8001da2:	f002 fa5d 	bl	8004260 <HAL_TIMEx_ConfigBreakDeadTime>
 8001da6:	1e03      	subs	r3, r0, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8001daa:	f000 f825 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001dae:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <MX_TIM1_Init+0x160>)
 8001db0:	0018      	movs	r0, r3
 8001db2:	f000 f8b1 	bl	8001f18 <HAL_TIM_MspPostInit>

}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	46bd      	mov	sp, r7
 8001dba:	b016      	add	sp, #88	; 0x58
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	20000068 	.word	0x20000068
 8001dc4:	40012c00 	.word	0x40012c00

08001dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <MX_GPIO_Init+0x2c>)
 8001dd0:	695a      	ldr	r2, [r3, #20]
 8001dd2:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <MX_GPIO_Init+0x2c>)
 8001dd4:	2180      	movs	r1, #128	; 0x80
 8001dd6:	0289      	lsls	r1, r1, #10
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	615a      	str	r2, [r3, #20]
 8001ddc:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <MX_GPIO_Init+0x2c>)
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	029b      	lsls	r3, r3, #10
 8001de4:	4013      	ands	r3, r2
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	40021000 	.word	0x40021000

08001df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfc:	b672      	cpsid	i
}
 8001dfe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e00:	e7fe      	b.n	8001e00 <Error_Handler+0x8>
	...

08001e04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0a:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <HAL_MspInit+0x44>)
 8001e0c:	699a      	ldr	r2, [r3, #24]
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <HAL_MspInit+0x44>)
 8001e10:	2101      	movs	r1, #1
 8001e12:	430a      	orrs	r2, r1
 8001e14:	619a      	str	r2, [r3, #24]
 8001e16:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <HAL_MspInit+0x44>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <HAL_MspInit+0x44>)
 8001e24:	69da      	ldr	r2, [r3, #28]
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_MspInit+0x44>)
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	0549      	lsls	r1, r1, #21
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	61da      	str	r2, [r3, #28]
 8001e30:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <HAL_MspInit+0x44>)
 8001e32:	69da      	ldr	r2, [r3, #28]
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	055b      	lsls	r3, r3, #21
 8001e38:	4013      	ands	r3, r2
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b002      	add	sp, #8
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e4c:	b590      	push	{r4, r7, lr}
 8001e4e:	b08b      	sub	sp, #44	; 0x2c
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	2414      	movs	r4, #20
 8001e56:	193b      	adds	r3, r7, r4
 8001e58:	0018      	movs	r0, r3
 8001e5a:	2314      	movs	r3, #20
 8001e5c:	001a      	movs	r2, r3
 8001e5e:	2100      	movs	r1, #0
 8001e60:	f002 fa5c 	bl	800431c <memset>
  if(hadc->Instance==ADC1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a19      	ldr	r2, [pc, #100]	; (8001ed0 <HAL_ADC_MspInit+0x84>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d12b      	bne.n	8001ec6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e70:	699a      	ldr	r2, [r3, #24]
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e74:	2180      	movs	r1, #128	; 0x80
 8001e76:	0089      	lsls	r1, r1, #2
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	619a      	str	r2, [r3, #24]
 8001e7c:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e7e:	699a      	ldr	r2, [r3, #24]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4013      	ands	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e8c:	695a      	ldr	r2, [r3, #20]
 8001e8e:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e90:	2180      	movs	r1, #128	; 0x80
 8001e92:	0289      	lsls	r1, r1, #10
 8001e94:	430a      	orrs	r2, r1
 8001e96:	615a      	str	r2, [r3, #20]
 8001e98:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <HAL_ADC_MspInit+0x88>)
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	029b      	lsls	r3, r3, #10
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA6     ------> ADC_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ea6:	193b      	adds	r3, r7, r4
 8001ea8:	2240      	movs	r2, #64	; 0x40
 8001eaa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eac:	193b      	adds	r3, r7, r4
 8001eae:	2203      	movs	r2, #3
 8001eb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	193b      	adds	r3, r7, r4
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb8:	193a      	adds	r2, r7, r4
 8001eba:	2390      	movs	r3, #144	; 0x90
 8001ebc:	05db      	lsls	r3, r3, #23
 8001ebe:	0011      	movs	r1, r2
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	f000 fd9d 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ec6:	46c0      	nop			; (mov r8, r8)
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	b00b      	add	sp, #44	; 0x2c
 8001ecc:	bd90      	pop	{r4, r7, pc}
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	40012400 	.word	0x40012400
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_TIM_Base_MspInit+0x38>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d10d      	bne.n	8001f06 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eea:	4b0a      	ldr	r3, [pc, #40]	; (8001f14 <HAL_TIM_Base_MspInit+0x3c>)
 8001eec:	699a      	ldr	r2, [r3, #24]
 8001eee:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <HAL_TIM_Base_MspInit+0x3c>)
 8001ef0:	2180      	movs	r1, #128	; 0x80
 8001ef2:	0109      	lsls	r1, r1, #4
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	619a      	str	r2, [r3, #24]
 8001ef8:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_TIM_Base_MspInit+0x3c>)
 8001efa:	699a      	ldr	r2, [r3, #24]
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	011b      	lsls	r3, r3, #4
 8001f00:	4013      	ands	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b004      	add	sp, #16
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	40012c00 	.word	0x40012c00
 8001f14:	40021000 	.word	0x40021000

08001f18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b089      	sub	sp, #36	; 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	240c      	movs	r4, #12
 8001f22:	193b      	adds	r3, r7, r4
 8001f24:	0018      	movs	r0, r3
 8001f26:	2314      	movs	r3, #20
 8001f28:	001a      	movs	r2, r3
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	f002 f9f6 	bl	800431c <memset>
  if(htim->Instance==TIM1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a16      	ldr	r2, [pc, #88]	; (8001f90 <HAL_TIM_MspPostInit+0x78>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d125      	bne.n	8001f86 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3a:	4b16      	ldr	r3, [pc, #88]	; (8001f94 <HAL_TIM_MspPostInit+0x7c>)
 8001f3c:	695a      	ldr	r2, [r3, #20]
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <HAL_TIM_MspPostInit+0x7c>)
 8001f40:	2180      	movs	r1, #128	; 0x80
 8001f42:	0289      	lsls	r1, r1, #10
 8001f44:	430a      	orrs	r2, r1
 8001f46:	615a      	str	r2, [r3, #20]
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_TIM_MspPostInit+0x7c>)
 8001f4a:	695a      	ldr	r2, [r3, #20]
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	029b      	lsls	r3, r3, #10
 8001f50:	4013      	ands	r3, r2
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f56:	193b      	adds	r3, r7, r4
 8001f58:	2280      	movs	r2, #128	; 0x80
 8001f5a:	00d2      	lsls	r2, r2, #3
 8001f5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	0021      	movs	r1, r4
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	2202      	movs	r2, #2
 8001f64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	187b      	adds	r3, r7, r1
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6c:	187b      	adds	r3, r7, r1
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001f72:	187b      	adds	r3, r7, r1
 8001f74:	2202      	movs	r2, #2
 8001f76:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f78:	187a      	adds	r2, r7, r1
 8001f7a:	2390      	movs	r3, #144	; 0x90
 8001f7c:	05db      	lsls	r3, r3, #23
 8001f7e:	0011      	movs	r1, r2
 8001f80:	0018      	movs	r0, r3
 8001f82:	f000 fd3d 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b009      	add	sp, #36	; 0x24
 8001f8c:	bd90      	pop	{r4, r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	40012c00 	.word	0x40012c00
 8001f94:	40021000 	.word	0x40021000

08001f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f9c:	e7fe      	b.n	8001f9c <NMI_Handler+0x4>

08001f9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <HardFault_Handler+0x4>

08001fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	46c0      	nop			; (mov r8, r8)
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fbc:	f000 f87a 	bl	80020b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc0:	46c0      	nop			; (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fd0:	480d      	ldr	r0, [pc, #52]	; (8002008 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fd2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fd4:	f7ff fff7 	bl	8001fc6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd8:	480c      	ldr	r0, [pc, #48]	; (800200c <LoopForever+0x6>)
  ldr r1, =_edata
 8001fda:	490d      	ldr	r1, [pc, #52]	; (8002010 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fdc:	4a0d      	ldr	r2, [pc, #52]	; (8002014 <LoopForever+0xe>)
  movs r3, #0
 8001fde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fe0:	e002      	b.n	8001fe8 <LoopCopyDataInit>

08001fe2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fe2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe6:	3304      	adds	r3, #4

08001fe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fec:	d3f9      	bcc.n	8001fe2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fee:	4a0a      	ldr	r2, [pc, #40]	; (8002018 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ff0:	4c0a      	ldr	r4, [pc, #40]	; (800201c <LoopForever+0x16>)
  movs r3, #0
 8001ff2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff4:	e001      	b.n	8001ffa <LoopFillZerobss>

08001ff6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff8:	3204      	adds	r2, #4

08001ffa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ffa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ffc:	d3fb      	bcc.n	8001ff6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ffe:	f002 f995 	bl	800432c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002002:	f7ff fd0f 	bl	8001a24 <main>

08002006 <LoopForever>:

LoopForever:
    b LoopForever
 8002006:	e7fe      	b.n	8002006 <LoopForever>
  ldr   r0, =_estack
 8002008:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800200c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002010:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002014:	08004404 	.word	0x08004404
  ldr r2, =_sbss
 8002018:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800201c:	200000b8 	.word	0x200000b8

08002020 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002020:	e7fe      	b.n	8002020 <ADC1_IRQHandler>
	...

08002024 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b07      	ldr	r3, [pc, #28]	; (8002048 <HAL_Init+0x24>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <HAL_Init+0x24>)
 800202e:	2110      	movs	r1, #16
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 f809 	bl	800204c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800203a:	f7ff fee3 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	0018      	movs	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	40022000 	.word	0x40022000

0800204c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002054:	4b14      	ldr	r3, [pc, #80]	; (80020a8 <HAL_InitTick+0x5c>)
 8002056:	681c      	ldr	r4, [r3, #0]
 8002058:	4b14      	ldr	r3, [pc, #80]	; (80020ac <HAL_InitTick+0x60>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	0019      	movs	r1, r3
 800205e:	23fa      	movs	r3, #250	; 0xfa
 8002060:	0098      	lsls	r0, r3, #2
 8002062:	f7fe f84f 	bl	8000104 <__udivsi3>
 8002066:	0003      	movs	r3, r0
 8002068:	0019      	movs	r1, r3
 800206a:	0020      	movs	r0, r4
 800206c:	f7fe f84a 	bl	8000104 <__udivsi3>
 8002070:	0003      	movs	r3, r0
 8002072:	0018      	movs	r0, r3
 8002074:	f000 fcb7 	bl	80029e6 <HAL_SYSTICK_Config>
 8002078:	1e03      	subs	r3, r0, #0
 800207a:	d001      	beq.n	8002080 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e00f      	b.n	80020a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b03      	cmp	r3, #3
 8002084:	d80b      	bhi.n	800209e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	2301      	movs	r3, #1
 800208a:	425b      	negs	r3, r3
 800208c:	2200      	movs	r2, #0
 800208e:	0018      	movs	r0, r3
 8002090:	f000 fc94 	bl	80029bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_InitTick+0x64>)
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e000      	b.n	80020a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
}
 80020a0:	0018      	movs	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b003      	add	sp, #12
 80020a6:	bd90      	pop	{r4, r7, pc}
 80020a8:	20000000 	.word	0x20000000
 80020ac:	20000008 	.word	0x20000008
 80020b0:	20000004 	.word	0x20000004

080020b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_IncTick+0x1c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	001a      	movs	r2, r3
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_IncTick+0x20>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	18d2      	adds	r2, r2, r3
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <HAL_IncTick+0x20>)
 80020c6:	601a      	str	r2, [r3, #0]
}
 80020c8:	46c0      	nop			; (mov r8, r8)
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	20000008 	.word	0x20000008
 80020d4:	200000b4 	.word	0x200000b4

080020d8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b02      	ldr	r3, [pc, #8]	; (80020e8 <HAL_GetTick+0x10>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	0018      	movs	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	200000b4 	.word	0x200000b4

080020ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f4:	f7ff fff0 	bl	80020d8 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3301      	adds	r3, #1
 8002104:	d005      	beq.n	8002112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <HAL_Delay+0x44>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	001a      	movs	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	189b      	adds	r3, r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	f7ff ffe0 	bl	80020d8 <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	429a      	cmp	r2, r3
 8002122:	d8f7      	bhi.n	8002114 <HAL_Delay+0x28>
  {
  }
}
 8002124:	46c0      	nop			; (mov r8, r8)
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b004      	add	sp, #16
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	20000008 	.word	0x20000008

08002134 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213c:	230f      	movs	r3, #15
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e125      	b.n	800239e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002156:	2b00      	cmp	r3, #0
 8002158:	d10a      	bne.n	8002170 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2234      	movs	r2, #52	; 0x34
 8002164:	2100      	movs	r1, #0
 8002166:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	0018      	movs	r0, r3
 800216c:	f7ff fe6e 	bl	8001e4c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002174:	2210      	movs	r2, #16
 8002176:	4013      	ands	r3, r2
 8002178:	d000      	beq.n	800217c <HAL_ADC_Init+0x48>
 800217a:	e103      	b.n	8002384 <HAL_ADC_Init+0x250>
 800217c:	230f      	movs	r3, #15
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d000      	beq.n	8002188 <HAL_ADC_Init+0x54>
 8002186:	e0fd      	b.n	8002384 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2204      	movs	r2, #4
 8002190:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002192:	d000      	beq.n	8002196 <HAL_ADC_Init+0x62>
 8002194:	e0f6      	b.n	8002384 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219a:	4a83      	ldr	r2, [pc, #524]	; (80023a8 <HAL_ADC_Init+0x274>)
 800219c:	4013      	ands	r3, r2
 800219e:	2202      	movs	r2, #2
 80021a0:	431a      	orrs	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	2203      	movs	r2, #3
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d112      	bne.n	80021da <HAL_ADC_Init+0xa6>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2201      	movs	r2, #1
 80021bc:	4013      	ands	r3, r2
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d009      	beq.n	80021d6 <HAL_ADC_Init+0xa2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	401a      	ands	r2, r3
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d101      	bne.n	80021da <HAL_ADC_Init+0xa6>
 80021d6:	2301      	movs	r3, #1
 80021d8:	e000      	b.n	80021dc <HAL_ADC_Init+0xa8>
 80021da:	2300      	movs	r3, #0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d116      	bne.n	800220e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	2218      	movs	r2, #24
 80021e8:	4393      	bics	r3, r2
 80021ea:	0019      	movs	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	0899      	lsrs	r1, r3, #2
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4964      	ldr	r1, [pc, #400]	; (80023ac <HAL_ADC_Init+0x278>)
 800221a:	400a      	ands	r2, r1
 800221c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7e1b      	ldrb	r3, [r3, #24]
 8002222:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	7e5b      	ldrb	r3, [r3, #25]
 8002228:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800222a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7e9b      	ldrb	r3, [r3, #26]
 8002230:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002232:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	2b01      	cmp	r3, #1
 800223a:	d002      	beq.n	8002242 <HAL_ADC_Init+0x10e>
 800223c:	2380      	movs	r3, #128	; 0x80
 800223e:	015b      	lsls	r3, r3, #5
 8002240:	e000      	b.n	8002244 <HAL_ADC_Init+0x110>
 8002242:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002244:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800224a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d101      	bne.n	8002258 <HAL_ADC_Init+0x124>
 8002254:	2304      	movs	r3, #4
 8002256:	e000      	b.n	800225a <HAL_ADC_Init+0x126>
 8002258:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800225a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2124      	movs	r1, #36	; 0x24
 8002260:	5c5b      	ldrb	r3, [r3, r1]
 8002262:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002264:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	4313      	orrs	r3, r2
 800226a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	7edb      	ldrb	r3, [r3, #27]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d115      	bne.n	80022a0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	7e9b      	ldrb	r3, [r3, #26]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2280      	movs	r2, #128	; 0x80
 8002280:	0252      	lsls	r2, r2, #9
 8002282:	4313      	orrs	r3, r2
 8002284:	60bb      	str	r3, [r7, #8]
 8002286:	e00b      	b.n	80022a0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800228c:	2220      	movs	r2, #32
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002298:	2201      	movs	r2, #1
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69da      	ldr	r2, [r3, #28]
 80022a4:	23c2      	movs	r3, #194	; 0xc2
 80022a6:	33ff      	adds	r3, #255	; 0xff
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d007      	beq.n	80022bc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80022b4:	4313      	orrs	r3, r2
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68d9      	ldr	r1, [r3, #12]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	055b      	lsls	r3, r3, #21
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d01b      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d017      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d013      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d00f      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	d00b      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fc:	2b05      	cmp	r3, #5
 80022fe:	d007      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	2b06      	cmp	r3, #6
 8002306:	d003      	beq.n	8002310 <HAL_ADC_Init+0x1dc>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230c:	2b07      	cmp	r3, #7
 800230e:	d112      	bne.n	8002336 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695a      	ldr	r2, [r3, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2107      	movs	r1, #7
 800231c:	438a      	bics	r2, r1
 800231e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6959      	ldr	r1, [r3, #20]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232a:	2207      	movs	r2, #7
 800232c:	401a      	ands	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	4a1c      	ldr	r2, [pc, #112]	; (80023b0 <HAL_ADC_Init+0x27c>)
 800233e:	4013      	ands	r3, r2
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	429a      	cmp	r2, r3
 8002344:	d10b      	bne.n	800235e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002350:	2203      	movs	r2, #3
 8002352:	4393      	bics	r3, r2
 8002354:	2201      	movs	r2, #1
 8002356:	431a      	orrs	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800235c:	e01c      	b.n	8002398 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002362:	2212      	movs	r2, #18
 8002364:	4393      	bics	r3, r2
 8002366:	2210      	movs	r2, #16
 8002368:	431a      	orrs	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002372:	2201      	movs	r2, #1
 8002374:	431a      	orrs	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800237a:	230f      	movs	r3, #15
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002382:	e009      	b.n	8002398 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002388:	2210      	movs	r2, #16
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002390:	230f      	movs	r3, #15
 8002392:	18fb      	adds	r3, r7, r3
 8002394:	2201      	movs	r2, #1
 8002396:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002398:	230f      	movs	r3, #15
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	781b      	ldrb	r3, [r3, #0]
}
 800239e:	0018      	movs	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	b004      	add	sp, #16
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	fffffefd 	.word	0xfffffefd
 80023ac:	fffe0219 	.word	0xfffe0219
 80023b0:	833fffe7 	.word	0x833fffe7

080023b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023bc:	230f      	movs	r3, #15
 80023be:	18fb      	adds	r3, r7, r3
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	2204      	movs	r2, #4
 80023cc:	4013      	ands	r3, r2
 80023ce:	d138      	bne.n	8002442 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2234      	movs	r2, #52	; 0x34
 80023d4:	5c9b      	ldrb	r3, [r3, r2]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d101      	bne.n	80023de <HAL_ADC_Start+0x2a>
 80023da:	2302      	movs	r3, #2
 80023dc:	e038      	b.n	8002450 <HAL_ADC_Start+0x9c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2234      	movs	r2, #52	; 0x34
 80023e2:	2101      	movs	r1, #1
 80023e4:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	7e5b      	ldrb	r3, [r3, #25]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d007      	beq.n	80023fe <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80023ee:	230f      	movs	r3, #15
 80023f0:	18fc      	adds	r4, r7, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	0018      	movs	r0, r3
 80023f6:	f000 f9cb 	bl	8002790 <ADC_Enable>
 80023fa:	0003      	movs	r3, r0
 80023fc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023fe:	230f      	movs	r3, #15
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d120      	bne.n	800244a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800240c:	4a12      	ldr	r2, [pc, #72]	; (8002458 <HAL_ADC_Start+0xa4>)
 800240e:	4013      	ands	r3, r2
 8002410:	2280      	movs	r2, #128	; 0x80
 8002412:	0052      	lsls	r2, r2, #1
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2234      	movs	r2, #52	; 0x34
 8002424:	2100      	movs	r1, #0
 8002426:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	221c      	movs	r2, #28
 800242e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2104      	movs	r1, #4
 800243c:	430a      	orrs	r2, r1
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	e003      	b.n	800244a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002442:	230f      	movs	r3, #15
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	2202      	movs	r2, #2
 8002448:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800244a:	230f      	movs	r3, #15
 800244c:	18fb      	adds	r3, r7, r3
 800244e:	781b      	ldrb	r3, [r3, #0]
}
 8002450:	0018      	movs	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	b005      	add	sp, #20
 8002456:	bd90      	pop	{r4, r7, pc}
 8002458:	fffff0fe 	.word	0xfffff0fe

0800245c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	2b08      	cmp	r3, #8
 800246c:	d102      	bne.n	8002474 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800246e:	2308      	movs	r3, #8
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	e014      	b.n	800249e <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	2201      	movs	r2, #1
 800247c:	4013      	ands	r3, r2
 800247e:	2b01      	cmp	r3, #1
 8002480:	d10b      	bne.n	800249a <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002486:	2220      	movs	r2, #32
 8002488:	431a      	orrs	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2234      	movs	r2, #52	; 0x34
 8002492:	2100      	movs	r1, #0
 8002494:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e071      	b.n	800257e <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800249a:	230c      	movs	r3, #12
 800249c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800249e:	f7ff fe1b 	bl	80020d8 <HAL_GetTick>
 80024a2:	0003      	movs	r3, r0
 80024a4:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024a6:	e01f      	b.n	80024e8 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	3301      	adds	r3, #1
 80024ac:	d01c      	beq.n	80024e8 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d007      	beq.n	80024c4 <HAL_ADC_PollForConversion+0x68>
 80024b4:	f7ff fe10 	bl	80020d8 <HAL_GetTick>
 80024b8:	0002      	movs	r2, r0
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d211      	bcs.n	80024e8 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4013      	ands	r3, r2
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d4:	2204      	movs	r2, #4
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2234      	movs	r2, #52	; 0x34
 80024e0:	2100      	movs	r1, #0
 80024e2:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e04a      	b.n	800257e <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	4013      	ands	r3, r2
 80024f2:	d0d9      	beq.n	80024a8 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f8:	2280      	movs	r2, #128	; 0x80
 80024fa:	0092      	lsls	r2, r2, #2
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	23c0      	movs	r3, #192	; 0xc0
 800250a:	011b      	lsls	r3, r3, #4
 800250c:	4013      	ands	r3, r2
 800250e:	d12d      	bne.n	800256c <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002514:	2b00      	cmp	r3, #0
 8002516:	d129      	bne.n	800256c <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2208      	movs	r2, #8
 8002520:	4013      	ands	r3, r2
 8002522:	2b08      	cmp	r3, #8
 8002524:	d122      	bne.n	800256c <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2204      	movs	r2, #4
 800252e:	4013      	ands	r3, r2
 8002530:	d110      	bne.n	8002554 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	210c      	movs	r1, #12
 800253e:	438a      	bics	r2, r1
 8002540:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	4a10      	ldr	r2, [pc, #64]	; (8002588 <HAL_ADC_PollForConversion+0x12c>)
 8002548:	4013      	ands	r3, r2
 800254a:	2201      	movs	r2, #1
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	639a      	str	r2, [r3, #56]	; 0x38
 8002552:	e00b      	b.n	800256c <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	2220      	movs	r2, #32
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002564:	2201      	movs	r2, #1
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	7e1b      	ldrb	r3, [r3, #24]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d103      	bne.n	800257c <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	220c      	movs	r2, #12
 800257a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	0018      	movs	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	b004      	add	sp, #16
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	fffffefe 	.word	0xfffffefe

0800258c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800259a:	0018      	movs	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	b002      	add	sp, #8
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ae:	230f      	movs	r3, #15
 80025b0:	18fb      	adds	r3, r7, r3
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	055b      	lsls	r3, r3, #21
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d011      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x46>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d00d      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x46>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d009      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x46>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	2b03      	cmp	r3, #3
 80025dc:	d005      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x46>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d001      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x46>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2234      	movs	r2, #52	; 0x34
 80025ee:	5c9b      	ldrb	r3, [r3, r2]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x54>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0bb      	b.n	8002770 <HAL_ADC_ConfigChannel+0x1cc>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2234      	movs	r2, #52	; 0x34
 80025fc:	2101      	movs	r1, #1
 80025fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2204      	movs	r2, #4
 8002608:	4013      	ands	r3, r2
 800260a:	d000      	beq.n	800260e <HAL_ADC_ConfigChannel+0x6a>
 800260c:	e09f      	b.n	800274e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a59      	ldr	r2, [pc, #356]	; (8002778 <HAL_ADC_ConfigChannel+0x1d4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d100      	bne.n	800261a <HAL_ADC_ConfigChannel+0x76>
 8002618:	e077      	b.n	800270a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2201      	movs	r2, #1
 8002626:	409a      	lsls	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	055b      	lsls	r3, r3, #21
 8002638:	429a      	cmp	r2, r3
 800263a:	d037      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	2b01      	cmp	r3, #1
 8002642:	d033      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	2b02      	cmp	r3, #2
 800264a:	d02f      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	2b03      	cmp	r3, #3
 8002652:	d02b      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002658:	2b04      	cmp	r3, #4
 800265a:	d027      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	2b05      	cmp	r3, #5
 8002662:	d023      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002668:	2b06      	cmp	r3, #6
 800266a:	d01f      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002670:	2b07      	cmp	r3, #7
 8002672:	d01b      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	2107      	movs	r1, #7
 8002680:	400b      	ands	r3, r1
 8002682:	429a      	cmp	r2, r3
 8002684:	d012      	beq.n	80026ac <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	695a      	ldr	r2, [r3, #20]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2107      	movs	r1, #7
 8002692:	438a      	bics	r2, r1
 8002694:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6959      	ldr	r1, [r3, #20]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2207      	movs	r2, #7
 80026a2:	401a      	ands	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b10      	cmp	r3, #16
 80026b2:	d003      	beq.n	80026bc <HAL_ADC_ConfigChannel+0x118>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b11      	cmp	r3, #17
 80026ba:	d152      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80026bc:	4b2f      	ldr	r3, [pc, #188]	; (800277c <HAL_ADC_ConfigChannel+0x1d8>)
 80026be:	6819      	ldr	r1, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d102      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x12a>
 80026c8:	2380      	movs	r3, #128	; 0x80
 80026ca:	041b      	lsls	r3, r3, #16
 80026cc:	e001      	b.n	80026d2 <HAL_ADC_ConfigChannel+0x12e>
 80026ce:	2380      	movs	r3, #128	; 0x80
 80026d0:	03db      	lsls	r3, r3, #15
 80026d2:	4a2a      	ldr	r2, [pc, #168]	; (800277c <HAL_ADC_ConfigChannel+0x1d8>)
 80026d4:	430b      	orrs	r3, r1
 80026d6:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b10      	cmp	r3, #16
 80026de:	d140      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026e0:	4b27      	ldr	r3, [pc, #156]	; (8002780 <HAL_ADC_ConfigChannel+0x1dc>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4927      	ldr	r1, [pc, #156]	; (8002784 <HAL_ADC_ConfigChannel+0x1e0>)
 80026e6:	0018      	movs	r0, r3
 80026e8:	f7fd fd0c 	bl	8000104 <__udivsi3>
 80026ec:	0003      	movs	r3, r0
 80026ee:	001a      	movs	r2, r3
 80026f0:	0013      	movs	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	189b      	adds	r3, r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026fa:	e002      	b.n	8002702 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	3b01      	subs	r3, #1
 8002700:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f9      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x158>
 8002708:	e02b      	b.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2101      	movs	r1, #1
 8002716:	4099      	lsls	r1, r3
 8002718:	000b      	movs	r3, r1
 800271a:	43d9      	mvns	r1, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	400a      	ands	r2, r1
 8002722:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b10      	cmp	r3, #16
 800272a:	d003      	beq.n	8002734 <HAL_ADC_ConfigChannel+0x190>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b11      	cmp	r3, #17
 8002732:	d116      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <HAL_ADC_ConfigChannel+0x1d8>)
 8002736:	6819      	ldr	r1, [r3, #0]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b10      	cmp	r3, #16
 800273e:	d101      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1a0>
 8002740:	4a11      	ldr	r2, [pc, #68]	; (8002788 <HAL_ADC_ConfigChannel+0x1e4>)
 8002742:	e000      	b.n	8002746 <HAL_ADC_ConfigChannel+0x1a2>
 8002744:	4a11      	ldr	r2, [pc, #68]	; (800278c <HAL_ADC_ConfigChannel+0x1e8>)
 8002746:	4b0d      	ldr	r3, [pc, #52]	; (800277c <HAL_ADC_ConfigChannel+0x1d8>)
 8002748:	400a      	ands	r2, r1
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	e009      	b.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002752:	2220      	movs	r2, #32
 8002754:	431a      	orrs	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800275a:	230f      	movs	r3, #15
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	2201      	movs	r2, #1
 8002760:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2234      	movs	r2, #52	; 0x34
 8002766:	2100      	movs	r1, #0
 8002768:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800276a:	230f      	movs	r3, #15
 800276c:	18fb      	adds	r3, r7, r3
 800276e:	781b      	ldrb	r3, [r3, #0]
}
 8002770:	0018      	movs	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	b004      	add	sp, #16
 8002776:	bd80      	pop	{r7, pc}
 8002778:	00001001 	.word	0x00001001
 800277c:	40012708 	.word	0x40012708
 8002780:	20000000 	.word	0x20000000
 8002784:	000f4240 	.word	0x000f4240
 8002788:	ff7fffff 	.word	0xff7fffff
 800278c:	ffbfffff 	.word	0xffbfffff

08002790 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2203      	movs	r2, #3
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d112      	bne.n	80027d4 <ADC_Enable+0x44>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2201      	movs	r2, #1
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d009      	beq.n	80027d0 <ADC_Enable+0x40>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	2380      	movs	r3, #128	; 0x80
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	401a      	ands	r2, r3
 80027c8:	2380      	movs	r3, #128	; 0x80
 80027ca:	021b      	lsls	r3, r3, #8
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d101      	bne.n	80027d4 <ADC_Enable+0x44>
 80027d0:	2301      	movs	r3, #1
 80027d2:	e000      	b.n	80027d6 <ADC_Enable+0x46>
 80027d4:	2300      	movs	r3, #0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d152      	bne.n	8002880 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a2a      	ldr	r2, [pc, #168]	; (800288c <ADC_Enable+0xfc>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	d00d      	beq.n	8002802 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ea:	2210      	movs	r2, #16
 80027ec:	431a      	orrs	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f6:	2201      	movs	r2, #1
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e03f      	b.n	8002882 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2101      	movs	r1, #1
 800280e:	430a      	orrs	r2, r1
 8002810:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002812:	4b1f      	ldr	r3, [pc, #124]	; (8002890 <ADC_Enable+0x100>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	491f      	ldr	r1, [pc, #124]	; (8002894 <ADC_Enable+0x104>)
 8002818:	0018      	movs	r0, r3
 800281a:	f7fd fc73 	bl	8000104 <__udivsi3>
 800281e:	0003      	movs	r3, r0
 8002820:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002822:	e002      	b.n	800282a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	3b01      	subs	r3, #1
 8002828:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1f9      	bne.n	8002824 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002830:	f7ff fc52 	bl	80020d8 <HAL_GetTick>
 8002834:	0003      	movs	r3, r0
 8002836:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002838:	e01b      	b.n	8002872 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800283a:	f7ff fc4d 	bl	80020d8 <HAL_GetTick>
 800283e:	0002      	movs	r2, r0
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d914      	bls.n	8002872 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2201      	movs	r2, #1
 8002850:	4013      	ands	r3, r2
 8002852:	2b01      	cmp	r3, #1
 8002854:	d00d      	beq.n	8002872 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285a:	2210      	movs	r2, #16
 800285c:	431a      	orrs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002866:	2201      	movs	r2, #1
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e007      	b.n	8002882 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2201      	movs	r2, #1
 800287a:	4013      	ands	r3, r2
 800287c:	2b01      	cmp	r3, #1
 800287e:	d1dc      	bne.n	800283a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	0018      	movs	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	b004      	add	sp, #16
 8002888:	bd80      	pop	{r7, pc}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	80000017 	.word	0x80000017
 8002890:	20000000 	.word	0x20000000
 8002894:	000f4240 	.word	0x000f4240

08002898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002898:	b590      	push	{r4, r7, lr}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	0002      	movs	r2, r0
 80028a0:	6039      	str	r1, [r7, #0]
 80028a2:	1dfb      	adds	r3, r7, #7
 80028a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	2b7f      	cmp	r3, #127	; 0x7f
 80028ac:	d828      	bhi.n	8002900 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028ae:	4a2f      	ldr	r2, [pc, #188]	; (800296c <__NVIC_SetPriority+0xd4>)
 80028b0:	1dfb      	adds	r3, r7, #7
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b25b      	sxtb	r3, r3
 80028b6:	089b      	lsrs	r3, r3, #2
 80028b8:	33c0      	adds	r3, #192	; 0xc0
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	589b      	ldr	r3, [r3, r2]
 80028be:	1dfa      	adds	r2, r7, #7
 80028c0:	7812      	ldrb	r2, [r2, #0]
 80028c2:	0011      	movs	r1, r2
 80028c4:	2203      	movs	r2, #3
 80028c6:	400a      	ands	r2, r1
 80028c8:	00d2      	lsls	r2, r2, #3
 80028ca:	21ff      	movs	r1, #255	; 0xff
 80028cc:	4091      	lsls	r1, r2
 80028ce:	000a      	movs	r2, r1
 80028d0:	43d2      	mvns	r2, r2
 80028d2:	401a      	ands	r2, r3
 80028d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	019b      	lsls	r3, r3, #6
 80028da:	22ff      	movs	r2, #255	; 0xff
 80028dc:	401a      	ands	r2, r3
 80028de:	1dfb      	adds	r3, r7, #7
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	0018      	movs	r0, r3
 80028e4:	2303      	movs	r3, #3
 80028e6:	4003      	ands	r3, r0
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028ec:	481f      	ldr	r0, [pc, #124]	; (800296c <__NVIC_SetPriority+0xd4>)
 80028ee:	1dfb      	adds	r3, r7, #7
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	b25b      	sxtb	r3, r3
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	430a      	orrs	r2, r1
 80028f8:	33c0      	adds	r3, #192	; 0xc0
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80028fe:	e031      	b.n	8002964 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002900:	4a1b      	ldr	r2, [pc, #108]	; (8002970 <__NVIC_SetPriority+0xd8>)
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	0019      	movs	r1, r3
 8002908:	230f      	movs	r3, #15
 800290a:	400b      	ands	r3, r1
 800290c:	3b08      	subs	r3, #8
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	3306      	adds	r3, #6
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	18d3      	adds	r3, r2, r3
 8002916:	3304      	adds	r3, #4
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	1dfa      	adds	r2, r7, #7
 800291c:	7812      	ldrb	r2, [r2, #0]
 800291e:	0011      	movs	r1, r2
 8002920:	2203      	movs	r2, #3
 8002922:	400a      	ands	r2, r1
 8002924:	00d2      	lsls	r2, r2, #3
 8002926:	21ff      	movs	r1, #255	; 0xff
 8002928:	4091      	lsls	r1, r2
 800292a:	000a      	movs	r2, r1
 800292c:	43d2      	mvns	r2, r2
 800292e:	401a      	ands	r2, r3
 8002930:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	019b      	lsls	r3, r3, #6
 8002936:	22ff      	movs	r2, #255	; 0xff
 8002938:	401a      	ands	r2, r3
 800293a:	1dfb      	adds	r3, r7, #7
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	0018      	movs	r0, r3
 8002940:	2303      	movs	r3, #3
 8002942:	4003      	ands	r3, r0
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002948:	4809      	ldr	r0, [pc, #36]	; (8002970 <__NVIC_SetPriority+0xd8>)
 800294a:	1dfb      	adds	r3, r7, #7
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	001c      	movs	r4, r3
 8002950:	230f      	movs	r3, #15
 8002952:	4023      	ands	r3, r4
 8002954:	3b08      	subs	r3, #8
 8002956:	089b      	lsrs	r3, r3, #2
 8002958:	430a      	orrs	r2, r1
 800295a:	3306      	adds	r3, #6
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	18c3      	adds	r3, r0, r3
 8002960:	3304      	adds	r3, #4
 8002962:	601a      	str	r2, [r3, #0]
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b003      	add	sp, #12
 800296a:	bd90      	pop	{r4, r7, pc}
 800296c:	e000e100 	.word	0xe000e100
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	1e5a      	subs	r2, r3, #1
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	045b      	lsls	r3, r3, #17
 8002984:	429a      	cmp	r2, r3
 8002986:	d301      	bcc.n	800298c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002988:	2301      	movs	r3, #1
 800298a:	e010      	b.n	80029ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800298c:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <SysTick_Config+0x44>)
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	3a01      	subs	r2, #1
 8002992:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002994:	2301      	movs	r3, #1
 8002996:	425b      	negs	r3, r3
 8002998:	2103      	movs	r1, #3
 800299a:	0018      	movs	r0, r3
 800299c:	f7ff ff7c 	bl	8002898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <SysTick_Config+0x44>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029a6:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <SysTick_Config+0x44>)
 80029a8:	2207      	movs	r2, #7
 80029aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b002      	add	sp, #8
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	e000e010 	.word	0xe000e010

080029bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60b9      	str	r1, [r7, #8]
 80029c4:	607a      	str	r2, [r7, #4]
 80029c6:	210f      	movs	r1, #15
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	1c02      	adds	r2, r0, #0
 80029cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	187b      	adds	r3, r7, r1
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	b25b      	sxtb	r3, r3
 80029d6:	0011      	movs	r1, r2
 80029d8:	0018      	movs	r0, r3
 80029da:	f7ff ff5d 	bl	8002898 <__NVIC_SetPriority>
}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	46bd      	mov	sp, r7
 80029e2:	b004      	add	sp, #16
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	0018      	movs	r0, r3
 80029f2:	f7ff ffbf 	bl	8002974 <SysTick_Config>
 80029f6:	0003      	movs	r3, r0
}
 80029f8:	0018      	movs	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b002      	add	sp, #8
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a0e:	e14f      	b.n	8002cb0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2101      	movs	r1, #1
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4091      	lsls	r1, r2
 8002a1a:	000a      	movs	r2, r1
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d100      	bne.n	8002a28 <HAL_GPIO_Init+0x28>
 8002a26:	e140      	b.n	8002caa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d005      	beq.n	8002a40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2203      	movs	r2, #3
 8002a3a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d130      	bne.n	8002aa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	2203      	movs	r2, #3
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	0013      	movs	r3, r2
 8002a50:	43da      	mvns	r2, r3
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	409a      	lsls	r2, r3
 8002a62:	0013      	movs	r3, r2
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a76:	2201      	movs	r2, #1
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	0013      	movs	r3, r2
 8002a7e:	43da      	mvns	r2, r3
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	401a      	ands	r2, r3
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	409a      	lsls	r2, r3
 8002a94:	0013      	movs	r3, r2
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d017      	beq.n	8002ade <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	2203      	movs	r2, #3
 8002aba:	409a      	lsls	r2, r3
 8002abc:	0013      	movs	r3, r2
 8002abe:	43da      	mvns	r2, r3
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	409a      	lsls	r2, r3
 8002ad0:	0013      	movs	r3, r2
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d123      	bne.n	8002b32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	08da      	lsrs	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3208      	adds	r2, #8
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	58d3      	ldr	r3, [r2, r3]
 8002af6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	2207      	movs	r2, #7
 8002afc:	4013      	ands	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	220f      	movs	r2, #15
 8002b02:	409a      	lsls	r2, r3
 8002b04:	0013      	movs	r3, r2
 8002b06:	43da      	mvns	r2, r3
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2107      	movs	r1, #7
 8002b16:	400b      	ands	r3, r1
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	409a      	lsls	r2, r3
 8002b1c:	0013      	movs	r3, r2
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	08da      	lsrs	r2, r3, #3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3208      	adds	r2, #8
 8002b2c:	0092      	lsls	r2, r2, #2
 8002b2e:	6939      	ldr	r1, [r7, #16]
 8002b30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	0013      	movs	r3, r2
 8002b42:	43da      	mvns	r2, r3
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	4013      	ands	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2203      	movs	r2, #3
 8002b50:	401a      	ands	r2, r3
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	409a      	lsls	r2, r3
 8002b58:	0013      	movs	r3, r2
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	23c0      	movs	r3, #192	; 0xc0
 8002b6c:	029b      	lsls	r3, r3, #10
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d100      	bne.n	8002b74 <HAL_GPIO_Init+0x174>
 8002b72:	e09a      	b.n	8002caa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b74:	4b54      	ldr	r3, [pc, #336]	; (8002cc8 <HAL_GPIO_Init+0x2c8>)
 8002b76:	699a      	ldr	r2, [r3, #24]
 8002b78:	4b53      	ldr	r3, [pc, #332]	; (8002cc8 <HAL_GPIO_Init+0x2c8>)
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	619a      	str	r2, [r3, #24]
 8002b80:	4b51      	ldr	r3, [pc, #324]	; (8002cc8 <HAL_GPIO_Init+0x2c8>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2201      	movs	r2, #1
 8002b86:	4013      	ands	r3, r2
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b8c:	4a4f      	ldr	r2, [pc, #316]	; (8002ccc <HAL_GPIO_Init+0x2cc>)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	589b      	ldr	r3, [r3, r2]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2203      	movs	r2, #3
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	220f      	movs	r2, #15
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	0013      	movs	r3, r2
 8002ba8:	43da      	mvns	r2, r3
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4013      	ands	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	2390      	movs	r3, #144	; 0x90
 8002bb4:	05db      	lsls	r3, r3, #23
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d013      	beq.n	8002be2 <HAL_GPIO_Init+0x1e2>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a44      	ldr	r2, [pc, #272]	; (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00d      	beq.n	8002bde <HAL_GPIO_Init+0x1de>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a43      	ldr	r2, [pc, #268]	; (8002cd4 <HAL_GPIO_Init+0x2d4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d007      	beq.n	8002bda <HAL_GPIO_Init+0x1da>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a42      	ldr	r2, [pc, #264]	; (8002cd8 <HAL_GPIO_Init+0x2d8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d101      	bne.n	8002bd6 <HAL_GPIO_Init+0x1d6>
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e006      	b.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002bd6:	2305      	movs	r3, #5
 8002bd8:	e004      	b.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e002      	b.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002be2:	2300      	movs	r3, #0
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	2103      	movs	r1, #3
 8002be8:	400a      	ands	r2, r1
 8002bea:	0092      	lsls	r2, r2, #2
 8002bec:	4093      	lsls	r3, r2
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bf4:	4935      	ldr	r1, [pc, #212]	; (8002ccc <HAL_GPIO_Init+0x2cc>)
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	089b      	lsrs	r3, r3, #2
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c02:	4b36      	ldr	r3, [pc, #216]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	43da      	mvns	r2, r3
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	035b      	lsls	r3, r3, #13
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c26:	4b2d      	ldr	r3, [pc, #180]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43da      	mvns	r2, r3
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	039b      	lsls	r3, r3, #14
 8002c44:	4013      	ands	r3, r2
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c50:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002c56:	4b21      	ldr	r3, [pc, #132]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685a      	ldr	r2, [r3, #4]
 8002c6a:	2380      	movs	r3, #128	; 0x80
 8002c6c:	029b      	lsls	r3, r3, #10
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c7a:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002c80:	4b16      	ldr	r3, [pc, #88]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	43da      	mvns	r2, r3
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	025b      	lsls	r3, r3, #9
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d003      	beq.n	8002ca4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002ca4:	4b0d      	ldr	r3, [pc, #52]	; (8002cdc <HAL_GPIO_Init+0x2dc>)
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	3301      	adds	r3, #1
 8002cae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	40da      	lsrs	r2, r3
 8002cb8:	1e13      	subs	r3, r2, #0
 8002cba:	d000      	beq.n	8002cbe <HAL_GPIO_Init+0x2be>
 8002cbc:	e6a8      	b.n	8002a10 <HAL_GPIO_Init+0x10>
  } 
}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b006      	add	sp, #24
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40010000 	.word	0x40010000
 8002cd0:	48000400 	.word	0x48000400
 8002cd4:	48000800 	.word	0x48000800
 8002cd8:	48000c00 	.word	0x48000c00
 8002cdc:	40010400 	.word	0x40010400

08002ce0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b088      	sub	sp, #32
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e305      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	d100      	bne.n	8002cfe <HAL_RCC_OscConfig+0x1e>
 8002cfc:	e08d      	b.n	8002e1a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002cfe:	4bc5      	ldr	r3, [pc, #788]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	220c      	movs	r2, #12
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d00e      	beq.n	8002d28 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d0a:	4bc2      	ldr	r3, [pc, #776]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	220c      	movs	r2, #12
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d116      	bne.n	8002d44 <HAL_RCC_OscConfig+0x64>
 8002d16:	4bbf      	ldr	r3, [pc, #764]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	23c0      	movs	r3, #192	; 0xc0
 8002d1c:	025b      	lsls	r3, r3, #9
 8002d1e:	401a      	ands	r2, r3
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	025b      	lsls	r3, r3, #9
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d10d      	bne.n	8002d44 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	4bba      	ldr	r3, [pc, #744]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	2380      	movs	r3, #128	; 0x80
 8002d2e:	029b      	lsls	r3, r3, #10
 8002d30:	4013      	ands	r3, r2
 8002d32:	d100      	bne.n	8002d36 <HAL_RCC_OscConfig+0x56>
 8002d34:	e070      	b.n	8002e18 <HAL_RCC_OscConfig+0x138>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d000      	beq.n	8002d40 <HAL_RCC_OscConfig+0x60>
 8002d3e:	e06b      	b.n	8002e18 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e2dc      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d107      	bne.n	8002d5c <HAL_RCC_OscConfig+0x7c>
 8002d4c:	4bb1      	ldr	r3, [pc, #708]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4bb0      	ldr	r3, [pc, #704]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d52:	2180      	movs	r1, #128	; 0x80
 8002d54:	0249      	lsls	r1, r1, #9
 8002d56:	430a      	orrs	r2, r1
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	e02f      	b.n	8002dbc <HAL_RCC_OscConfig+0xdc>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10c      	bne.n	8002d7e <HAL_RCC_OscConfig+0x9e>
 8002d64:	4bab      	ldr	r3, [pc, #684]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4baa      	ldr	r3, [pc, #680]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d6a:	49ab      	ldr	r1, [pc, #684]	; (8003018 <HAL_RCC_OscConfig+0x338>)
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	4ba8      	ldr	r3, [pc, #672]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4ba7      	ldr	r3, [pc, #668]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d76:	49a9      	ldr	r1, [pc, #676]	; (800301c <HAL_RCC_OscConfig+0x33c>)
 8002d78:	400a      	ands	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	e01e      	b.n	8002dbc <HAL_RCC_OscConfig+0xdc>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b05      	cmp	r3, #5
 8002d84:	d10e      	bne.n	8002da4 <HAL_RCC_OscConfig+0xc4>
 8002d86:	4ba3      	ldr	r3, [pc, #652]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	4ba2      	ldr	r3, [pc, #648]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d8c:	2180      	movs	r1, #128	; 0x80
 8002d8e:	02c9      	lsls	r1, r1, #11
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	4b9f      	ldr	r3, [pc, #636]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b9e      	ldr	r3, [pc, #632]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002d9a:	2180      	movs	r1, #128	; 0x80
 8002d9c:	0249      	lsls	r1, r1, #9
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	e00b      	b.n	8002dbc <HAL_RCC_OscConfig+0xdc>
 8002da4:	4b9b      	ldr	r3, [pc, #620]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	4b9a      	ldr	r3, [pc, #616]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002daa:	499b      	ldr	r1, [pc, #620]	; (8003018 <HAL_RCC_OscConfig+0x338>)
 8002dac:	400a      	ands	r2, r1
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	4b98      	ldr	r3, [pc, #608]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b97      	ldr	r3, [pc, #604]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002db6:	4999      	ldr	r1, [pc, #612]	; (800301c <HAL_RCC_OscConfig+0x33c>)
 8002db8:	400a      	ands	r2, r1
 8002dba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d014      	beq.n	8002dee <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7ff f988 	bl	80020d8 <HAL_GetTick>
 8002dc8:	0003      	movs	r3, r0
 8002dca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dcc:	e008      	b.n	8002de0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dce:	f7ff f983 	bl	80020d8 <HAL_GetTick>
 8002dd2:	0002      	movs	r2, r0
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b64      	cmp	r3, #100	; 0x64
 8002dda:	d901      	bls.n	8002de0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e28e      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de0:	4b8c      	ldr	r3, [pc, #560]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	2380      	movs	r3, #128	; 0x80
 8002de6:	029b      	lsls	r3, r3, #10
 8002de8:	4013      	ands	r3, r2
 8002dea:	d0f0      	beq.n	8002dce <HAL_RCC_OscConfig+0xee>
 8002dec:	e015      	b.n	8002e1a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dee:	f7ff f973 	bl	80020d8 <HAL_GetTick>
 8002df2:	0003      	movs	r3, r0
 8002df4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002df8:	f7ff f96e 	bl	80020d8 <HAL_GetTick>
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b64      	cmp	r3, #100	; 0x64
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e279      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e0a:	4b82      	ldr	r3, [pc, #520]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	2380      	movs	r3, #128	; 0x80
 8002e10:	029b      	lsls	r3, r3, #10
 8002e12:	4013      	ands	r3, r2
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x118>
 8002e16:	e000      	b.n	8002e1a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e18:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	4013      	ands	r3, r2
 8002e22:	d100      	bne.n	8002e26 <HAL_RCC_OscConfig+0x146>
 8002e24:	e06c      	b.n	8002f00 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002e26:	4b7b      	ldr	r3, [pc, #492]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	220c      	movs	r2, #12
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d00e      	beq.n	8002e4e <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002e30:	4b78      	ldr	r3, [pc, #480]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	220c      	movs	r2, #12
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d11f      	bne.n	8002e7c <HAL_RCC_OscConfig+0x19c>
 8002e3c:	4b75      	ldr	r3, [pc, #468]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	23c0      	movs	r3, #192	; 0xc0
 8002e42:	025b      	lsls	r3, r3, #9
 8002e44:	401a      	ands	r2, r3
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	021b      	lsls	r3, r3, #8
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d116      	bne.n	8002e7c <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4e:	4b71      	ldr	r3, [pc, #452]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2202      	movs	r2, #2
 8002e54:	4013      	ands	r3, r2
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_OscConfig+0x184>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e24c      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e64:	4b6b      	ldr	r3, [pc, #428]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	22f8      	movs	r2, #248	; 0xf8
 8002e6a:	4393      	bics	r3, r2
 8002e6c:	0019      	movs	r1, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	00da      	lsls	r2, r3, #3
 8002e74:	4b67      	ldr	r3, [pc, #412]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e76:	430a      	orrs	r2, r1
 8002e78:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e7a:	e041      	b.n	8002f00 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d024      	beq.n	8002ece <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e84:	4b63      	ldr	r3, [pc, #396]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4b62      	ldr	r3, [pc, #392]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7ff f922 	bl	80020d8 <HAL_GetTick>
 8002e94:	0003      	movs	r3, r0
 8002e96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e9a:	f7ff f91d 	bl	80020d8 <HAL_GetTick>
 8002e9e:	0002      	movs	r2, r0
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e228      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eac:	4b59      	ldr	r3, [pc, #356]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d0f1      	beq.n	8002e9a <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb6:	4b57      	ldr	r3, [pc, #348]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	22f8      	movs	r2, #248	; 0xf8
 8002ebc:	4393      	bics	r3, r2
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	00da      	lsls	r2, r3, #3
 8002ec6:	4b53      	ldr	r3, [pc, #332]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	e018      	b.n	8002f00 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ece:	4b51      	ldr	r3, [pc, #324]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b50      	ldr	r3, [pc, #320]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	438a      	bics	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eda:	f7ff f8fd 	bl	80020d8 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ee4:	f7ff f8f8 	bl	80020d8 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e203      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ef6:	4b47      	ldr	r3, [pc, #284]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2202      	movs	r2, #2
 8002efc:	4013      	ands	r3, r2
 8002efe:	d1f1      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2208      	movs	r2, #8
 8002f06:	4013      	ands	r3, r2
 8002f08:	d036      	beq.n	8002f78 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d019      	beq.n	8002f46 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f12:	4b40      	ldr	r3, [pc, #256]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f16:	4b3f      	ldr	r3, [pc, #252]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f18:	2101      	movs	r1, #1
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f1e:	f7ff f8db 	bl	80020d8 <HAL_GetTick>
 8002f22:	0003      	movs	r3, r0
 8002f24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f28:	f7ff f8d6 	bl	80020d8 <HAL_GetTick>
 8002f2c:	0002      	movs	r2, r0
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e1e1      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f3a:	4b36      	ldr	r3, [pc, #216]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	2202      	movs	r2, #2
 8002f40:	4013      	ands	r3, r2
 8002f42:	d0f1      	beq.n	8002f28 <HAL_RCC_OscConfig+0x248>
 8002f44:	e018      	b.n	8002f78 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f46:	4b33      	ldr	r3, [pc, #204]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f4a:	4b32      	ldr	r3, [pc, #200]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	438a      	bics	r2, r1
 8002f50:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f52:	f7ff f8c1 	bl	80020d8 <HAL_GetTick>
 8002f56:	0003      	movs	r3, r0
 8002f58:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f5c:	f7ff f8bc 	bl	80020d8 <HAL_GetTick>
 8002f60:	0002      	movs	r2, r0
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e1c7      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f6e:	4b29      	ldr	r3, [pc, #164]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	2202      	movs	r2, #2
 8002f74:	4013      	ands	r3, r2
 8002f76:	d1f1      	bne.n	8002f5c <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2204      	movs	r2, #4
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d100      	bne.n	8002f84 <HAL_RCC_OscConfig+0x2a4>
 8002f82:	e0b5      	b.n	80030f0 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f84:	201f      	movs	r0, #31
 8002f86:	183b      	adds	r3, r7, r0
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f8c:	4b21      	ldr	r3, [pc, #132]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f8e:	69da      	ldr	r2, [r3, #28]
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	055b      	lsls	r3, r3, #21
 8002f94:	4013      	ands	r3, r2
 8002f96:	d110      	bne.n	8002fba <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f98:	4b1e      	ldr	r3, [pc, #120]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f9a:	69da      	ldr	r2, [r3, #28]
 8002f9c:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002f9e:	2180      	movs	r1, #128	; 0x80
 8002fa0:	0549      	lsls	r1, r1, #21
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	61da      	str	r2, [r3, #28]
 8002fa6:	4b1b      	ldr	r3, [pc, #108]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	2380      	movs	r3, #128	; 0x80
 8002fac:	055b      	lsls	r3, r3, #21
 8002fae:	4013      	ands	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002fb4:	183b      	adds	r3, r7, r0
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fba:	4b19      	ldr	r3, [pc, #100]	; (8003020 <HAL_RCC_OscConfig+0x340>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	2380      	movs	r3, #128	; 0x80
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d11a      	bne.n	8002ffc <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fc6:	4b16      	ldr	r3, [pc, #88]	; (8003020 <HAL_RCC_OscConfig+0x340>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <HAL_RCC_OscConfig+0x340>)
 8002fcc:	2180      	movs	r1, #128	; 0x80
 8002fce:	0049      	lsls	r1, r1, #1
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd4:	f7ff f880 	bl	80020d8 <HAL_GetTick>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fde:	f7ff f87b 	bl	80020d8 <HAL_GetTick>
 8002fe2:	0002      	movs	r2, r0
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b64      	cmp	r3, #100	; 0x64
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e186      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <HAL_RCC_OscConfig+0x340>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d0f0      	beq.n	8002fde <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d10f      	bne.n	8003024 <HAL_RCC_OscConfig+0x344>
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 8003006:	6a1a      	ldr	r2, [r3, #32]
 8003008:	4b02      	ldr	r3, [pc, #8]	; (8003014 <HAL_RCC_OscConfig+0x334>)
 800300a:	2101      	movs	r1, #1
 800300c:	430a      	orrs	r2, r1
 800300e:	621a      	str	r2, [r3, #32]
 8003010:	e036      	b.n	8003080 <HAL_RCC_OscConfig+0x3a0>
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	40021000 	.word	0x40021000
 8003018:	fffeffff 	.word	0xfffeffff
 800301c:	fffbffff 	.word	0xfffbffff
 8003020:	40007000 	.word	0x40007000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10c      	bne.n	8003046 <HAL_RCC_OscConfig+0x366>
 800302c:	4bb6      	ldr	r3, [pc, #728]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800302e:	6a1a      	ldr	r2, [r3, #32]
 8003030:	4bb5      	ldr	r3, [pc, #724]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003032:	2101      	movs	r1, #1
 8003034:	438a      	bics	r2, r1
 8003036:	621a      	str	r2, [r3, #32]
 8003038:	4bb3      	ldr	r3, [pc, #716]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800303a:	6a1a      	ldr	r2, [r3, #32]
 800303c:	4bb2      	ldr	r3, [pc, #712]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800303e:	2104      	movs	r1, #4
 8003040:	438a      	bics	r2, r1
 8003042:	621a      	str	r2, [r3, #32]
 8003044:	e01c      	b.n	8003080 <HAL_RCC_OscConfig+0x3a0>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b05      	cmp	r3, #5
 800304c:	d10c      	bne.n	8003068 <HAL_RCC_OscConfig+0x388>
 800304e:	4bae      	ldr	r3, [pc, #696]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003050:	6a1a      	ldr	r2, [r3, #32]
 8003052:	4bad      	ldr	r3, [pc, #692]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003054:	2104      	movs	r1, #4
 8003056:	430a      	orrs	r2, r1
 8003058:	621a      	str	r2, [r3, #32]
 800305a:	4bab      	ldr	r3, [pc, #684]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800305c:	6a1a      	ldr	r2, [r3, #32]
 800305e:	4baa      	ldr	r3, [pc, #680]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003060:	2101      	movs	r1, #1
 8003062:	430a      	orrs	r2, r1
 8003064:	621a      	str	r2, [r3, #32]
 8003066:	e00b      	b.n	8003080 <HAL_RCC_OscConfig+0x3a0>
 8003068:	4ba7      	ldr	r3, [pc, #668]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800306a:	6a1a      	ldr	r2, [r3, #32]
 800306c:	4ba6      	ldr	r3, [pc, #664]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800306e:	2101      	movs	r1, #1
 8003070:	438a      	bics	r2, r1
 8003072:	621a      	str	r2, [r3, #32]
 8003074:	4ba4      	ldr	r3, [pc, #656]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003076:	6a1a      	ldr	r2, [r3, #32]
 8003078:	4ba3      	ldr	r3, [pc, #652]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800307a:	2104      	movs	r1, #4
 800307c:	438a      	bics	r2, r1
 800307e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d014      	beq.n	80030b2 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003088:	f7ff f826 	bl	80020d8 <HAL_GetTick>
 800308c:	0003      	movs	r3, r0
 800308e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003090:	e009      	b.n	80030a6 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003092:	f7ff f821 	bl	80020d8 <HAL_GetTick>
 8003096:	0002      	movs	r2, r0
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	4a9b      	ldr	r2, [pc, #620]	; (800330c <HAL_RCC_OscConfig+0x62c>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e12b      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	4b98      	ldr	r3, [pc, #608]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	2202      	movs	r2, #2
 80030ac:	4013      	ands	r3, r2
 80030ae:	d0f0      	beq.n	8003092 <HAL_RCC_OscConfig+0x3b2>
 80030b0:	e013      	b.n	80030da <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b2:	f7ff f811 	bl	80020d8 <HAL_GetTick>
 80030b6:	0003      	movs	r3, r0
 80030b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ba:	e009      	b.n	80030d0 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030bc:	f7ff f80c 	bl	80020d8 <HAL_GetTick>
 80030c0:	0002      	movs	r2, r0
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	4a91      	ldr	r2, [pc, #580]	; (800330c <HAL_RCC_OscConfig+0x62c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e116      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d0:	4b8d      	ldr	r3, [pc, #564]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	2202      	movs	r2, #2
 80030d6:	4013      	ands	r3, r2
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030da:	231f      	movs	r3, #31
 80030dc:	18fb      	adds	r3, r7, r3
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d105      	bne.n	80030f0 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e4:	4b88      	ldr	r3, [pc, #544]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80030e6:	69da      	ldr	r2, [r3, #28]
 80030e8:	4b87      	ldr	r3, [pc, #540]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80030ea:	4989      	ldr	r1, [pc, #548]	; (8003310 <HAL_RCC_OscConfig+0x630>)
 80030ec:	400a      	ands	r2, r1
 80030ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2210      	movs	r2, #16
 80030f6:	4013      	ands	r3, r2
 80030f8:	d063      	beq.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d12a      	bne.n	8003158 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003102:	4b81      	ldr	r3, [pc, #516]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003104:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003106:	4b80      	ldr	r3, [pc, #512]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003108:	2104      	movs	r1, #4
 800310a:	430a      	orrs	r2, r1
 800310c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800310e:	4b7e      	ldr	r3, [pc, #504]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003110:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003112:	4b7d      	ldr	r3, [pc, #500]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003114:	2101      	movs	r1, #1
 8003116:	430a      	orrs	r2, r1
 8003118:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311a:	f7fe ffdd 	bl	80020d8 <HAL_GetTick>
 800311e:	0003      	movs	r3, r0
 8003120:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003124:	f7fe ffd8 	bl	80020d8 <HAL_GetTick>
 8003128:	0002      	movs	r2, r0
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e0e3      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003136:	4b74      	ldr	r3, [pc, #464]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800313a:	2202      	movs	r2, #2
 800313c:	4013      	ands	r3, r2
 800313e:	d0f1      	beq.n	8003124 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003140:	4b71      	ldr	r3, [pc, #452]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003144:	22f8      	movs	r2, #248	; 0xf8
 8003146:	4393      	bics	r3, r2
 8003148:	0019      	movs	r1, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	00da      	lsls	r2, r3, #3
 8003150:	4b6d      	ldr	r3, [pc, #436]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003152:	430a      	orrs	r2, r1
 8003154:	635a      	str	r2, [r3, #52]	; 0x34
 8003156:	e034      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	3305      	adds	r3, #5
 800315e:	d111      	bne.n	8003184 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003160:	4b69      	ldr	r3, [pc, #420]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003164:	4b68      	ldr	r3, [pc, #416]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003166:	2104      	movs	r1, #4
 8003168:	438a      	bics	r2, r1
 800316a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800316c:	4b66      	ldr	r3, [pc, #408]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800316e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003170:	22f8      	movs	r2, #248	; 0xf8
 8003172:	4393      	bics	r3, r2
 8003174:	0019      	movs	r1, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	00da      	lsls	r2, r3, #3
 800317c:	4b62      	ldr	r3, [pc, #392]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800317e:	430a      	orrs	r2, r1
 8003180:	635a      	str	r2, [r3, #52]	; 0x34
 8003182:	e01e      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003184:	4b60      	ldr	r3, [pc, #384]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003186:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003188:	4b5f      	ldr	r3, [pc, #380]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800318a:	2104      	movs	r1, #4
 800318c:	430a      	orrs	r2, r1
 800318e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003190:	4b5d      	ldr	r3, [pc, #372]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003192:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003194:	4b5c      	ldr	r3, [pc, #368]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003196:	2101      	movs	r1, #1
 8003198:	438a      	bics	r2, r1
 800319a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800319c:	f7fe ff9c 	bl	80020d8 <HAL_GetTick>
 80031a0:	0003      	movs	r3, r0
 80031a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80031a6:	f7fe ff97 	bl	80020d8 <HAL_GetTick>
 80031aa:	0002      	movs	r2, r0
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e0a2      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80031b8:	4b53      	ldr	r3, [pc, #332]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80031ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031bc:	2202      	movs	r2, #2
 80031be:	4013      	ands	r3, r2
 80031c0:	d1f1      	bne.n	80031a6 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d100      	bne.n	80031cc <HAL_RCC_OscConfig+0x4ec>
 80031ca:	e097      	b.n	80032fc <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031cc:	4b4e      	ldr	r3, [pc, #312]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	220c      	movs	r2, #12
 80031d2:	4013      	ands	r3, r2
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d100      	bne.n	80031da <HAL_RCC_OscConfig+0x4fa>
 80031d8:	e06b      	b.n	80032b2 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d14c      	bne.n	800327c <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e2:	4b49      	ldr	r3, [pc, #292]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	4b48      	ldr	r3, [pc, #288]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80031e8:	494a      	ldr	r1, [pc, #296]	; (8003314 <HAL_RCC_OscConfig+0x634>)
 80031ea:	400a      	ands	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fe ff73 	bl	80020d8 <HAL_GetTick>
 80031f2:	0003      	movs	r3, r0
 80031f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fe ff6e 	bl	80020d8 <HAL_GetTick>
 80031fc:	0002      	movs	r2, r0
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e079      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800320a:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	2380      	movs	r3, #128	; 0x80
 8003210:	049b      	lsls	r3, r3, #18
 8003212:	4013      	ands	r3, r2
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003216:	4b3c      	ldr	r3, [pc, #240]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	220f      	movs	r2, #15
 800321c:	4393      	bics	r3, r2
 800321e:	0019      	movs	r1, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	4b38      	ldr	r3, [pc, #224]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003226:	430a      	orrs	r2, r1
 8003228:	62da      	str	r2, [r3, #44]	; 0x2c
 800322a:	4b37      	ldr	r3, [pc, #220]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4a3a      	ldr	r2, [pc, #232]	; (8003318 <HAL_RCC_OscConfig+0x638>)
 8003230:	4013      	ands	r3, r2
 8003232:	0019      	movs	r1, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	431a      	orrs	r2, r3
 800323e:	4b32      	ldr	r3, [pc, #200]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003240:	430a      	orrs	r2, r1
 8003242:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003244:	4b30      	ldr	r3, [pc, #192]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800324a:	2180      	movs	r1, #128	; 0x80
 800324c:	0449      	lsls	r1, r1, #17
 800324e:	430a      	orrs	r2, r1
 8003250:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003252:	f7fe ff41 	bl	80020d8 <HAL_GetTick>
 8003256:	0003      	movs	r3, r0
 8003258:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800325c:	f7fe ff3c 	bl	80020d8 <HAL_GetTick>
 8003260:	0002      	movs	r2, r0
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e047      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800326e:	4b26      	ldr	r3, [pc, #152]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	049b      	lsls	r3, r3, #18
 8003276:	4013      	ands	r3, r2
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0x57c>
 800327a:	e03f      	b.n	80032fc <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800327c:	4b22      	ldr	r3, [pc, #136]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	4b21      	ldr	r3, [pc, #132]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 8003282:	4924      	ldr	r1, [pc, #144]	; (8003314 <HAL_RCC_OscConfig+0x634>)
 8003284:	400a      	ands	r2, r1
 8003286:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7fe ff26 	bl	80020d8 <HAL_GetTick>
 800328c:	0003      	movs	r3, r0
 800328e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003292:	f7fe ff21 	bl	80020d8 <HAL_GetTick>
 8003296:	0002      	movs	r2, r0
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e02c      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a4:	4b18      	ldr	r3, [pc, #96]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	049b      	lsls	r3, r3, #18
 80032ac:	4013      	ands	r3, r2
 80032ae:	d1f0      	bne.n	8003292 <HAL_RCC_OscConfig+0x5b2>
 80032b0:	e024      	b.n	80032fc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e01f      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80032c4:	4b10      	ldr	r3, [pc, #64]	; (8003308 <HAL_RCC_OscConfig+0x628>)
 80032c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	23c0      	movs	r3, #192	; 0xc0
 80032ce:	025b      	lsls	r3, r3, #9
 80032d0:	401a      	ands	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d10e      	bne.n	80032f8 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	220f      	movs	r2, #15
 80032de:	401a      	ands	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	23f0      	movs	r3, #240	; 0xf0
 80032ec:	039b      	lsls	r3, r3, #14
 80032ee:	401a      	ands	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	0018      	movs	r0, r3
 8003300:	46bd      	mov	sp, r7
 8003302:	b008      	add	sp, #32
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	40021000 	.word	0x40021000
 800330c:	00001388 	.word	0x00001388
 8003310:	efffffff 	.word	0xefffffff
 8003314:	feffffff 	.word	0xfeffffff
 8003318:	ffc27fff 	.word	0xffc27fff

0800331c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0b3      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003330:	4b5b      	ldr	r3, [pc, #364]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2201      	movs	r2, #1
 8003336:	4013      	ands	r3, r2
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d911      	bls.n	8003362 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	4b58      	ldr	r3, [pc, #352]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2201      	movs	r2, #1
 8003344:	4393      	bics	r3, r2
 8003346:	0019      	movs	r1, r3
 8003348:	4b55      	ldr	r3, [pc, #340]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003350:	4b53      	ldr	r3, [pc, #332]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2201      	movs	r2, #1
 8003356:	4013      	ands	r3, r2
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d001      	beq.n	8003362 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e09a      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2202      	movs	r2, #2
 8003368:	4013      	ands	r3, r2
 800336a:	d015      	beq.n	8003398 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2204      	movs	r2, #4
 8003372:	4013      	ands	r3, r2
 8003374:	d006      	beq.n	8003384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003376:	4b4b      	ldr	r3, [pc, #300]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	4b4a      	ldr	r3, [pc, #296]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 800337c:	21e0      	movs	r1, #224	; 0xe0
 800337e:	00c9      	lsls	r1, r1, #3
 8003380:	430a      	orrs	r2, r1
 8003382:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003384:	4b47      	ldr	r3, [pc, #284]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	22f0      	movs	r2, #240	; 0xf0
 800338a:	4393      	bics	r3, r2
 800338c:	0019      	movs	r1, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	4b44      	ldr	r3, [pc, #272]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003394:	430a      	orrs	r2, r1
 8003396:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2201      	movs	r2, #1
 800339e:	4013      	ands	r3, r2
 80033a0:	d040      	beq.n	8003424 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d107      	bne.n	80033ba <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033aa:	4b3e      	ldr	r3, [pc, #248]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	029b      	lsls	r3, r3, #10
 80033b2:	4013      	ands	r3, r2
 80033b4:	d114      	bne.n	80033e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e06e      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d107      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c2:	4b38      	ldr	r3, [pc, #224]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	2380      	movs	r3, #128	; 0x80
 80033c8:	049b      	lsls	r3, r3, #18
 80033ca:	4013      	ands	r3, r2
 80033cc:	d108      	bne.n	80033e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e062      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d2:	4b34      	ldr	r3, [pc, #208]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2202      	movs	r2, #2
 80033d8:	4013      	ands	r3, r2
 80033da:	d101      	bne.n	80033e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e05b      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033e0:	4b30      	ldr	r3, [pc, #192]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2203      	movs	r2, #3
 80033e6:	4393      	bics	r3, r2
 80033e8:	0019      	movs	r1, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4b2d      	ldr	r3, [pc, #180]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 80033f0:	430a      	orrs	r2, r1
 80033f2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033f4:	f7fe fe70 	bl	80020d8 <HAL_GetTick>
 80033f8:	0003      	movs	r3, r0
 80033fa:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fc:	e009      	b.n	8003412 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033fe:	f7fe fe6b 	bl	80020d8 <HAL_GetTick>
 8003402:	0002      	movs	r2, r0
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	4a27      	ldr	r2, [pc, #156]	; (80034a8 <HAL_RCC_ClockConfig+0x18c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e042      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003412:	4b24      	ldr	r3, [pc, #144]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	220c      	movs	r2, #12
 8003418:	401a      	ands	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	429a      	cmp	r2, r3
 8003422:	d1ec      	bne.n	80033fe <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003424:	4b1e      	ldr	r3, [pc, #120]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2201      	movs	r2, #1
 800342a:	4013      	ands	r3, r2
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	429a      	cmp	r2, r3
 8003430:	d211      	bcs.n	8003456 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003432:	4b1b      	ldr	r3, [pc, #108]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2201      	movs	r2, #1
 8003438:	4393      	bics	r3, r2
 800343a:	0019      	movs	r1, r3
 800343c:	4b18      	ldr	r3, [pc, #96]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003444:	4b16      	ldr	r3, [pc, #88]	; (80034a0 <HAL_RCC_ClockConfig+0x184>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2201      	movs	r2, #1
 800344a:	4013      	ands	r3, r2
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d001      	beq.n	8003456 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e020      	b.n	8003498 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	4013      	ands	r3, r2
 800345e:	d009      	beq.n	8003474 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a11      	ldr	r2, [pc, #68]	; (80034ac <HAL_RCC_ClockConfig+0x190>)
 8003466:	4013      	ands	r3, r2
 8003468:	0019      	movs	r1, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 8003470:	430a      	orrs	r2, r1
 8003472:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003474:	f000 f820 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8003478:	0001      	movs	r1, r0
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <HAL_RCC_ClockConfig+0x188>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	091b      	lsrs	r3, r3, #4
 8003480:	220f      	movs	r2, #15
 8003482:	4013      	ands	r3, r2
 8003484:	4a0a      	ldr	r2, [pc, #40]	; (80034b0 <HAL_RCC_ClockConfig+0x194>)
 8003486:	5cd3      	ldrb	r3, [r2, r3]
 8003488:	000a      	movs	r2, r1
 800348a:	40da      	lsrs	r2, r3
 800348c:	4b09      	ldr	r3, [pc, #36]	; (80034b4 <HAL_RCC_ClockConfig+0x198>)
 800348e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003490:	2003      	movs	r0, #3
 8003492:	f7fe fddb 	bl	800204c <HAL_InitTick>
  
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	0018      	movs	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	b004      	add	sp, #16
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40022000 	.word	0x40022000
 80034a4:	40021000 	.word	0x40021000
 80034a8:	00001388 	.word	0x00001388
 80034ac:	fffff8ff 	.word	0xfffff8ff
 80034b0:	080043cc 	.word	0x080043cc
 80034b4:	20000000 	.word	0x20000000

080034b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	2300      	movs	r3, #0
 80034c4:	60bb      	str	r3, [r7, #8]
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
 80034ca:	2300      	movs	r3, #0
 80034cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80034d2:	4b21      	ldr	r3, [pc, #132]	; (8003558 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	220c      	movs	r2, #12
 80034dc:	4013      	ands	r3, r2
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d002      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0x30>
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d003      	beq.n	80034ee <HAL_RCC_GetSysClockFreq+0x36>
 80034e6:	e02e      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034e8:	4b1c      	ldr	r3, [pc, #112]	; (800355c <HAL_RCC_GetSysClockFreq+0xa4>)
 80034ea:	613b      	str	r3, [r7, #16]
      break;
 80034ec:	e02e      	b.n	800354c <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	0c9b      	lsrs	r3, r3, #18
 80034f2:	220f      	movs	r2, #15
 80034f4:	4013      	ands	r3, r2
 80034f6:	4a1a      	ldr	r2, [pc, #104]	; (8003560 <HAL_RCC_GetSysClockFreq+0xa8>)
 80034f8:	5cd3      	ldrb	r3, [r2, r3]
 80034fa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80034fc:	4b16      	ldr	r3, [pc, #88]	; (8003558 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	220f      	movs	r2, #15
 8003502:	4013      	ands	r3, r2
 8003504:	4a17      	ldr	r2, [pc, #92]	; (8003564 <HAL_RCC_GetSysClockFreq+0xac>)
 8003506:	5cd3      	ldrb	r3, [r2, r3]
 8003508:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	23c0      	movs	r3, #192	; 0xc0
 800350e:	025b      	lsls	r3, r3, #9
 8003510:	401a      	ands	r2, r3
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	025b      	lsls	r3, r3, #9
 8003516:	429a      	cmp	r2, r3
 8003518:	d109      	bne.n	800352e <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800351a:	68b9      	ldr	r1, [r7, #8]
 800351c:	480f      	ldr	r0, [pc, #60]	; (800355c <HAL_RCC_GetSysClockFreq+0xa4>)
 800351e:	f7fc fdf1 	bl	8000104 <__udivsi3>
 8003522:	0003      	movs	r3, r0
 8003524:	001a      	movs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4353      	muls	r3, r2
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	e008      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800352e:	68b9      	ldr	r1, [r7, #8]
 8003530:	480a      	ldr	r0, [pc, #40]	; (800355c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003532:	f7fc fde7 	bl	8000104 <__udivsi3>
 8003536:	0003      	movs	r3, r0
 8003538:	001a      	movs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4353      	muls	r3, r2
 800353e:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	613b      	str	r3, [r7, #16]
      break;
 8003544:	e002      	b.n	800354c <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003548:	613b      	str	r3, [r7, #16]
      break;
 800354a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800354c:	693b      	ldr	r3, [r7, #16]
}
 800354e:	0018      	movs	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	b006      	add	sp, #24
 8003554:	bd80      	pop	{r7, pc}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	40021000 	.word	0x40021000
 800355c:	007a1200 	.word	0x007a1200
 8003560:	080043dc 	.word	0x080043dc
 8003564:	080043ec 	.word	0x080043ec

08003568 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e042      	b.n	8003600 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	223d      	movs	r2, #61	; 0x3d
 800357e:	5c9b      	ldrb	r3, [r3, r2]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d107      	bne.n	8003596 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	223c      	movs	r2, #60	; 0x3c
 800358a:	2100      	movs	r1, #0
 800358c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	0018      	movs	r0, r3
 8003592:	f7fe fca1 	bl	8001ed8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	223d      	movs	r2, #61	; 0x3d
 800359a:	2102      	movs	r1, #2
 800359c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3304      	adds	r3, #4
 80035a6:	0019      	movs	r1, r3
 80035a8:	0010      	movs	r0, r2
 80035aa:	f000 fad1 	bl	8003b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2246      	movs	r2, #70	; 0x46
 80035b2:	2101      	movs	r1, #1
 80035b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	223e      	movs	r2, #62	; 0x3e
 80035ba:	2101      	movs	r1, #1
 80035bc:	5499      	strb	r1, [r3, r2]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	223f      	movs	r2, #63	; 0x3f
 80035c2:	2101      	movs	r1, #1
 80035c4:	5499      	strb	r1, [r3, r2]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2240      	movs	r2, #64	; 0x40
 80035ca:	2101      	movs	r1, #1
 80035cc:	5499      	strb	r1, [r3, r2]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2241      	movs	r2, #65	; 0x41
 80035d2:	2101      	movs	r1, #1
 80035d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2242      	movs	r2, #66	; 0x42
 80035da:	2101      	movs	r1, #1
 80035dc:	5499      	strb	r1, [r3, r2]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2243      	movs	r2, #67	; 0x43
 80035e2:	2101      	movs	r1, #1
 80035e4:	5499      	strb	r1, [r3, r2]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2244      	movs	r2, #68	; 0x44
 80035ea:	2101      	movs	r1, #1
 80035ec:	5499      	strb	r1, [r3, r2]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2245      	movs	r2, #69	; 0x45
 80035f2:	2101      	movs	r1, #1
 80035f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	223d      	movs	r2, #61	; 0x3d
 80035fa:	2101      	movs	r1, #1
 80035fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	0018      	movs	r0, r3
 8003602:	46bd      	mov	sp, r7
 8003604:	b002      	add	sp, #8
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e042      	b.n	80036a0 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	223d      	movs	r2, #61	; 0x3d
 800361e:	5c9b      	ldrb	r3, [r3, r2]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d107      	bne.n	8003636 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	223c      	movs	r2, #60	; 0x3c
 800362a:	2100      	movs	r1, #0
 800362c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	0018      	movs	r0, r3
 8003632:	f000 f839 	bl	80036a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	223d      	movs	r2, #61	; 0x3d
 800363a:	2102      	movs	r1, #2
 800363c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3304      	adds	r3, #4
 8003646:	0019      	movs	r1, r3
 8003648:	0010      	movs	r0, r2
 800364a:	f000 fa81 	bl	8003b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2246      	movs	r2, #70	; 0x46
 8003652:	2101      	movs	r1, #1
 8003654:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	223e      	movs	r2, #62	; 0x3e
 800365a:	2101      	movs	r1, #1
 800365c:	5499      	strb	r1, [r3, r2]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	223f      	movs	r2, #63	; 0x3f
 8003662:	2101      	movs	r1, #1
 8003664:	5499      	strb	r1, [r3, r2]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2240      	movs	r2, #64	; 0x40
 800366a:	2101      	movs	r1, #1
 800366c:	5499      	strb	r1, [r3, r2]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2241      	movs	r2, #65	; 0x41
 8003672:	2101      	movs	r1, #1
 8003674:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2242      	movs	r2, #66	; 0x42
 800367a:	2101      	movs	r1, #1
 800367c:	5499      	strb	r1, [r3, r2]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2243      	movs	r2, #67	; 0x43
 8003682:	2101      	movs	r1, #1
 8003684:	5499      	strb	r1, [r3, r2]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2244      	movs	r2, #68	; 0x44
 800368a:	2101      	movs	r1, #1
 800368c:	5499      	strb	r1, [r3, r2]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2245      	movs	r2, #69	; 0x45
 8003692:	2101      	movs	r1, #1
 8003694:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	223d      	movs	r2, #61	; 0x3d
 800369a:	2101      	movs	r1, #1
 800369c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	0018      	movs	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d108      	bne.n	80036da <HAL_TIM_PWM_Start+0x22>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	223e      	movs	r2, #62	; 0x3e
 80036cc:	5c9b      	ldrb	r3, [r3, r2]
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	3b01      	subs	r3, #1
 80036d2:	1e5a      	subs	r2, r3, #1
 80036d4:	4193      	sbcs	r3, r2
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	e01f      	b.n	800371a <HAL_TIM_PWM_Start+0x62>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d108      	bne.n	80036f2 <HAL_TIM_PWM_Start+0x3a>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	223f      	movs	r2, #63	; 0x3f
 80036e4:	5c9b      	ldrb	r3, [r3, r2]
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	1e5a      	subs	r2, r3, #1
 80036ec:	4193      	sbcs	r3, r2
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	e013      	b.n	800371a <HAL_TIM_PWM_Start+0x62>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d108      	bne.n	800370a <HAL_TIM_PWM_Start+0x52>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2240      	movs	r2, #64	; 0x40
 80036fc:	5c9b      	ldrb	r3, [r3, r2]
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	3b01      	subs	r3, #1
 8003702:	1e5a      	subs	r2, r3, #1
 8003704:	4193      	sbcs	r3, r2
 8003706:	b2db      	uxtb	r3, r3
 8003708:	e007      	b.n	800371a <HAL_TIM_PWM_Start+0x62>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2241      	movs	r2, #65	; 0x41
 800370e:	5c9b      	ldrb	r3, [r3, r2]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	3b01      	subs	r3, #1
 8003714:	1e5a      	subs	r2, r3, #1
 8003716:	4193      	sbcs	r3, r2
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e06e      	b.n	8003800 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d104      	bne.n	8003732 <HAL_TIM_PWM_Start+0x7a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	223e      	movs	r2, #62	; 0x3e
 800372c:	2102      	movs	r1, #2
 800372e:	5499      	strb	r1, [r3, r2]
 8003730:	e013      	b.n	800375a <HAL_TIM_PWM_Start+0xa2>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b04      	cmp	r3, #4
 8003736:	d104      	bne.n	8003742 <HAL_TIM_PWM_Start+0x8a>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	223f      	movs	r2, #63	; 0x3f
 800373c:	2102      	movs	r1, #2
 800373e:	5499      	strb	r1, [r3, r2]
 8003740:	e00b      	b.n	800375a <HAL_TIM_PWM_Start+0xa2>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b08      	cmp	r3, #8
 8003746:	d104      	bne.n	8003752 <HAL_TIM_PWM_Start+0x9a>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2240      	movs	r2, #64	; 0x40
 800374c:	2102      	movs	r1, #2
 800374e:	5499      	strb	r1, [r3, r2]
 8003750:	e003      	b.n	800375a <HAL_TIM_PWM_Start+0xa2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2241      	movs	r2, #65	; 0x41
 8003756:	2102      	movs	r1, #2
 8003758:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6839      	ldr	r1, [r7, #0]
 8003760:	2201      	movs	r2, #1
 8003762:	0018      	movs	r0, r3
 8003764:	f000 fd00 	bl	8004168 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a26      	ldr	r2, [pc, #152]	; (8003808 <HAL_TIM_PWM_Start+0x150>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00e      	beq.n	8003790 <HAL_TIM_PWM_Start+0xd8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a25      	ldr	r2, [pc, #148]	; (800380c <HAL_TIM_PWM_Start+0x154>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d009      	beq.n	8003790 <HAL_TIM_PWM_Start+0xd8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a23      	ldr	r2, [pc, #140]	; (8003810 <HAL_TIM_PWM_Start+0x158>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d004      	beq.n	8003790 <HAL_TIM_PWM_Start+0xd8>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a22      	ldr	r2, [pc, #136]	; (8003814 <HAL_TIM_PWM_Start+0x15c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d101      	bne.n	8003794 <HAL_TIM_PWM_Start+0xdc>
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <HAL_TIM_PWM_Start+0xde>
 8003794:	2300      	movs	r3, #0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d008      	beq.n	80037ac <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2180      	movs	r1, #128	; 0x80
 80037a6:	0209      	lsls	r1, r1, #8
 80037a8:	430a      	orrs	r2, r1
 80037aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a15      	ldr	r2, [pc, #84]	; (8003808 <HAL_TIM_PWM_Start+0x150>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d009      	beq.n	80037ca <HAL_TIM_PWM_Start+0x112>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a17      	ldr	r2, [pc, #92]	; (8003818 <HAL_TIM_PWM_Start+0x160>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d004      	beq.n	80037ca <HAL_TIM_PWM_Start+0x112>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a11      	ldr	r2, [pc, #68]	; (800380c <HAL_TIM_PWM_Start+0x154>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d111      	bne.n	80037ee <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2207      	movs	r2, #7
 80037d2:	4013      	ands	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b06      	cmp	r3, #6
 80037da:	d010      	beq.n	80037fe <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2101      	movs	r1, #1
 80037e8:	430a      	orrs	r2, r1
 80037ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ec:	e007      	b.n	80037fe <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	430a      	orrs	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	0018      	movs	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	b004      	add	sp, #16
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40012c00 	.word	0x40012c00
 800380c:	40014000 	.word	0x40014000
 8003810:	40014400 	.word	0x40014400
 8003814:	40014800 	.word	0x40014800
 8003818:	40000400 	.word	0x40000400

0800381c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003828:	2317      	movs	r3, #23
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	223c      	movs	r2, #60	; 0x3c
 8003834:	5c9b      	ldrb	r3, [r3, r2]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d101      	bne.n	800383e <HAL_TIM_PWM_ConfigChannel+0x22>
 800383a:	2302      	movs	r3, #2
 800383c:	e0ad      	b.n	800399a <HAL_TIM_PWM_ConfigChannel+0x17e>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	223c      	movs	r2, #60	; 0x3c
 8003842:	2101      	movs	r1, #1
 8003844:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b0c      	cmp	r3, #12
 800384a:	d100      	bne.n	800384e <HAL_TIM_PWM_ConfigChannel+0x32>
 800384c:	e076      	b.n	800393c <HAL_TIM_PWM_ConfigChannel+0x120>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b0c      	cmp	r3, #12
 8003852:	d900      	bls.n	8003856 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003854:	e095      	b.n	8003982 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b08      	cmp	r3, #8
 800385a:	d04e      	beq.n	80038fa <HAL_TIM_PWM_ConfigChannel+0xde>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b08      	cmp	r3, #8
 8003860:	d900      	bls.n	8003864 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003862:	e08e      	b.n	8003982 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_TIM_PWM_ConfigChannel+0x56>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b04      	cmp	r3, #4
 800386e:	d021      	beq.n	80038b4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003870:	e087      	b.n	8003982 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	0011      	movs	r1, r2
 800387a:	0018      	movs	r0, r3
 800387c:	f000 f9de 	bl	8003c3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699a      	ldr	r2, [r3, #24]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2108      	movs	r1, #8
 800388c:	430a      	orrs	r2, r1
 800388e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699a      	ldr	r2, [r3, #24]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2104      	movs	r1, #4
 800389c:	438a      	bics	r2, r1
 800389e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6999      	ldr	r1, [r3, #24]
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	619a      	str	r2, [r3, #24]
      break;
 80038b2:	e06b      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	0011      	movs	r1, r2
 80038bc:	0018      	movs	r0, r3
 80038be:	f000 fa45 	bl	8003d4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699a      	ldr	r2, [r3, #24]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2180      	movs	r1, #128	; 0x80
 80038ce:	0109      	lsls	r1, r1, #4
 80038d0:	430a      	orrs	r2, r1
 80038d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699a      	ldr	r2, [r3, #24]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4931      	ldr	r1, [pc, #196]	; (80039a4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80038e0:	400a      	ands	r2, r1
 80038e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6999      	ldr	r1, [r3, #24]
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	021a      	lsls	r2, r3, #8
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	619a      	str	r2, [r3, #24]
      break;
 80038f8:	e048      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	0011      	movs	r1, r2
 8003902:	0018      	movs	r0, r3
 8003904:	f000 faa6 	bl	8003e54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69da      	ldr	r2, [r3, #28]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2108      	movs	r1, #8
 8003914:	430a      	orrs	r2, r1
 8003916:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	69da      	ldr	r2, [r3, #28]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2104      	movs	r1, #4
 8003924:	438a      	bics	r2, r1
 8003926:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	69d9      	ldr	r1, [r3, #28]
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	691a      	ldr	r2, [r3, #16]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	61da      	str	r2, [r3, #28]
      break;
 800393a:	e027      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	0011      	movs	r1, r2
 8003944:	0018      	movs	r0, r3
 8003946:	f000 fb0b 	bl	8003f60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	69da      	ldr	r2, [r3, #28]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2180      	movs	r1, #128	; 0x80
 8003956:	0109      	lsls	r1, r1, #4
 8003958:	430a      	orrs	r2, r1
 800395a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69da      	ldr	r2, [r3, #28]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	490f      	ldr	r1, [pc, #60]	; (80039a4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003968:	400a      	ands	r2, r1
 800396a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	69d9      	ldr	r1, [r3, #28]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	021a      	lsls	r2, r3, #8
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	430a      	orrs	r2, r1
 800397e:	61da      	str	r2, [r3, #28]
      break;
 8003980:	e004      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003982:	2317      	movs	r3, #23
 8003984:	18fb      	adds	r3, r7, r3
 8003986:	2201      	movs	r2, #1
 8003988:	701a      	strb	r2, [r3, #0]
      break;
 800398a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	223c      	movs	r2, #60	; 0x3c
 8003990:	2100      	movs	r1, #0
 8003992:	5499      	strb	r1, [r3, r2]

  return status;
 8003994:	2317      	movs	r3, #23
 8003996:	18fb      	adds	r3, r7, r3
 8003998:	781b      	ldrb	r3, [r3, #0]
}
 800399a:	0018      	movs	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	b006      	add	sp, #24
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	fffffbff 	.word	0xfffffbff

080039a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039b2:	230f      	movs	r3, #15
 80039b4:	18fb      	adds	r3, r7, r3
 80039b6:	2200      	movs	r2, #0
 80039b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	223c      	movs	r2, #60	; 0x3c
 80039be:	5c9b      	ldrb	r3, [r3, r2]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d101      	bne.n	80039c8 <HAL_TIM_ConfigClockSource+0x20>
 80039c4:	2302      	movs	r3, #2
 80039c6:	e0bc      	b.n	8003b42 <HAL_TIM_ConfigClockSource+0x19a>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	223c      	movs	r2, #60	; 0x3c
 80039cc:	2101      	movs	r1, #1
 80039ce:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	223d      	movs	r2, #61	; 0x3d
 80039d4:	2102      	movs	r1, #2
 80039d6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2277      	movs	r2, #119	; 0x77
 80039e4:	4393      	bics	r3, r2
 80039e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4a58      	ldr	r2, [pc, #352]	; (8003b4c <HAL_TIM_ConfigClockSource+0x1a4>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2280      	movs	r2, #128	; 0x80
 80039fe:	0192      	lsls	r2, r2, #6
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d040      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0xde>
 8003a04:	2280      	movs	r2, #128	; 0x80
 8003a06:	0192      	lsls	r2, r2, #6
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d900      	bls.n	8003a0e <HAL_TIM_ConfigClockSource+0x66>
 8003a0c:	e088      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a0e:	2280      	movs	r2, #128	; 0x80
 8003a10:	0152      	lsls	r2, r2, #5
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d100      	bne.n	8003a18 <HAL_TIM_ConfigClockSource+0x70>
 8003a16:	e088      	b.n	8003b2a <HAL_TIM_ConfigClockSource+0x182>
 8003a18:	2280      	movs	r2, #128	; 0x80
 8003a1a:	0152      	lsls	r2, r2, #5
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d900      	bls.n	8003a22 <HAL_TIM_ConfigClockSource+0x7a>
 8003a20:	e07e      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a22:	2b70      	cmp	r3, #112	; 0x70
 8003a24:	d018      	beq.n	8003a58 <HAL_TIM_ConfigClockSource+0xb0>
 8003a26:	d900      	bls.n	8003a2a <HAL_TIM_ConfigClockSource+0x82>
 8003a28:	e07a      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a2a:	2b60      	cmp	r3, #96	; 0x60
 8003a2c:	d04f      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0x126>
 8003a2e:	d900      	bls.n	8003a32 <HAL_TIM_ConfigClockSource+0x8a>
 8003a30:	e076      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a32:	2b50      	cmp	r3, #80	; 0x50
 8003a34:	d03b      	beq.n	8003aae <HAL_TIM_ConfigClockSource+0x106>
 8003a36:	d900      	bls.n	8003a3a <HAL_TIM_ConfigClockSource+0x92>
 8003a38:	e072      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a3a:	2b40      	cmp	r3, #64	; 0x40
 8003a3c:	d057      	beq.n	8003aee <HAL_TIM_ConfigClockSource+0x146>
 8003a3e:	d900      	bls.n	8003a42 <HAL_TIM_ConfigClockSource+0x9a>
 8003a40:	e06e      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a42:	2b30      	cmp	r3, #48	; 0x30
 8003a44:	d063      	beq.n	8003b0e <HAL_TIM_ConfigClockSource+0x166>
 8003a46:	d86b      	bhi.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	d060      	beq.n	8003b0e <HAL_TIM_ConfigClockSource+0x166>
 8003a4c:	d868      	bhi.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d05d      	beq.n	8003b0e <HAL_TIM_ConfigClockSource+0x166>
 8003a52:	2b10      	cmp	r3, #16
 8003a54:	d05b      	beq.n	8003b0e <HAL_TIM_ConfigClockSource+0x166>
 8003a56:	e063      	b.n	8003b20 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a68:	f000 fb5e 	bl	8004128 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2277      	movs	r2, #119	; 0x77
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	609a      	str	r2, [r3, #8]
      break;
 8003a84:	e052      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a96:	f000 fb47 	bl	8004128 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2180      	movs	r1, #128	; 0x80
 8003aa6:	01c9      	lsls	r1, r1, #7
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	609a      	str	r2, [r3, #8]
      break;
 8003aac:	e03e      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aba:	001a      	movs	r2, r3
 8003abc:	f000 faba 	bl	8004034 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2150      	movs	r1, #80	; 0x50
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f000 fb14 	bl	80040f4 <TIM_ITRx_SetConfig>
      break;
 8003acc:	e02e      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ada:	001a      	movs	r2, r3
 8003adc:	f000 fad8 	bl	8004090 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2160      	movs	r1, #96	; 0x60
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f000 fb04 	bl	80040f4 <TIM_ITRx_SetConfig>
      break;
 8003aec:	e01e      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003afa:	001a      	movs	r2, r3
 8003afc:	f000 fa9a 	bl	8004034 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2140      	movs	r1, #64	; 0x40
 8003b06:	0018      	movs	r0, r3
 8003b08:	f000 faf4 	bl	80040f4 <TIM_ITRx_SetConfig>
      break;
 8003b0c:	e00e      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	0019      	movs	r1, r3
 8003b18:	0010      	movs	r0, r2
 8003b1a:	f000 faeb 	bl	80040f4 <TIM_ITRx_SetConfig>
      break;
 8003b1e:	e005      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003b20:	230f      	movs	r3, #15
 8003b22:	18fb      	adds	r3, r7, r3
 8003b24:	2201      	movs	r2, #1
 8003b26:	701a      	strb	r2, [r3, #0]
      break;
 8003b28:	e000      	b.n	8003b2c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003b2a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	223d      	movs	r2, #61	; 0x3d
 8003b30:	2101      	movs	r1, #1
 8003b32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	223c      	movs	r2, #60	; 0x3c
 8003b38:	2100      	movs	r1, #0
 8003b3a:	5499      	strb	r1, [r3, r2]

  return status;
 8003b3c:	230f      	movs	r3, #15
 8003b3e:	18fb      	adds	r3, r7, r3
 8003b40:	781b      	ldrb	r3, [r3, #0]
}
 8003b42:	0018      	movs	r0, r3
 8003b44:	46bd      	mov	sp, r7
 8003b46:	b004      	add	sp, #16
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	46c0      	nop			; (mov r8, r8)
 8003b4c:	ffff00ff 	.word	0xffff00ff

08003b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a2f      	ldr	r2, [pc, #188]	; (8003c20 <TIM_Base_SetConfig+0xd0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d003      	beq.n	8003b70 <TIM_Base_SetConfig+0x20>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a2e      	ldr	r2, [pc, #184]	; (8003c24 <TIM_Base_SetConfig+0xd4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d108      	bne.n	8003b82 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2270      	movs	r2, #112	; 0x70
 8003b74:	4393      	bics	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a26      	ldr	r2, [pc, #152]	; (8003c20 <TIM_Base_SetConfig+0xd0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d013      	beq.n	8003bb2 <TIM_Base_SetConfig+0x62>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a25      	ldr	r2, [pc, #148]	; (8003c24 <TIM_Base_SetConfig+0xd4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00f      	beq.n	8003bb2 <TIM_Base_SetConfig+0x62>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a24      	ldr	r2, [pc, #144]	; (8003c28 <TIM_Base_SetConfig+0xd8>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d00b      	beq.n	8003bb2 <TIM_Base_SetConfig+0x62>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a23      	ldr	r2, [pc, #140]	; (8003c2c <TIM_Base_SetConfig+0xdc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d007      	beq.n	8003bb2 <TIM_Base_SetConfig+0x62>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <TIM_Base_SetConfig+0xe0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d003      	beq.n	8003bb2 <TIM_Base_SetConfig+0x62>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a21      	ldr	r2, [pc, #132]	; (8003c34 <TIM_Base_SetConfig+0xe4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d108      	bne.n	8003bc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4a20      	ldr	r2, [pc, #128]	; (8003c38 <TIM_Base_SetConfig+0xe8>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2280      	movs	r2, #128	; 0x80
 8003bc8:	4393      	bics	r3, r2
 8003bca:	001a      	movs	r2, r3
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	689a      	ldr	r2, [r3, #8]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a0c      	ldr	r2, [pc, #48]	; (8003c20 <TIM_Base_SetConfig+0xd0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00b      	beq.n	8003c0a <TIM_Base_SetConfig+0xba>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a0d      	ldr	r2, [pc, #52]	; (8003c2c <TIM_Base_SetConfig+0xdc>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d007      	beq.n	8003c0a <TIM_Base_SetConfig+0xba>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a0c      	ldr	r2, [pc, #48]	; (8003c30 <TIM_Base_SetConfig+0xe0>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d003      	beq.n	8003c0a <TIM_Base_SetConfig+0xba>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a0b      	ldr	r2, [pc, #44]	; (8003c34 <TIM_Base_SetConfig+0xe4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d103      	bne.n	8003c12 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	615a      	str	r2, [r3, #20]
}
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b004      	add	sp, #16
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40012c00 	.word	0x40012c00
 8003c24:	40000400 	.word	0x40000400
 8003c28:	40002000 	.word	0x40002000
 8003c2c:	40014000 	.word	0x40014000
 8003c30:	40014400 	.word	0x40014400
 8003c34:	40014800 	.word	0x40014800
 8003c38:	fffffcff 	.word	0xfffffcff

08003c3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	4393      	bics	r3, r2
 8003c4e:	001a      	movs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2270      	movs	r2, #112	; 0x70
 8003c6a:	4393      	bics	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2203      	movs	r2, #3
 8003c72:	4393      	bics	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2202      	movs	r2, #2
 8003c84:	4393      	bics	r3, r2
 8003c86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a27      	ldr	r2, [pc, #156]	; (8003d34 <TIM_OC1_SetConfig+0xf8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00b      	beq.n	8003cb2 <TIM_OC1_SetConfig+0x76>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a26      	ldr	r2, [pc, #152]	; (8003d38 <TIM_OC1_SetConfig+0xfc>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d007      	beq.n	8003cb2 <TIM_OC1_SetConfig+0x76>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a25      	ldr	r2, [pc, #148]	; (8003d3c <TIM_OC1_SetConfig+0x100>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_OC1_SetConfig+0x76>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a24      	ldr	r2, [pc, #144]	; (8003d40 <TIM_OC1_SetConfig+0x104>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d10c      	bne.n	8003ccc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2208      	movs	r2, #8
 8003cb6:	4393      	bics	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	2204      	movs	r2, #4
 8003cc8:	4393      	bics	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a19      	ldr	r2, [pc, #100]	; (8003d34 <TIM_OC1_SetConfig+0xf8>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00b      	beq.n	8003cec <TIM_OC1_SetConfig+0xb0>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a18      	ldr	r2, [pc, #96]	; (8003d38 <TIM_OC1_SetConfig+0xfc>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d007      	beq.n	8003cec <TIM_OC1_SetConfig+0xb0>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a17      	ldr	r2, [pc, #92]	; (8003d3c <TIM_OC1_SetConfig+0x100>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d003      	beq.n	8003cec <TIM_OC1_SetConfig+0xb0>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a16      	ldr	r2, [pc, #88]	; (8003d40 <TIM_OC1_SetConfig+0x104>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d111      	bne.n	8003d10 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	4a15      	ldr	r2, [pc, #84]	; (8003d44 <TIM_OC1_SetConfig+0x108>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4a14      	ldr	r2, [pc, #80]	; (8003d48 <TIM_OC1_SetConfig+0x10c>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	621a      	str	r2, [r3, #32]
}
 8003d2a:	46c0      	nop			; (mov r8, r8)
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	b006      	add	sp, #24
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	40012c00 	.word	0x40012c00
 8003d38:	40014000 	.word	0x40014000
 8003d3c:	40014400 	.word	0x40014400
 8003d40:	40014800 	.word	0x40014800
 8003d44:	fffffeff 	.word	0xfffffeff
 8003d48:	fffffdff 	.word	0xfffffdff

08003d4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	2210      	movs	r2, #16
 8003d5c:	4393      	bics	r3, r2
 8003d5e:	001a      	movs	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4a2e      	ldr	r2, [pc, #184]	; (8003e34 <TIM_OC2_SetConfig+0xe8>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4a2d      	ldr	r2, [pc, #180]	; (8003e38 <TIM_OC2_SetConfig+0xec>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2220      	movs	r2, #32
 8003d96:	4393      	bics	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a24      	ldr	r2, [pc, #144]	; (8003e3c <TIM_OC2_SetConfig+0xf0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d10d      	bne.n	8003dca <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2280      	movs	r2, #128	; 0x80
 8003db2:	4393      	bics	r3, r2
 8003db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2240      	movs	r2, #64	; 0x40
 8003dc6:	4393      	bics	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a1b      	ldr	r2, [pc, #108]	; (8003e3c <TIM_OC2_SetConfig+0xf0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00b      	beq.n	8003dea <TIM_OC2_SetConfig+0x9e>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a1a      	ldr	r2, [pc, #104]	; (8003e40 <TIM_OC2_SetConfig+0xf4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d007      	beq.n	8003dea <TIM_OC2_SetConfig+0x9e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a19      	ldr	r2, [pc, #100]	; (8003e44 <TIM_OC2_SetConfig+0xf8>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d003      	beq.n	8003dea <TIM_OC2_SetConfig+0x9e>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a18      	ldr	r2, [pc, #96]	; (8003e48 <TIM_OC2_SetConfig+0xfc>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d113      	bne.n	8003e12 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	4a17      	ldr	r2, [pc, #92]	; (8003e4c <TIM_OC2_SetConfig+0x100>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4a16      	ldr	r2, [pc, #88]	; (8003e50 <TIM_OC2_SetConfig+0x104>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	621a      	str	r2, [r3, #32]
}
 8003e2c:	46c0      	nop			; (mov r8, r8)
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	b006      	add	sp, #24
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	ffff8fff 	.word	0xffff8fff
 8003e38:	fffffcff 	.word	0xfffffcff
 8003e3c:	40012c00 	.word	0x40012c00
 8003e40:	40014000 	.word	0x40014000
 8003e44:	40014400 	.word	0x40014400
 8003e48:	40014800 	.word	0x40014800
 8003e4c:	fffffbff 	.word	0xfffffbff
 8003e50:	fffff7ff 	.word	0xfffff7ff

08003e54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	4a35      	ldr	r2, [pc, #212]	; (8003f38 <TIM_OC3_SetConfig+0xe4>)
 8003e64:	401a      	ands	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2270      	movs	r2, #112	; 0x70
 8003e80:	4393      	bics	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2203      	movs	r2, #3
 8003e88:	4393      	bics	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	4a28      	ldr	r2, [pc, #160]	; (8003f3c <TIM_OC3_SetConfig+0xe8>)
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	021b      	lsls	r3, r3, #8
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a24      	ldr	r2, [pc, #144]	; (8003f40 <TIM_OC3_SetConfig+0xec>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d10d      	bne.n	8003ece <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	4a23      	ldr	r2, [pc, #140]	; (8003f44 <TIM_OC3_SetConfig+0xf0>)
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	4a1f      	ldr	r2, [pc, #124]	; (8003f48 <TIM_OC3_SetConfig+0xf4>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a1b      	ldr	r2, [pc, #108]	; (8003f40 <TIM_OC3_SetConfig+0xec>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d00b      	beq.n	8003eee <TIM_OC3_SetConfig+0x9a>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a1c      	ldr	r2, [pc, #112]	; (8003f4c <TIM_OC3_SetConfig+0xf8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d007      	beq.n	8003eee <TIM_OC3_SetConfig+0x9a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a1b      	ldr	r2, [pc, #108]	; (8003f50 <TIM_OC3_SetConfig+0xfc>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d003      	beq.n	8003eee <TIM_OC3_SetConfig+0x9a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a1a      	ldr	r2, [pc, #104]	; (8003f54 <TIM_OC3_SetConfig+0x100>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d113      	bne.n	8003f16 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4a19      	ldr	r2, [pc, #100]	; (8003f58 <TIM_OC3_SetConfig+0x104>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4a18      	ldr	r2, [pc, #96]	; (8003f5c <TIM_OC3_SetConfig+0x108>)
 8003efa:	4013      	ands	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	621a      	str	r2, [r3, #32]
}
 8003f30:	46c0      	nop			; (mov r8, r8)
 8003f32:	46bd      	mov	sp, r7
 8003f34:	b006      	add	sp, #24
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	fffffeff 	.word	0xfffffeff
 8003f3c:	fffffdff 	.word	0xfffffdff
 8003f40:	40012c00 	.word	0x40012c00
 8003f44:	fffff7ff 	.word	0xfffff7ff
 8003f48:	fffffbff 	.word	0xfffffbff
 8003f4c:	40014000 	.word	0x40014000
 8003f50:	40014400 	.word	0x40014400
 8003f54:	40014800 	.word	0x40014800
 8003f58:	ffffefff 	.word	0xffffefff
 8003f5c:	ffffdfff 	.word	0xffffdfff

08003f60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	4a28      	ldr	r2, [pc, #160]	; (8004010 <TIM_OC4_SetConfig+0xb0>)
 8003f70:	401a      	ands	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4a22      	ldr	r2, [pc, #136]	; (8004014 <TIM_OC4_SetConfig+0xb4>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4a21      	ldr	r2, [pc, #132]	; (8004018 <TIM_OC4_SetConfig+0xb8>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	021b      	lsls	r3, r3, #8
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4a1d      	ldr	r2, [pc, #116]	; (800401c <TIM_OC4_SetConfig+0xbc>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	031b      	lsls	r3, r3, #12
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a19      	ldr	r2, [pc, #100]	; (8004020 <TIM_OC4_SetConfig+0xc0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d00b      	beq.n	8003fd8 <TIM_OC4_SetConfig+0x78>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a18      	ldr	r2, [pc, #96]	; (8004024 <TIM_OC4_SetConfig+0xc4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d007      	beq.n	8003fd8 <TIM_OC4_SetConfig+0x78>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a17      	ldr	r2, [pc, #92]	; (8004028 <TIM_OC4_SetConfig+0xc8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d003      	beq.n	8003fd8 <TIM_OC4_SetConfig+0x78>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a16      	ldr	r2, [pc, #88]	; (800402c <TIM_OC4_SetConfig+0xcc>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d109      	bne.n	8003fec <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	4a15      	ldr	r2, [pc, #84]	; (8004030 <TIM_OC4_SetConfig+0xd0>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	695b      	ldr	r3, [r3, #20]
 8003fe4:	019b      	lsls	r3, r3, #6
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	621a      	str	r2, [r3, #32]
}
 8004006:	46c0      	nop			; (mov r8, r8)
 8004008:	46bd      	mov	sp, r7
 800400a:	b006      	add	sp, #24
 800400c:	bd80      	pop	{r7, pc}
 800400e:	46c0      	nop			; (mov r8, r8)
 8004010:	ffffefff 	.word	0xffffefff
 8004014:	ffff8fff 	.word	0xffff8fff
 8004018:	fffffcff 	.word	0xfffffcff
 800401c:	ffffdfff 	.word	0xffffdfff
 8004020:	40012c00 	.word	0x40012c00
 8004024:	40014000 	.word	0x40014000
 8004028:	40014400 	.word	0x40014400
 800402c:	40014800 	.word	0x40014800
 8004030:	ffffbfff 	.word	0xffffbfff

08004034 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	2201      	movs	r2, #1
 800404c:	4393      	bics	r3, r2
 800404e:	001a      	movs	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	22f0      	movs	r2, #240	; 0xf0
 800405e:	4393      	bics	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	220a      	movs	r2, #10
 8004070:	4393      	bics	r3, r2
 8004072:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	621a      	str	r2, [r3, #32]
}
 8004088:	46c0      	nop			; (mov r8, r8)
 800408a:	46bd      	mov	sp, r7
 800408c:	b006      	add	sp, #24
 800408e:	bd80      	pop	{r7, pc}

08004090 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	2210      	movs	r2, #16
 80040a2:	4393      	bics	r3, r2
 80040a4:	001a      	movs	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <TIM_TI2_ConfigInputStage+0x60>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	031b      	lsls	r3, r3, #12
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	22a0      	movs	r2, #160	; 0xa0
 80040cc:	4393      	bics	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	621a      	str	r2, [r3, #32]
}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	46bd      	mov	sp, r7
 80040ea:	b006      	add	sp, #24
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	ffff0fff 	.word	0xffff0fff

080040f4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2270      	movs	r2, #112	; 0x70
 8004108:	4393      	bics	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	2207      	movs	r2, #7
 8004114:	4313      	orrs	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	609a      	str	r2, [r3, #8]
}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	46bd      	mov	sp, r7
 8004122:	b004      	add	sp, #16
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
 8004134:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	4a09      	ldr	r2, [pc, #36]	; (8004164 <TIM_ETR_SetConfig+0x3c>)
 8004140:	4013      	ands	r3, r2
 8004142:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	021a      	lsls	r2, r3, #8
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	431a      	orrs	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4313      	orrs	r3, r2
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	4313      	orrs	r3, r2
 8004154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	609a      	str	r2, [r3, #8]
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b006      	add	sp, #24
 8004162:	bd80      	pop	{r7, pc}
 8004164:	ffff00ff 	.word	0xffff00ff

08004168 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	221f      	movs	r2, #31
 8004178:	4013      	ands	r3, r2
 800417a:	2201      	movs	r2, #1
 800417c:	409a      	lsls	r2, r3
 800417e:	0013      	movs	r3, r2
 8004180:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	43d2      	mvns	r2, r2
 800418a:	401a      	ands	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a1a      	ldr	r2, [r3, #32]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	211f      	movs	r1, #31
 8004198:	400b      	ands	r3, r1
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	4099      	lsls	r1, r3
 800419e:	000b      	movs	r3, r1
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	621a      	str	r2, [r3, #32]
}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b006      	add	sp, #24
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	223c      	movs	r2, #60	; 0x3c
 80041be:	5c9b      	ldrb	r3, [r3, r2]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e041      	b.n	800424c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	223c      	movs	r2, #60	; 0x3c
 80041cc:	2101      	movs	r1, #1
 80041ce:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	223d      	movs	r2, #61	; 0x3d
 80041d4:	2102      	movs	r1, #2
 80041d6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2270      	movs	r2, #112	; 0x70
 80041ec:	4393      	bics	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a13      	ldr	r2, [pc, #76]	; (8004254 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d009      	beq.n	8004220 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a11      	ldr	r2, [pc, #68]	; (8004258 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d004      	beq.n	8004220 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a10      	ldr	r2, [pc, #64]	; (800425c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d10c      	bne.n	800423a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2280      	movs	r2, #128	; 0x80
 8004224:	4393      	bics	r3, r2
 8004226:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	4313      	orrs	r3, r2
 8004230:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	223d      	movs	r2, #61	; 0x3d
 800423e:	2101      	movs	r1, #1
 8004240:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	223c      	movs	r2, #60	; 0x3c
 8004246:	2100      	movs	r1, #0
 8004248:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	0018      	movs	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	b004      	add	sp, #16
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40012c00 	.word	0x40012c00
 8004258:	40000400 	.word	0x40000400
 800425c:	40014000 	.word	0x40014000

08004260 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	223c      	movs	r2, #60	; 0x3c
 8004272:	5c9b      	ldrb	r3, [r3, r2]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004278:	2302      	movs	r3, #2
 800427a:	e03e      	b.n	80042fa <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	223c      	movs	r2, #60	; 0x3c
 8004280:	2101      	movs	r1, #1
 8004282:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	22ff      	movs	r2, #255	; 0xff
 8004288:	4393      	bics	r3, r2
 800428a:	001a      	movs	r2, r3
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4313      	orrs	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4a1b      	ldr	r2, [pc, #108]	; (8004304 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004298:	401a      	ands	r2, r3
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	4313      	orrs	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4a18      	ldr	r2, [pc, #96]	; (8004308 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80042a6:	401a      	ands	r2, r3
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4a16      	ldr	r2, [pc, #88]	; (800430c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80042b4:	401a      	ands	r2, r3
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4a13      	ldr	r2, [pc, #76]	; (8004310 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80042c2:	401a      	ands	r2, r3
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4a11      	ldr	r2, [pc, #68]	; (8004314 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80042d0:	401a      	ands	r2, r3
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4a0e      	ldr	r2, [pc, #56]	; (8004318 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80042de:	401a      	ands	r2, r3
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	223c      	movs	r2, #60	; 0x3c
 80042f4:	2100      	movs	r1, #0
 80042f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b004      	add	sp, #16
 8004300:	bd80      	pop	{r7, pc}
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	fffffcff 	.word	0xfffffcff
 8004308:	fffffbff 	.word	0xfffffbff
 800430c:	fffff7ff 	.word	0xfffff7ff
 8004310:	ffffefff 	.word	0xffffefff
 8004314:	ffffdfff 	.word	0xffffdfff
 8004318:	ffffbfff 	.word	0xffffbfff

0800431c <memset>:
 800431c:	0003      	movs	r3, r0
 800431e:	1882      	adds	r2, r0, r2
 8004320:	4293      	cmp	r3, r2
 8004322:	d100      	bne.n	8004326 <memset+0xa>
 8004324:	4770      	bx	lr
 8004326:	7019      	strb	r1, [r3, #0]
 8004328:	3301      	adds	r3, #1
 800432a:	e7f9      	b.n	8004320 <memset+0x4>

0800432c <__libc_init_array>:
 800432c:	b570      	push	{r4, r5, r6, lr}
 800432e:	2600      	movs	r6, #0
 8004330:	4c0c      	ldr	r4, [pc, #48]	; (8004364 <__libc_init_array+0x38>)
 8004332:	4d0d      	ldr	r5, [pc, #52]	; (8004368 <__libc_init_array+0x3c>)
 8004334:	1b64      	subs	r4, r4, r5
 8004336:	10a4      	asrs	r4, r4, #2
 8004338:	42a6      	cmp	r6, r4
 800433a:	d109      	bne.n	8004350 <__libc_init_array+0x24>
 800433c:	2600      	movs	r6, #0
 800433e:	f000 f819 	bl	8004374 <_init>
 8004342:	4c0a      	ldr	r4, [pc, #40]	; (800436c <__libc_init_array+0x40>)
 8004344:	4d0a      	ldr	r5, [pc, #40]	; (8004370 <__libc_init_array+0x44>)
 8004346:	1b64      	subs	r4, r4, r5
 8004348:	10a4      	asrs	r4, r4, #2
 800434a:	42a6      	cmp	r6, r4
 800434c:	d105      	bne.n	800435a <__libc_init_array+0x2e>
 800434e:	bd70      	pop	{r4, r5, r6, pc}
 8004350:	00b3      	lsls	r3, r6, #2
 8004352:	58eb      	ldr	r3, [r5, r3]
 8004354:	4798      	blx	r3
 8004356:	3601      	adds	r6, #1
 8004358:	e7ee      	b.n	8004338 <__libc_init_array+0xc>
 800435a:	00b3      	lsls	r3, r6, #2
 800435c:	58eb      	ldr	r3, [r5, r3]
 800435e:	4798      	blx	r3
 8004360:	3601      	adds	r6, #1
 8004362:	e7f2      	b.n	800434a <__libc_init_array+0x1e>
 8004364:	080043fc 	.word	0x080043fc
 8004368:	080043fc 	.word	0x080043fc
 800436c:	08004400 	.word	0x08004400
 8004370:	080043fc 	.word	0x080043fc

08004374 <_init>:
 8004374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800437a:	bc08      	pop	{r3}
 800437c:	469e      	mov	lr, r3
 800437e:	4770      	bx	lr

08004380 <_fini>:
 8004380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004386:	bc08      	pop	{r3}
 8004388:	469e      	mov	lr, r3
 800438a:	4770      	bx	lr
