
VERICI-DEVRE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c24  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08005ce4  08005ce4  00015ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e90  08005e90  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08005e90  08005e90  00015e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e98  08005e98  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e98  08005e98  00015e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e9c  08005e9c  00015e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08005ea0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  200001f4  08006094  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006094  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120e2  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fa  00000000  00000000  000322fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  00034bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba8  00000000  00000000  000358a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012df6  00000000  00000000  00036450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd2f  00000000  00000000  00049246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006802d  00000000  00000000  00058f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c0fa2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000359c  00000000  00000000  000c0ff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f4 	.word	0x200001f4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ccc 	.word	0x08005ccc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f8 	.word	0x200001f8
 8000104:	08005ccc 	.word	0x08005ccc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f82e 	bl	80004a8 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	0415      	lsls	r5, r2, #16
 800045c:	0c2d      	lsrs	r5, r5, #16
 800045e:	000f      	movs	r7, r1
 8000460:	0001      	movs	r1, r0
 8000462:	002e      	movs	r6, r5
 8000464:	46c6      	mov	lr, r8
 8000466:	4684      	mov	ip, r0
 8000468:	0400      	lsls	r0, r0, #16
 800046a:	0c14      	lsrs	r4, r2, #16
 800046c:	0c00      	lsrs	r0, r0, #16
 800046e:	0c09      	lsrs	r1, r1, #16
 8000470:	4346      	muls	r6, r0
 8000472:	434d      	muls	r5, r1
 8000474:	4360      	muls	r0, r4
 8000476:	4361      	muls	r1, r4
 8000478:	1940      	adds	r0, r0, r5
 800047a:	0c34      	lsrs	r4, r6, #16
 800047c:	1824      	adds	r4, r4, r0
 800047e:	b500      	push	{lr}
 8000480:	42a5      	cmp	r5, r4
 8000482:	d903      	bls.n	800048c <__aeabi_lmul+0x34>
 8000484:	2080      	movs	r0, #128	; 0x80
 8000486:	0240      	lsls	r0, r0, #9
 8000488:	4680      	mov	r8, r0
 800048a:	4441      	add	r1, r8
 800048c:	0c25      	lsrs	r5, r4, #16
 800048e:	186d      	adds	r5, r5, r1
 8000490:	4661      	mov	r1, ip
 8000492:	4359      	muls	r1, r3
 8000494:	437a      	muls	r2, r7
 8000496:	0430      	lsls	r0, r6, #16
 8000498:	1949      	adds	r1, r1, r5
 800049a:	0424      	lsls	r4, r4, #16
 800049c:	0c00      	lsrs	r0, r0, #16
 800049e:	1820      	adds	r0, r4, r0
 80004a0:	1889      	adds	r1, r1, r2
 80004a2:	bc80      	pop	{r7}
 80004a4:	46b8      	mov	r8, r7
 80004a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	000d      	movs	r5, r1
 80004b8:	4692      	mov	sl, r2
 80004ba:	4699      	mov	r9, r3
 80004bc:	b083      	sub	sp, #12
 80004be:	428b      	cmp	r3, r1
 80004c0:	d830      	bhi.n	8000524 <__udivmoddi4+0x7c>
 80004c2:	d02d      	beq.n	8000520 <__udivmoddi4+0x78>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f000 f8ba 	bl	8000640 <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f000 f8b5 	bl	8000640 <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d433      	bmi.n	8000548 <__udivmoddi4+0xa0>
 80004e0:	465a      	mov	r2, fp
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d83a      	bhi.n	800056a <__udivmoddi4+0xc2>
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d100      	bne.n	80004fa <__udivmoddi4+0x52>
 80004f8:	e078      	b.n	80005ec <__udivmoddi4+0x144>
 80004fa:	465b      	mov	r3, fp
 80004fc:	1ba4      	subs	r4, r4, r6
 80004fe:	41bd      	sbcs	r5, r7
 8000500:	2b00      	cmp	r3, #0
 8000502:	da00      	bge.n	8000506 <__udivmoddi4+0x5e>
 8000504:	e075      	b.n	80005f2 <__udivmoddi4+0x14a>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	465a      	mov	r2, fp
 8000512:	4093      	lsls	r3, r2
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4642      	mov	r2, r8
 800051a:	4093      	lsls	r3, r2
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	e028      	b.n	8000572 <__udivmoddi4+0xca>
 8000520:	4282      	cmp	r2, r0
 8000522:	d9cf      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000524:	2200      	movs	r2, #0
 8000526:	2300      	movs	r3, #0
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <__udivmoddi4+0x8e>
 8000532:	601c      	str	r4, [r3, #0]
 8000534:	605d      	str	r5, [r3, #4]
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	b003      	add	sp, #12
 800053c:	bcf0      	pop	{r4, r5, r6, r7}
 800053e:	46bb      	mov	fp, r7
 8000540:	46b2      	mov	sl, r6
 8000542:	46a9      	mov	r9, r5
 8000544:	46a0      	mov	r8, r4
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000548:	4642      	mov	r2, r8
 800054a:	2320      	movs	r3, #32
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	4652      	mov	r2, sl
 8000550:	40da      	lsrs	r2, r3
 8000552:	4641      	mov	r1, r8
 8000554:	0013      	movs	r3, r2
 8000556:	464a      	mov	r2, r9
 8000558:	408a      	lsls	r2, r1
 800055a:	0017      	movs	r7, r2
 800055c:	4642      	mov	r2, r8
 800055e:	431f      	orrs	r7, r3
 8000560:	4653      	mov	r3, sl
 8000562:	4093      	lsls	r3, r2
 8000564:	001e      	movs	r6, r3
 8000566:	42af      	cmp	r7, r5
 8000568:	d9c4      	bls.n	80004f4 <__udivmoddi4+0x4c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4643      	mov	r3, r8
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0d9      	beq.n	800052c <__udivmoddi4+0x84>
 8000578:	07fb      	lsls	r3, r7, #31
 800057a:	0872      	lsrs	r2, r6, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	4646      	mov	r6, r8
 8000580:	087b      	lsrs	r3, r7, #1
 8000582:	e00e      	b.n	80005a2 <__udivmoddi4+0xfa>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d101      	bne.n	800058c <__udivmoddi4+0xe4>
 8000588:	42a2      	cmp	r2, r4
 800058a:	d80c      	bhi.n	80005a6 <__udivmoddi4+0xfe>
 800058c:	1aa4      	subs	r4, r4, r2
 800058e:	419d      	sbcs	r5, r3
 8000590:	2001      	movs	r0, #1
 8000592:	1924      	adds	r4, r4, r4
 8000594:	416d      	adcs	r5, r5
 8000596:	2100      	movs	r1, #0
 8000598:	3e01      	subs	r6, #1
 800059a:	1824      	adds	r4, r4, r0
 800059c:	414d      	adcs	r5, r1
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d006      	beq.n	80005b0 <__udivmoddi4+0x108>
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	d9ee      	bls.n	8000584 <__udivmoddi4+0xdc>
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1924      	adds	r4, r4, r4
 80005aa:	416d      	adcs	r5, r5
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d1f8      	bne.n	80005a2 <__udivmoddi4+0xfa>
 80005b0:	9800      	ldr	r0, [sp, #0]
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	465b      	mov	r3, fp
 80005b6:	1900      	adds	r0, r0, r4
 80005b8:	4169      	adcs	r1, r5
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db24      	blt.n	8000608 <__udivmoddi4+0x160>
 80005be:	002b      	movs	r3, r5
 80005c0:	465a      	mov	r2, fp
 80005c2:	4644      	mov	r4, r8
 80005c4:	40d3      	lsrs	r3, r2
 80005c6:	002a      	movs	r2, r5
 80005c8:	40e2      	lsrs	r2, r4
 80005ca:	001c      	movs	r4, r3
 80005cc:	465b      	mov	r3, fp
 80005ce:	0015      	movs	r5, r2
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db2a      	blt.n	800062a <__udivmoddi4+0x182>
 80005d4:	0026      	movs	r6, r4
 80005d6:	409e      	lsls	r6, r3
 80005d8:	0033      	movs	r3, r6
 80005da:	0026      	movs	r6, r4
 80005dc:	4647      	mov	r7, r8
 80005de:	40be      	lsls	r6, r7
 80005e0:	0032      	movs	r2, r6
 80005e2:	1a80      	subs	r0, r0, r2
 80005e4:	4199      	sbcs	r1, r3
 80005e6:	9000      	str	r0, [sp, #0]
 80005e8:	9101      	str	r1, [sp, #4]
 80005ea:	e79f      	b.n	800052c <__udivmoddi4+0x84>
 80005ec:	42a3      	cmp	r3, r4
 80005ee:	d8bc      	bhi.n	800056a <__udivmoddi4+0xc2>
 80005f0:	e783      	b.n	80004fa <__udivmoddi4+0x52>
 80005f2:	4642      	mov	r2, r8
 80005f4:	2320      	movs	r3, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	40da      	lsrs	r2, r3
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	e786      	b.n	8000516 <__udivmoddi4+0x6e>
 8000608:	4642      	mov	r2, r8
 800060a:	2320      	movs	r3, #32
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	002a      	movs	r2, r5
 8000610:	4646      	mov	r6, r8
 8000612:	409a      	lsls	r2, r3
 8000614:	0023      	movs	r3, r4
 8000616:	40f3      	lsrs	r3, r6
 8000618:	4644      	mov	r4, r8
 800061a:	4313      	orrs	r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	40e2      	lsrs	r2, r4
 8000620:	001c      	movs	r4, r3
 8000622:	465b      	mov	r3, fp
 8000624:	0015      	movs	r5, r2
 8000626:	2b00      	cmp	r3, #0
 8000628:	dad4      	bge.n	80005d4 <__udivmoddi4+0x12c>
 800062a:	4642      	mov	r2, r8
 800062c:	002f      	movs	r7, r5
 800062e:	2320      	movs	r3, #32
 8000630:	0026      	movs	r6, r4
 8000632:	4097      	lsls	r7, r2
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	40de      	lsrs	r6, r3
 8000638:	003b      	movs	r3, r7
 800063a:	4333      	orrs	r3, r6
 800063c:	e7cd      	b.n	80005da <__udivmoddi4+0x132>
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzdi2>:
 8000640:	b510      	push	{r4, lr}
 8000642:	2900      	cmp	r1, #0
 8000644:	d103      	bne.n	800064e <__clzdi2+0xe>
 8000646:	f000 f807 	bl	8000658 <__clzsi2>
 800064a:	3020      	adds	r0, #32
 800064c:	e002      	b.n	8000654 <__clzdi2+0x14>
 800064e:	1c08      	adds	r0, r1, #0
 8000650:	f000 f802 	bl	8000658 <__clzsi2>
 8000654:	bd10      	pop	{r4, pc}
 8000656:	46c0      	nop			; (mov r8, r8)

08000658 <__clzsi2>:
 8000658:	211c      	movs	r1, #28
 800065a:	2301      	movs	r3, #1
 800065c:	041b      	lsls	r3, r3, #16
 800065e:	4298      	cmp	r0, r3
 8000660:	d301      	bcc.n	8000666 <__clzsi2+0xe>
 8000662:	0c00      	lsrs	r0, r0, #16
 8000664:	3910      	subs	r1, #16
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	4298      	cmp	r0, r3
 800066a:	d301      	bcc.n	8000670 <__clzsi2+0x18>
 800066c:	0a00      	lsrs	r0, r0, #8
 800066e:	3908      	subs	r1, #8
 8000670:	091b      	lsrs	r3, r3, #4
 8000672:	4298      	cmp	r0, r3
 8000674:	d301      	bcc.n	800067a <__clzsi2+0x22>
 8000676:	0900      	lsrs	r0, r0, #4
 8000678:	3904      	subs	r1, #4
 800067a:	a202      	add	r2, pc, #8	; (adr r2, 8000684 <__clzsi2+0x2c>)
 800067c:	5c10      	ldrb	r0, [r2, r0]
 800067e:	1840      	adds	r0, r0, r1
 8000680:	4770      	bx	lr
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	02020304 	.word	0x02020304
 8000688:	01010101 	.word	0x01010101
	...

08000694 <InputSDIO>:
**Name: 	vSpi3Init
**Func: 	Init Spi-3 Config
**Note:
**********************************************************/
void InputSDIO(void)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b089      	sub	sp, #36	; 0x24
 8000698:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	240c      	movs	r4, #12
 800069c:	193b      	adds	r3, r7, r4
 800069e:	0018      	movs	r0, r3
 80006a0:	2314      	movs	r3, #20
 80006a2:	001a      	movs	r2, r3
 80006a4:	2100      	movs	r1, #0
 80006a6:	f004 fa8a 	bl	8004bbe <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006aa:	4b16      	ldr	r3, [pc, #88]	; (8000704 <InputSDIO+0x70>)
 80006ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ae:	4b15      	ldr	r3, [pc, #84]	; (8000704 <InputSDIO+0x70>)
 80006b0:	2180      	movs	r1, #128	; 0x80
 80006b2:	430a      	orrs	r2, r1
 80006b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <InputSDIO+0x70>)
 80006b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <InputSDIO+0x70>)
 80006c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <InputSDIO+0x70>)
 80006c8:	2101      	movs	r1, #1
 80006ca:	430a      	orrs	r2, r1
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <InputSDIO+0x70>)
 80006d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d2:	2201      	movs	r2, #1
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	00d2      	lsls	r2, r2, #3
 80006e0:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(SDIO_GPIO_Port, &GPIO_InitStruct);
 80006ee:	193a      	adds	r2, r7, r4
 80006f0:	23a0      	movs	r3, #160	; 0xa0
 80006f2:	05db      	lsls	r3, r3, #23
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f001 ff6c 	bl	80025d4 <HAL_GPIO_Init>
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b009      	add	sp, #36	; 0x24
 8000702:	bd90      	pop	{r4, r7, pc}
 8000704:	40021000 	.word	0x40021000

08000708 <OutputSDIO>:
void OutputSDIO(){
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b089      	sub	sp, #36	; 0x24
 800070c:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	240c      	movs	r4, #12
 8000710:	193b      	adds	r3, r7, r4
 8000712:	0018      	movs	r0, r3
 8000714:	2314      	movs	r3, #20
 8000716:	001a      	movs	r2, r3
 8000718:	2100      	movs	r1, #0
 800071a:	f004 fa50 	bl	8004bbe <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	4b1c      	ldr	r3, [pc, #112]	; (8000790 <OutputSDIO+0x88>)
 8000720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000722:	4b1b      	ldr	r3, [pc, #108]	; (8000790 <OutputSDIO+0x88>)
 8000724:	2180      	movs	r1, #128	; 0x80
 8000726:	430a      	orrs	r2, r1
 8000728:	62da      	str	r2, [r3, #44]	; 0x2c
 800072a:	4b19      	ldr	r3, [pc, #100]	; (8000790 <OutputSDIO+0x88>)
 800072c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800072e:	2280      	movs	r2, #128	; 0x80
 8000730:	4013      	ands	r3, r2
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <OutputSDIO+0x88>)
 8000738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <OutputSDIO+0x88>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	62da      	str	r2, [r3, #44]	; 0x2c
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <OutputSDIO+0x88>)
 8000744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(SDIO_GPIO_Port, SDIO_Pin, GPIO_PIN_RESET);
 800074e:	2380      	movs	r3, #128	; 0x80
 8000750:	00d9      	lsls	r1, r3, #3
 8000752:	23a0      	movs	r3, #160	; 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	2200      	movs	r2, #0
 8000758:	0018      	movs	r0, r3
 800075a:	f002 f8c6 	bl	80028ea <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2280      	movs	r2, #128	; 0x80
 8000762:	00d2      	lsls	r2, r2, #3
 8000764:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	193b      	adds	r3, r7, r4
 8000768:	2201      	movs	r2, #1
 800076a:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	193b      	adds	r3, r7, r4
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000772:	193b      	adds	r3, r7, r4
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000778:	193a      	adds	r2, r7, r4
 800077a:	23a0      	movs	r3, #160	; 0xa0
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f001 ff27 	bl	80025d4 <HAL_GPIO_Init>


}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b009      	add	sp, #36	; 0x24
 800078c:	bd90      	pop	{r4, r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	40021000 	.word	0x40021000

08000794 <OutputSDCK>:

void OutputSDCK(void){
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b089      	sub	sp, #36	; 0x24
 8000798:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	240c      	movs	r4, #12
 800079c:	193b      	adds	r3, r7, r4
 800079e:	0018      	movs	r0, r3
 80007a0:	2314      	movs	r3, #20
 80007a2:	001a      	movs	r2, r3
 80007a4:	2100      	movs	r1, #0
 80007a6:	f004 fa0a 	bl	8004bbe <memset>

	  	  /* GPIO Ports Clock Enable */
	  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007aa:	4b1c      	ldr	r3, [pc, #112]	; (800081c <OutputSDCK+0x88>)
 80007ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ae:	4b1b      	ldr	r3, [pc, #108]	; (800081c <OutputSDCK+0x88>)
 80007b0:	2180      	movs	r1, #128	; 0x80
 80007b2:	430a      	orrs	r2, r1
 80007b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007b6:	4b19      	ldr	r3, [pc, #100]	; (800081c <OutputSDCK+0x88>)
 80007b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	4013      	ands	r3, r2
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	68bb      	ldr	r3, [r7, #8]
	  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b16      	ldr	r3, [pc, #88]	; (800081c <OutputSDCK+0x88>)
 80007c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007c6:	4b15      	ldr	r3, [pc, #84]	; (800081c <OutputSDCK+0x88>)
 80007c8:	2101      	movs	r1, #1
 80007ca:	430a      	orrs	r2, r1
 80007cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ce:	4b13      	ldr	r3, [pc, #76]	; (800081c <OutputSDCK+0x88>)
 80007d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007d2:	2201      	movs	r2, #1
 80007d4:	4013      	ands	r3, r2
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

	  	  /*Configure GPIO pin Output Level */
	  	  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80007da:	2380      	movs	r3, #128	; 0x80
 80007dc:	0099      	lsls	r1, r3, #2
 80007de:	23a0      	movs	r3, #160	; 0xa0
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	2200      	movs	r2, #0
 80007e4:	0018      	movs	r0, r3
 80007e6:	f002 f880 	bl	80028ea <HAL_GPIO_WritePin>

	  	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  	  GPIO_InitStruct.Pin = SCLK_Pin;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	0092      	lsls	r2, r2, #2
 80007f0:	601a      	str	r2, [r3, #0]
	  	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2201      	movs	r2, #1
 80007f6:	605a      	str	r2, [r3, #4]
	  	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
	  	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
	  	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	193a      	adds	r2, r7, r4
 8000806:	23a0      	movs	r3, #160	; 0xa0
 8000808:	05db      	lsls	r3, r3, #23
 800080a:	0011      	movs	r1, r2
 800080c:	0018      	movs	r0, r3
 800080e:	f001 fee1 	bl	80025d4 <HAL_GPIO_Init>

}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	b009      	add	sp, #36	; 0x24
 8000818:	bd90      	pop	{r4, r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	40021000 	.word	0x40021000

08000820 <OutputFCSB>:

void OutputFCSB(void){
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b089      	sub	sp, #36	; 0x24
 8000824:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000826:	240c      	movs	r4, #12
 8000828:	193b      	adds	r3, r7, r4
 800082a:	0018      	movs	r0, r3
 800082c:	2314      	movs	r3, #20
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f004 f9c4 	bl	8004bbe <memset>

		  	  /* GPIO Ports Clock Enable */
		  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <OutputFCSB+0x84>)
 8000838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <OutputFCSB+0x84>)
 800083c:	2180      	movs	r1, #128	; 0x80
 800083e:	430a      	orrs	r2, r1
 8000840:	62da      	str	r2, [r3, #44]	; 0x2c
 8000842:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <OutputFCSB+0x84>)
 8000844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000846:	2280      	movs	r2, #128	; 0x80
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
		  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <OutputFCSB+0x84>)
 8000850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000852:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <OutputFCSB+0x84>)
 8000854:	2101      	movs	r1, #1
 8000856:	430a      	orrs	r2, r1
 8000858:	62da      	str	r2, [r3, #44]	; 0x2c
 800085a:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <OutputFCSB+0x84>)
 800085c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800085e:	2201      	movs	r2, #1
 8000860:	4013      	ands	r3, r2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(FCSB_GPIO_Port, FCSB_Pin, GPIO_PIN_RESET);
 8000866:	23a0      	movs	r3, #160	; 0xa0
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	2200      	movs	r2, #0
 800086c:	2104      	movs	r1, #4
 800086e:	0018      	movs	r0, r3
 8000870:	f002 f83b 	bl	80028ea <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = FCSB_Pin;
 8000874:	0021      	movs	r1, r4
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2204      	movs	r2, #4
 800087a:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2201      	movs	r2, #1
 8000880:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088e:	187a      	adds	r2, r7, r1
 8000890:	23a0      	movs	r3, #160	; 0xa0
 8000892:	05db      	lsls	r3, r3, #23
 8000894:	0011      	movs	r1, r2
 8000896:	0018      	movs	r0, r3
 8000898:	f001 fe9c 	bl	80025d4 <HAL_GPIO_Init>


}
 800089c:	46c0      	nop			; (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	b009      	add	sp, #36	; 0x24
 80008a2:	bd90      	pop	{r4, r7, pc}
 80008a4:	40021000 	.word	0x40021000

080008a8 <OutputCSB>:

void OutputCSB(void){
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b089      	sub	sp, #36	; 0x24
 80008ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ae:	240c      	movs	r4, #12
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	0018      	movs	r0, r3
 80008b4:	2314      	movs	r3, #20
 80008b6:	001a      	movs	r2, r3
 80008b8:	2100      	movs	r1, #0
 80008ba:	f004 f980 	bl	8004bbe <memset>

	/* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80008be:	4b1b      	ldr	r3, [pc, #108]	; (800092c <OutputCSB+0x84>)
 80008c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008c2:	4b1a      	ldr	r3, [pc, #104]	; (800092c <OutputCSB+0x84>)
 80008c4:	2180      	movs	r1, #128	; 0x80
 80008c6:	430a      	orrs	r2, r1
 80008c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <OutputCSB+0x84>)
 80008cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ce:	2280      	movs	r2, #128	; 0x80
 80008d0:	4013      	ands	r3, r2
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	4b15      	ldr	r3, [pc, #84]	; (800092c <OutputCSB+0x84>)
 80008d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <OutputCSB+0x84>)
 80008dc:	2101      	movs	r1, #1
 80008de:	430a      	orrs	r2, r1
 80008e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80008e2:	4b12      	ldr	r3, [pc, #72]	; (800092c <OutputCSB+0x84>)
 80008e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008e6:	2201      	movs	r2, #1
 80008e8:	4013      	ands	r3, r2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CSB_GPIO_Port, CSB_Pin, GPIO_PIN_RESET);
 80008ee:	23a0      	movs	r3, #160	; 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	2200      	movs	r2, #0
 80008f4:	2102      	movs	r1, #2
 80008f6:	0018      	movs	r0, r3
 80008f8:	f001 fff7 	bl	80028ea <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = CSB_Pin;
 80008fc:	0021      	movs	r1, r4
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2202      	movs	r2, #2
 8000902:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2201      	movs	r2, #1
 8000908:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	187b      	adds	r3, r7, r1
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	187a      	adds	r2, r7, r1
 8000918:	23a0      	movs	r3, #160	; 0xa0
 800091a:	05db      	lsls	r3, r3, #23
 800091c:	0011      	movs	r1, r2
 800091e:	0018      	movs	r0, r3
 8000920:	f001 fe58 	bl	80025d4 <HAL_GPIO_Init>
}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b009      	add	sp, #36	; 0x24
 800092a:	bd90      	pop	{r4, r7, pc}
 800092c:	40021000 	.word	0x40021000

08000930 <_delay_us>:
void _delay_us(void){
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
 	// HAL_UART_Transmit( &hlpuart1, (uint8_t *)"giriyor\r\n",9, 100);

	//
	  	//  }
	 //HAL_Delay(1);
}
 8000934:	46c0      	nop			; (mov r8, r8)
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <vSpi3Init>:
void vSpi3Init(void)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	af00      	add	r7, sp, #0
	OutputCSB();
 800093e:	f7ff ffb3 	bl	80008a8 <OutputCSB>
	OutputFCSB();
 8000942:	f7ff ff6d 	bl	8000820 <OutputFCSB>
	OutputSDCK();
 8000946:	f7ff ff25 	bl	8000794 <OutputSDCK>
	OutputSDIO();
 800094a:	f7ff fedd 	bl	8000708 <OutputSDIO>

	SetCSB();
 800094e:	23a0      	movs	r3, #160	; 0xa0
 8000950:	05db      	lsls	r3, r3, #23
 8000952:	2201      	movs	r2, #1
 8000954:	2102      	movs	r1, #2
 8000956:	0018      	movs	r0, r3
 8000958:	f001 ffc7 	bl	80028ea <HAL_GPIO_WritePin>
	SetFCSB();
 800095c:	23a0      	movs	r3, #160	; 0xa0
 800095e:	05db      	lsls	r3, r3, #23
 8000960:	2201      	movs	r2, #1
 8000962:	2104      	movs	r1, #4
 8000964:	0018      	movs	r0, r3
 8000966:	f001 ffc0 	bl	80028ea <HAL_GPIO_WritePin>
	SetSDIO();
 800096a:	2380      	movs	r3, #128	; 0x80
 800096c:	00d9      	lsls	r1, r3, #3
 800096e:	23a0      	movs	r3, #160	; 0xa0
 8000970:	05db      	lsls	r3, r3, #23
 8000972:	2201      	movs	r2, #1
 8000974:	0018      	movs	r0, r3
 8000976:	f001 ffb8 	bl	80028ea <HAL_GPIO_WritePin>
	ClrSDCK();
 800097a:	2380      	movs	r3, #128	; 0x80
 800097c:	0099      	lsls	r1, r3, #2
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	2200      	movs	r2, #0
 8000984:	0018      	movs	r0, r3
 8000986:	f001 ffb0 	bl	80028ea <HAL_GPIO_WritePin>
}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <vSpi3WriteByte>:
**Func: 	SPI-3 send one byte
**Input:
**Output:  
**********************************************************/
void vSpi3WriteByte(byte dat)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	0002      	movs	r2, r0
 8000998:	1dfb      	adds	r3, r7, #7
 800099a:	701a      	strb	r2, [r3, #0]

 	byte bitcnt;
 
	SetFCSB();				//FCSB = 1;
 800099c:	23a0      	movs	r3, #160	; 0xa0
 800099e:	05db      	lsls	r3, r3, #23
 80009a0:	2201      	movs	r2, #1
 80009a2:	2104      	movs	r1, #4
 80009a4:	0018      	movs	r0, r3
 80009a6:	f001 ffa0 	bl	80028ea <HAL_GPIO_WritePin>
 
 	OutputSDIO();			//SDA output mode
 80009aa:	f7ff fead 	bl	8000708 <OutputSDIO>
 	SetSDIO();				//    output 1
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	00d9      	lsls	r1, r3, #3
 80009b2:	23a0      	movs	r3, #160	; 0xa0
 80009b4:	05db      	lsls	r3, r3, #23
 80009b6:	2201      	movs	r2, #1
 80009b8:	0018      	movs	r0, r3
 80009ba:	f001 ff96 	bl	80028ea <HAL_GPIO_WritePin>
 
 	ClrSDCK();
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	0099      	lsls	r1, r3, #2
 80009c2:	23a0      	movs	r3, #160	; 0xa0
 80009c4:	05db      	lsls	r3, r3, #23
 80009c6:	2200      	movs	r2, #0
 80009c8:	0018      	movs	r0, r3
 80009ca:	f001 ff8e 	bl	80028ea <HAL_GPIO_WritePin>
 	ClrCSB();
 80009ce:	23a0      	movs	r3, #160	; 0xa0
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	2200      	movs	r2, #0
 80009d4:	2102      	movs	r1, #2
 80009d6:	0018      	movs	r0, r3
 80009d8:	f001 ff87 	bl	80028ea <HAL_GPIO_WritePin>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 80009dc:	230f      	movs	r3, #15
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	2208      	movs	r2, #8
 80009e2:	701a      	strb	r2, [r3, #0]
 80009e4:	e034      	b.n	8000a50 <vSpi3WriteByte+0xc0>
 		{
		ClrSDCK();
 80009e6:	2380      	movs	r3, #128	; 0x80
 80009e8:	0099      	lsls	r1, r3, #2
 80009ea:	23a0      	movs	r3, #160	; 0xa0
 80009ec:	05db      	lsls	r3, r3, #23
 80009ee:	2200      	movs	r2, #0
 80009f0:	0018      	movs	r0, r3
 80009f2:	f001 ff7a 	bl	80028ea <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 80009f6:	f7ff ff9b 	bl	8000930 <_delay_us>
 		if(dat&0x80)
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	b25b      	sxtb	r3, r3
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	da08      	bge.n	8000a16 <vSpi3WriteByte+0x86>
 			SetSDIO();
 8000a04:	2380      	movs	r3, #128	; 0x80
 8000a06:	00d9      	lsls	r1, r3, #3
 8000a08:	23a0      	movs	r3, #160	; 0xa0
 8000a0a:	05db      	lsls	r3, r3, #23
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f001 ff6b 	bl	80028ea <HAL_GPIO_WritePin>
 8000a14:	e007      	b.n	8000a26 <vSpi3WriteByte+0x96>
 		else
 			ClrSDIO();
 8000a16:	2380      	movs	r3, #128	; 0x80
 8000a18:	00d9      	lsls	r1, r3, #3
 8000a1a:	23a0      	movs	r3, #160	; 0xa0
 8000a1c:	05db      	lsls	r3, r3, #23
 8000a1e:	2200      	movs	r2, #0
 8000a20:	0018      	movs	r0, r3
 8000a22:	f001 ff62 	bl	80028ea <HAL_GPIO_WritePin>
		SetSDCK();
 8000a26:	2380      	movs	r3, #128	; 0x80
 8000a28:	0099      	lsls	r1, r3, #2
 8000a2a:	23a0      	movs	r3, #160	; 0xa0
 8000a2c:	05db      	lsls	r3, r3, #23
 8000a2e:	2201      	movs	r2, #1
 8000a30:	0018      	movs	r0, r3
 8000a32:	f001 ff5a 	bl	80028ea <HAL_GPIO_WritePin>
 		dat <<= 1;
 8000a36:	1dfa      	adds	r2, r7, #7
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	18db      	adds	r3, r3, r3
 8000a3e:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 8000a40:	f7ff ff76 	bl	8000930 <_delay_us>
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000a44:	210f      	movs	r1, #15
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	781a      	ldrb	r2, [r3, #0]
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	3a01      	subs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
 8000a50:	230f      	movs	r3, #15
 8000a52:	18fb      	adds	r3, r7, r3
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d1c5      	bne.n	80009e6 <vSpi3WriteByte+0x56>
 		}
 	ClrSDCK();
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	0099      	lsls	r1, r3, #2
 8000a5e:	23a0      	movs	r3, #160	; 0xa0
 8000a60:	05db      	lsls	r3, r3, #23
 8000a62:	2200      	movs	r2, #0
 8000a64:	0018      	movs	r0, r3
 8000a66:	f001 ff40 	bl	80028ea <HAL_GPIO_WritePin>
 	SetSDIO();
 8000a6a:	2380      	movs	r3, #128	; 0x80
 8000a6c:	00d9      	lsls	r1, r3, #3
 8000a6e:	23a0      	movs	r3, #160	; 0xa0
 8000a70:	05db      	lsls	r3, r3, #23
 8000a72:	2201      	movs	r2, #1
 8000a74:	0018      	movs	r0, r3
 8000a76:	f001 ff38 	bl	80028ea <HAL_GPIO_WritePin>
}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b004      	add	sp, #16
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <bSpi3ReadByte>:
**Func: 	SPI-3 read one byte
**Input:
**Output:  
**********************************************************/
byte bSpi3ReadByte(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
	byte RdPara = 0;
 8000a88:	1dfb      	adds	r3, r7, #7
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
  
 	ClrCSB();
 8000a8e:	23a0      	movs	r3, #160	; 0xa0
 8000a90:	05db      	lsls	r3, r3, #23
 8000a92:	2200      	movs	r2, #0
 8000a94:	2102      	movs	r1, #2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f001 ff27 	bl	80028ea <HAL_GPIO_WritePin>
 	InputSDIO();
 8000a9c:	f7ff fdfa 	bl	8000694 <InputSDIO>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000aa0:	1dbb      	adds	r3, r7, #6
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	e033      	b.n	8000b10 <bSpi3ReadByte+0x8e>
 		{
 		ClrSDCK();
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	0099      	lsls	r1, r3, #2
 8000aac:	23a0      	movs	r3, #160	; 0xa0
 8000aae:	05db      	lsls	r3, r3, #23
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f001 ff19 	bl	80028ea <HAL_GPIO_WritePin>
 		RdPara <<= 1;
 8000ab8:	1dfa      	adds	r2, r7, #7
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	18db      	adds	r3, r3, r3
 8000ac0:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 8000ac2:	f7ff ff35 	bl	8000930 <_delay_us>
 		SetSDCK();
 8000ac6:	2380      	movs	r3, #128	; 0x80
 8000ac8:	0099      	lsls	r1, r3, #2
 8000aca:	23a0      	movs	r3, #160	; 0xa0
 8000acc:	05db      	lsls	r3, r3, #23
 8000ace:	2201      	movs	r2, #1
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f001 ff0a 	bl	80028ea <HAL_GPIO_WritePin>
 		_delay_us(); //_delay_us(1);
 8000ad6:	f7ff ff2b 	bl	8000930 <_delay_us>

 		if(SDIO_H())
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	00da      	lsls	r2, r3, #3
 8000ade:	23a0      	movs	r3, #160	; 0xa0
 8000ae0:	05db      	lsls	r3, r3, #23
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f001 fee3 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000aea:	0003      	movs	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d106      	bne.n	8000afe <bSpi3ReadByte+0x7c>
 			RdPara |= 0x01;
 8000af0:	1dfb      	adds	r3, r7, #7
 8000af2:	1dfa      	adds	r2, r7, #7
 8000af4:	7812      	ldrb	r2, [r2, #0]
 8000af6:	2101      	movs	r1, #1
 8000af8:	430a      	orrs	r2, r1
 8000afa:	701a      	strb	r2, [r3, #0]
 8000afc:	e003      	b.n	8000b06 <bSpi3ReadByte+0x84>
 		else
 			RdPara |= 0x00;
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	1dfa      	adds	r2, r7, #7
 8000b02:	7812      	ldrb	r2, [r2, #0]
 8000b04:	701a      	strb	r2, [r3, #0]
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000b06:	1dbb      	adds	r3, r7, #6
 8000b08:	781a      	ldrb	r2, [r3, #0]
 8000b0a:	1dbb      	adds	r3, r7, #6
 8000b0c:	3a01      	subs	r2, #1
 8000b0e:	701a      	strb	r2, [r3, #0]
 8000b10:	1dbb      	adds	r3, r7, #6
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1c7      	bne.n	8000aa8 <bSpi3ReadByte+0x26>
 		}
 	ClrSDCK();
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	0099      	lsls	r1, r3, #2
 8000b1c:	23a0      	movs	r3, #160	; 0xa0
 8000b1e:	05db      	lsls	r3, r3, #23
 8000b20:	2200      	movs	r2, #0
 8000b22:	0018      	movs	r0, r3
 8000b24:	f001 fee1 	bl	80028ea <HAL_GPIO_WritePin>
 	OutputSDIO();
 8000b28:	f7ff fdee 	bl	8000708 <OutputSDIO>
 	SetSDIO();
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	00d9      	lsls	r1, r3, #3
 8000b30:	23a0      	movs	r3, #160	; 0xa0
 8000b32:	05db      	lsls	r3, r3, #23
 8000b34:	2201      	movs	r2, #1
 8000b36:	0018      	movs	r0, r3
 8000b38:	f001 fed7 	bl	80028ea <HAL_GPIO_WritePin>
 	SetCSB();
 8000b3c:	23a0      	movs	r3, #160	; 0xa0
 8000b3e:	05db      	lsls	r3, r3, #23
 8000b40:	2201      	movs	r2, #1
 8000b42:	2102      	movs	r1, #2
 8000b44:	0018      	movs	r0, r3
 8000b46:	f001 fed0 	bl	80028ea <HAL_GPIO_WritePin>
 	return(RdPara);
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	781b      	ldrb	r3, [r3, #0]
}
 8000b4e:	0018      	movs	r0, r3
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b002      	add	sp, #8
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <vSpi3Write>:
**Func: 	SPI Write One word
**Input: 	Write word
**Output:	none
**********************************************************/
void vSpi3Write(word dat)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b082      	sub	sp, #8
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
 	vSpi3WriteByte((byte)(dat>>8)&0x7F);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	0a1b      	lsrs	r3, r3, #8
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	227f      	movs	r2, #127	; 0x7f
 8000b66:	4013      	ands	r3, r2
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f7ff ff10 	bl	8000990 <vSpi3WriteByte>
 	vSpi3WriteByte((byte)dat);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ff0b 	bl	8000990 <vSpi3WriteByte>
 	SetCSB();
 8000b7a:	23a0      	movs	r3, #160	; 0xa0
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2102      	movs	r1, #2
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 feb1 	bl	80028ea <HAL_GPIO_WritePin>
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b002      	add	sp, #8
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <bSpi3Read>:
**Func: 	SPI-3 Read One byte
**Input: 	readout addresss
**Output:	readout byte
**********************************************************/
byte bSpi3Read(byte addr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	0002      	movs	r2, r0
 8000b98:	1dfb      	adds	r3, r7, #7
 8000b9a:	701a      	strb	r2, [r3, #0]
  	vSpi3WriteByte(addr|0x80);
 8000b9c:	1dfb      	adds	r3, r7, #7
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2280      	movs	r2, #128	; 0x80
 8000ba2:	4252      	negs	r2, r2
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fef1 	bl	8000990 <vSpi3WriteByte>
 	return(bSpi3ReadByte());
 8000bae:	f7ff ff68 	bl	8000a82 <bSpi3ReadByte>
 8000bb2:	0003      	movs	r3, r0
}
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b002      	add	sp, #8
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <vSpi3WriteFIFO>:
**Func: 	SPI-3 send one byte to FIFO
**Input: 	one byte buffer
**Output:	none
**********************************************************/
void vSpi3WriteFIFO(byte dat)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	0002      	movs	r2, r0
 8000bc4:	1dfb      	adds	r3, r7, #7
 8000bc6:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
 
 	SetCSB();
 8000bc8:	23a0      	movs	r3, #160	; 0xa0
 8000bca:	05db      	lsls	r3, r3, #23
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2102      	movs	r1, #2
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	f001 fe8a 	bl	80028ea <HAL_GPIO_WritePin>
	OutputSDIO();
 8000bd6:	f7ff fd97 	bl	8000708 <OutputSDIO>
	ClrSDCK();
 8000bda:	2380      	movs	r3, #128	; 0x80
 8000bdc:	0099      	lsls	r1, r3, #2
 8000bde:	23a0      	movs	r3, #160	; 0xa0
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	2200      	movs	r2, #0
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 fe80 	bl	80028ea <HAL_GPIO_WritePin>
 	ClrFCSB();			//FCSB = 0
 8000bea:	23a0      	movs	r3, #160	; 0xa0
 8000bec:	05db      	lsls	r3, r3, #23
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2104      	movs	r1, #4
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 fe79 	bl	80028ea <HAL_GPIO_WritePin>
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	2208      	movs	r2, #8
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	e034      	b.n	8000c6c <vSpi3WriteFIFO+0xb0>
 		{
 		ClrSDCK();
 8000c02:	2380      	movs	r3, #128	; 0x80
 8000c04:	0099      	lsls	r1, r3, #2
 8000c06:	23a0      	movs	r3, #160	; 0xa0
 8000c08:	05db      	lsls	r3, r3, #23
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 fe6c 	bl	80028ea <HAL_GPIO_WritePin>

 		if(dat&0x80)
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25b      	sxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	da08      	bge.n	8000c2e <vSpi3WriteFIFO+0x72>
			SetSDIO();
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	00d9      	lsls	r1, r3, #3
 8000c20:	23a0      	movs	r3, #160	; 0xa0
 8000c22:	05db      	lsls	r3, r3, #23
 8000c24:	2201      	movs	r2, #1
 8000c26:	0018      	movs	r0, r3
 8000c28:	f001 fe5f 	bl	80028ea <HAL_GPIO_WritePin>
 8000c2c:	e007      	b.n	8000c3e <vSpi3WriteFIFO+0x82>
		else
			ClrSDIO();
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	00d9      	lsls	r1, r3, #3
 8000c32:	23a0      	movs	r3, #160	; 0xa0
 8000c34:	05db      	lsls	r3, r3, #23
 8000c36:	2200      	movs	r2, #0
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f001 fe56 	bl	80028ea <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 8000c3e:	f7ff fe77 	bl	8000930 <_delay_us>
		SetSDCK();
 8000c42:	2380      	movs	r3, #128	; 0x80
 8000c44:	0099      	lsls	r1, r3, #2
 8000c46:	23a0      	movs	r3, #160	; 0xa0
 8000c48:	05db      	lsls	r3, r3, #23
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f001 fe4c 	bl	80028ea <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 8000c52:	f7ff fe6d 	bl	8000930 <_delay_us>
 		dat <<= 1;
 8000c56:	1dfa      	adds	r2, r7, #7
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	18db      	adds	r3, r3, r3
 8000c5e:	7013      	strb	r3, [r2, #0]
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000c60:	210f      	movs	r1, #15
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	781a      	ldrb	r2, [r3, #0]
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	3a01      	subs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d1c5      	bne.n	8000c02 <vSpi3WriteFIFO+0x46>
 		}
 	ClrSDCK();
 8000c76:	2380      	movs	r3, #128	; 0x80
 8000c78:	0099      	lsls	r1, r3, #2
 8000c7a:	23a0      	movs	r3, #160	; 0xa0
 8000c7c:	05db      	lsls	r3, r3, #23
 8000c7e:	2200      	movs	r2, #0
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 fe32 	bl	80028ea <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000c86:	f7ff fe53 	bl	8000930 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000c8a:	f7ff fe51 	bl	8000930 <_delay_us>
 	SetFCSB();
 8000c8e:	23a0      	movs	r3, #160	; 0xa0
 8000c90:	05db      	lsls	r3, r3, #23
 8000c92:	2201      	movs	r2, #1
 8000c94:	2104      	movs	r1, #4
 8000c96:	0018      	movs	r0, r3
 8000c98:	f001 fe27 	bl	80028ea <HAL_GPIO_WritePin>
	SetSDIO();
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	00d9      	lsls	r1, r3, #3
 8000ca0:	23a0      	movs	r3, #160	; 0xa0
 8000ca2:	05db      	lsls	r3, r3, #23
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f001 fe1f 	bl	80028ea <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000cac:	f7ff fe40 	bl	8000930 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000cb0:	f7ff fe3e 	bl	8000930 <_delay_us>
}
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b004      	add	sp, #16
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <vSpi3BurstWriteFIFO>:
**Func: 	burst wirte N byte to FIFO
**Input: 	array length & head pointer
**Output:	none
**********************************************************/
void vSpi3BurstWriteFIFO(byte ptr[], byte length)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	000a      	movs	r2, r1
 8000cc6:	1cfb      	adds	r3, r7, #3
 8000cc8:	701a      	strb	r2, [r3, #0]
 	byte i;
 	if(length!=0x00)
 8000cca:	1cfb      	adds	r3, r7, #3
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d01a      	beq.n	8000d08 <vSpi3BurstWriteFIFO+0x4c>
	 	{
 		for(i=0;i<length;i++)
 8000cd2:	230f      	movs	r3, #15
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	701a      	strb	r2, [r3, #0]
 8000cda:	e00d      	b.n	8000cf8 <vSpi3BurstWriteFIFO+0x3c>
 			vSpi3WriteFIFO(ptr[i]);
 8000cdc:	240f      	movs	r4, #15
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	18d3      	adds	r3, r2, r3
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f7ff ff67 	bl	8000bbc <vSpi3WriteFIFO>
 		for(i=0;i<length;i++)
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	781a      	ldrb	r2, [r3, #0]
 8000cf2:	193b      	adds	r3, r7, r4
 8000cf4:	3201      	adds	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	18fa      	adds	r2, r7, r3
 8000cfc:	1cfb      	adds	r3, r7, #3
 8000cfe:	7812      	ldrb	r2, [r2, #0]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d3ea      	bcc.n	8000cdc <vSpi3BurstWriteFIFO+0x20>
 		}
 	return;
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46c0      	nop			; (mov r8, r8)
}
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b005      	add	sp, #20
 8000d0e:	bd90      	pop	{r4, r7, pc}

08000d10 <GPO3In>:
**Function: Entry Tx Mode
**Input:    none
**Output:   none
**********************************************************/
void GPO3In(void)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b089      	sub	sp, #36	; 0x24
 8000d14:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	240c      	movs	r4, #12
 8000d18:	193b      	adds	r3, r7, r4
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	2314      	movs	r3, #20
 8000d1e:	001a      	movs	r2, r3
 8000d20:	2100      	movs	r1, #0
 8000d22:	f003 ff4c 	bl	8004bbe <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <GPO3In+0x70>)
 8000d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d2a:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <GPO3In+0x70>)
 8000d2c:	2180      	movs	r1, #128	; 0x80
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <GPO3In+0x70>)
 8000d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d36:	2280      	movs	r2, #128	; 0x80
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <GPO3In+0x70>)
 8000d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d42:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <GPO3In+0x70>)
 8000d44:	2101      	movs	r1, #1
 8000d46:	430a      	orrs	r2, r1
 8000d48:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d4a:	4b0d      	ldr	r3, [pc, #52]	; (8000d80 <GPO3In+0x70>)
 8000d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4013      	ands	r3, r2
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = GPO3_Pin;
 8000d56:	193b      	adds	r3, r7, r4
 8000d58:	2280      	movs	r2, #128	; 0x80
 8000d5a:	0152      	lsls	r2, r2, #5
 8000d5c:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5e:	193b      	adds	r3, r7, r4
 8000d60:	2200      	movs	r2, #0
 8000d62:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	193b      	adds	r3, r7, r4
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPO3_GPIO_Port, &GPIO_InitStruct);
 8000d6a:	193a      	adds	r2, r7, r4
 8000d6c:	23a0      	movs	r3, #160	; 0xa0
 8000d6e:	05db      	lsls	r3, r3, #23
 8000d70:	0011      	movs	r1, r2
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 fc2e 	bl	80025d4 <HAL_GPIO_Init>
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b009      	add	sp, #36	; 0x24
 8000d7e:	bd90      	pop	{r4, r7, pc}
 8000d80:	40021000 	.word	0x40021000

08000d84 <bGoTx>:

byte bGoTx(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
	}
	if(i>=100)
		return(false);
	#endif

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_TX);
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <bGoTx+0x7c>)
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff fee2 	bl	8000b56 <vSpi3Write>
	for(i=0; i<100; i++){
 8000d92:	1dfb      	adds	r3, r7, #7
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e020      	b.n	8000ddc <bGoTx+0x58>
		for(i=0; i<100; i++){
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	e006      	b.n	8000db0 <bGoTx+0x2c>
					_delay_us(); //_delay_us(100);
 8000da2:	f7ff fdc5 	bl	8000930 <_delay_us>
		for(i=0; i<100; i++){
 8000da6:	1dfb      	adds	r3, r7, #7
 8000da8:	781a      	ldrb	r2, [r3, #0]
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	3201      	adds	r2, #1
 8000dae:	701a      	strb	r2, [r3, #0]
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b63      	cmp	r3, #99	; 0x63
 8000db6:	d9f4      	bls.n	8000da2 <bGoTx+0x1e>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000db8:	2061      	movs	r0, #97	; 0x61
 8000dba:	f7ff fee9 	bl	8000b90 <bSpi3Read>
 8000dbe:	0003      	movs	r3, r0
 8000dc0:	0019      	movs	r1, r3
 8000dc2:	1dbb      	adds	r3, r7, #6
 8000dc4:	220f      	movs	r2, #15
 8000dc6:	400a      	ands	r2, r1
 8000dc8:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_TX)
 8000dca:	1dbb      	adds	r3, r7, #6
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b06      	cmp	r3, #6
 8000dd0:	d009      	beq.n	8000de6 <bGoTx+0x62>
	for(i=0; i<100; i++){
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781a      	ldrb	r2, [r3, #0]
 8000dd6:	1dfb      	adds	r3, r7, #7
 8000dd8:	3201      	adds	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	1dfb      	adds	r3, r7, #7
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b63      	cmp	r3, #99	; 0x63
 8000de2:	d9da      	bls.n	8000d9a <bGoTx+0x16>
 8000de4:	e000      	b.n	8000de8 <bGoTx+0x64>
			break;
 8000de6:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 8000de8:	1dfb      	adds	r3, r7, #7
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b63      	cmp	r3, #99	; 0x63
 8000dee:	d901      	bls.n	8000df4 <bGoTx+0x70>
		return(false);
 8000df0:	2300      	movs	r3, #0
 8000df2:	e000      	b.n	8000df6 <bGoTx+0x72>
	else
		return(true);
 8000df4:	2301      	movs	r3, #1
}
 8000df6:	0018      	movs	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b002      	add	sp, #8
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	00006040 	.word	0x00006040

08000e04 <bGoSleep>:
**Function: Entry Sleep Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoSleep(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
	byte tmp;

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_SLEEP);
 8000e0a:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <bGoSleep+0x4c>)
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f7ff fea2 	bl	8000b56 <vSpi3Write>
	for(int i=0; i<100; i++){
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	e004      	b.n	8000e22 <bGoSleep+0x1e>
				_delay_us(); //_delay_us(100);
 8000e18:	f7ff fd8a 	bl	8000930 <_delay_us>
	for(int i=0; i<100; i++){
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b63      	cmp	r3, #99	; 0x63
 8000e26:	ddf7      	ble.n	8000e18 <bGoSleep+0x14>
			}	//enough?
	tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000e28:	2061      	movs	r0, #97	; 0x61
 8000e2a:	f7ff feb1 	bl	8000b90 <bSpi3Read>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	0019      	movs	r1, r3
 8000e32:	1cfb      	adds	r3, r7, #3
 8000e34:	220f      	movs	r2, #15
 8000e36:	400a      	ands	r2, r1
 8000e38:	701a      	strb	r2, [r3, #0]
	if(tmp==MODE_GO_SLEEP)
 8000e3a:	1cfb      	adds	r3, r7, #3
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b10      	cmp	r3, #16
 8000e40:	d101      	bne.n	8000e46 <bGoSleep+0x42>
		return(true);
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <bGoSleep+0x44>
	else
		return(false);
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	0018      	movs	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b002      	add	sp, #8
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	00006010 	.word	0x00006010

08000e54 <bGoStandby>:
**Function: Entry Standby Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoStandby(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
	byte tmp, i;

	RssiTrig = false;
 8000e5a:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <bGoStandby+0x80>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_STBY);
 8000e60:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <bGoStandby+0x84>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f7ff fe77 	bl	8000b56 <vSpi3Write>
	for(i=0; i<100; i++){
 8000e68:	1dfb      	adds	r3, r7, #7
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
 8000e6e:	e020      	b.n	8000eb2 <bGoStandby+0x5e>
		for(i=0; i<100; i++){
 8000e70:	1dfb      	adds	r3, r7, #7
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
 8000e76:	e006      	b.n	8000e86 <bGoStandby+0x32>
					_delay_us(); //_delay_us(100);
 8000e78:	f7ff fd5a 	bl	8000930 <_delay_us>
		for(i=0; i<100; i++){
 8000e7c:	1dfb      	adds	r3, r7, #7
 8000e7e:	781a      	ldrb	r2, [r3, #0]
 8000e80:	1dfb      	adds	r3, r7, #7
 8000e82:	3201      	adds	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b63      	cmp	r3, #99	; 0x63
 8000e8c:	d9f4      	bls.n	8000e78 <bGoStandby+0x24>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000e8e:	2061      	movs	r0, #97	; 0x61
 8000e90:	f7ff fe7e 	bl	8000b90 <bSpi3Read>
 8000e94:	0003      	movs	r3, r0
 8000e96:	0019      	movs	r1, r3
 8000e98:	1dbb      	adds	r3, r7, #6
 8000e9a:	220f      	movs	r2, #15
 8000e9c:	400a      	ands	r2, r1
 8000e9e:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_STBY)
 8000ea0:	1dbb      	adds	r3, r7, #6
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d009      	beq.n	8000ebc <bGoStandby+0x68>
	for(i=0; i<100; i++){
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	781a      	ldrb	r2, [r3, #0]
 8000eac:	1dfb      	adds	r3, r7, #7
 8000eae:	3201      	adds	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	1dfb      	adds	r3, r7, #7
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b63      	cmp	r3, #99	; 0x63
 8000eb8:	d9da      	bls.n	8000e70 <bGoStandby+0x1c>
 8000eba:	e000      	b.n	8000ebe <bGoStandby+0x6a>
			break;
 8000ebc:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b63      	cmp	r3, #99	; 0x63
 8000ec4:	d901      	bls.n	8000eca <bGoStandby+0x76>
		return(false);
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e000      	b.n	8000ecc <bGoStandby+0x78>
	else
		return(true);
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	0018      	movs	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	200002f1 	.word	0x200002f1
 8000ed8:	00006002 	.word	0x00006002

08000edc <vSoftReset>:
**Function: Software reset Chipset
**Input:    none
**Output:   none
**********************************************************/
void vSoftReset(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	vSpi3Write(((word)CMT23_SOFTRST<<8)+0xFF);
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <vSoftReset+0x18>)
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f7ff fe37 	bl	8000b56 <vSpi3Write>
	HAL_Delay(1);				//enough?
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f001 fa93 	bl	8002414 <HAL_Delay>
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	00007fff 	.word	0x00007fff

08000ef8 <vGpioFuncCfg>:
**Function: GPIO Function config
**Input:    none
**Output:   none
**********************************************************/
void vGpioFuncCfg(byte io_cfg)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	0002      	movs	r2, r0
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_IO_SEL<<8)+io_cfg);
 8000f04:	1dfb      	adds	r3, r7, #7
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	22ca      	movs	r2, #202	; 0xca
 8000f0a:	01d2      	lsls	r2, r2, #7
 8000f0c:	4694      	mov	ip, r2
 8000f0e:	4463      	add	r3, ip
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff fe20 	bl	8000b56 <vSpi3Write>
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b002      	add	sp, #8
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <vIntSrcCfg>:
**Function: config interrupt source  
**Input:    int_1, int_2
**Output:   none
**********************************************************/
void vIntSrcCfg(byte int_1, byte int_2)
{
 8000f1e:	b590      	push	{r4, r7, lr}
 8000f20:	b085      	sub	sp, #20
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	0002      	movs	r2, r0
 8000f26:	1dfb      	adds	r3, r7, #7
 8000f28:	701a      	strb	r2, [r3, #0]
 8000f2a:	1dbb      	adds	r3, r7, #6
 8000f2c:	1c0a      	adds	r2, r1, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = INT_MASK & bSpi3Read(CMT23_INT1_CTL);
 8000f30:	2066      	movs	r0, #102	; 0x66
 8000f32:	f7ff fe2d 	bl	8000b90 <bSpi3Read>
 8000f36:	0003      	movs	r3, r0
 8000f38:	0019      	movs	r1, r3
 8000f3a:	240f      	movs	r4, #15
 8000f3c:	193b      	adds	r3, r7, r4
 8000f3e:	221f      	movs	r2, #31
 8000f40:	4391      	bics	r1, r2
 8000f42:	000a      	movs	r2, r1
 8000f44:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+(tmp|int_1));
 8000f46:	193a      	adds	r2, r7, r4
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	7812      	ldrb	r2, [r2, #0]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	22cc      	movs	r2, #204	; 0xcc
 8000f54:	01d2      	lsls	r2, r2, #7
 8000f56:	4694      	mov	ip, r2
 8000f58:	4463      	add	r3, ip
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f7ff fdfb 	bl	8000b56 <vSpi3Write>

	tmp = INT_MASK & bSpi3Read(CMT23_INT2_CTL);
 8000f60:	2067      	movs	r0, #103	; 0x67
 8000f62:	f7ff fe15 	bl	8000b90 <bSpi3Read>
 8000f66:	0003      	movs	r3, r0
 8000f68:	0019      	movs	r1, r3
 8000f6a:	193b      	adds	r3, r7, r4
 8000f6c:	221f      	movs	r2, #31
 8000f6e:	4391      	bics	r1, r2
 8000f70:	000a      	movs	r2, r1
 8000f72:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT2_CTL<<8)+(tmp|int_2));
 8000f74:	193a      	adds	r2, r7, r4
 8000f76:	1dbb      	adds	r3, r7, #6
 8000f78:	7812      	ldrb	r2, [r2, #0]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	22ce      	movs	r2, #206	; 0xce
 8000f82:	01d2      	lsls	r2, r2, #7
 8000f84:	4694      	mov	ip, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f7ff fde4 	bl	8000b56 <vSpi3Write>
}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b005      	add	sp, #20
 8000f94:	bd90      	pop	{r4, r7, pc}

08000f96 <vEnableAntSwitch>:
**Function:  
**Input:    
**Output:   none
**********************************************************/
void vEnableAntSwitch(byte mode)
{
 8000f96:	b5b0      	push	{r4, r5, r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	1dfb      	adds	r3, r7, #7
 8000fa0:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = bSpi3Read(CMT23_INT1_CTL);
 8000fa2:	250f      	movs	r5, #15
 8000fa4:	197c      	adds	r4, r7, r5
 8000fa6:	2066      	movs	r0, #102	; 0x66
 8000fa8:	f7ff fdf2 	bl	8000b90 <bSpi3Read>
 8000fac:	0003      	movs	r3, r0
 8000fae:	7023      	strb	r3, [r4, #0]
	tmp&= 0x3F;
 8000fb0:	197b      	adds	r3, r7, r5
 8000fb2:	197a      	adds	r2, r7, r5
 8000fb4:	7812      	ldrb	r2, [r2, #0]
 8000fb6:	213f      	movs	r1, #63	; 0x3f
 8000fb8:	400a      	ands	r2, r1
 8000fba:	701a      	strb	r2, [r3, #0]
	switch(mode)
 8000fbc:	1dfb      	adds	r3, r7, #7
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d002      	beq.n	8000fca <vEnableAntSwitch+0x34>
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d009      	beq.n	8000fdc <vEnableAntSwitch+0x46>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
		case 2:
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
		case 0:
		default:
			break;							//Disable
 8000fc8:	e010      	b.n	8000fec <vEnableAntSwitch+0x56>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
 8000fca:	220f      	movs	r2, #15
 8000fcc:	18bb      	adds	r3, r7, r2
 8000fce:	18ba      	adds	r2, r7, r2
 8000fd0:	7812      	ldrb	r2, [r2, #0]
 8000fd2:	2180      	movs	r1, #128	; 0x80
 8000fd4:	4249      	negs	r1, r1
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	e007      	b.n	8000fec <vEnableAntSwitch+0x56>
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
 8000fdc:	220f      	movs	r2, #15
 8000fde:	18bb      	adds	r3, r7, r2
 8000fe0:	18ba      	adds	r2, r7, r2
 8000fe2:	7812      	ldrb	r2, [r2, #0]
 8000fe4:	2140      	movs	r1, #64	; 0x40
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	701a      	strb	r2, [r3, #0]
 8000fea:	46c0      	nop			; (mov r8, r8)
	}
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+tmp);
 8000fec:	230f      	movs	r3, #15
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	22cc      	movs	r2, #204	; 0xcc
 8000ff4:	01d2      	lsls	r2, r2, #7
 8000ff6:	4694      	mov	ip, r2
 8000ff8:	4463      	add	r3, ip
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f7ff fdab 	bl	8000b56 <vSpi3Write>
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b004      	add	sp, #16
 8001006:	bdb0      	pop	{r4, r5, r7, pc}

08001008 <vIntSrcEnable>:
**Function: enable interrupt source 
**Input:    en_int
**Output:   none
**********************************************************/
void vIntSrcEnable(byte en_int)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	0002      	movs	r2, r0
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT_EN<<8)+en_int);
 8001014:	1dfb      	adds	r3, r7, #7
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	22d0      	movs	r2, #208	; 0xd0
 800101a:	01d2      	lsls	r2, r2, #7
 800101c:	4694      	mov	ip, r2
 800101e:	4463      	add	r3, ip
 8001020:	0018      	movs	r0, r3
 8001022:	f7ff fd98 	bl	8000b56 <vSpi3Write>
}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b002      	add	sp, #8
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <bIntSrcFlagClr>:
**Function: clear flag
**Input:    none
**Output:   equ CMT23_INT_EN
**********************************************************/
byte bIntSrcFlagClr(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	//byte tmp;
	//byte int_clr2 = 0;
	//byte int_clr1 = 0;
	byte flg = 0;
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
		int_clr1 |= RX_TIMEOUT_CLR;
		flg |= RX_TMO_EN;
	}
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+int_clr1);	//Clear flag
#endif
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+0x07); //Clear flag
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <bIntSrcFlagClr+0x28>)
 800103e:	0018      	movs	r0, r3
 8001040:	f7ff fd89 	bl	8000b56 <vSpi3Write>
	vSpi3Write(((word)CMT23_INT_CLR2<<8)+0xFF);	//Clear flag
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <bIntSrcFlagClr+0x2c>)
 8001046:	0018      	movs	r0, r3
 8001048:	f7ff fd85 	bl	8000b56 <vSpi3Write>

	return(flg);
 800104c:	1dfb      	adds	r3, r7, #7
 800104e:	781b      	ldrb	r3, [r3, #0]
}
 8001050:	0018      	movs	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	b002      	add	sp, #8
 8001056:	bd80      	pop	{r7, pc}
 8001058:	00006a07 	.word	0x00006a07
 800105c:	00006bff 	.word	0x00006bff

08001060 <vClearFIFO>:
**Function: clear FIFO buffer
**Input:    none
**Output:   FIFO state
**********************************************************/
byte vClearFIFO(void)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_FLG);
 8001066:	1dfc      	adds	r4, r7, #7
 8001068:	206e      	movs	r0, #110	; 0x6e
 800106a:	f7ff fd91 	bl	8000b90 <bSpi3Read>
 800106e:	0003      	movs	r3, r0
 8001070:	7023      	strb	r3, [r4, #0]
	vSpi3Write(((word)CMT23_FIFO_CLR<<8)+FIFO_CLR_RX+FIFO_CLR_TX);
 8001072:	4b05      	ldr	r3, [pc, #20]	; (8001088 <vClearFIFO+0x28>)
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff fd6e 	bl	8000b56 <vSpi3Write>
	return(tmp);
 800107a:	1dfb      	adds	r3, r7, #7
 800107c:	781b      	ldrb	r3, [r3, #0]
}
 800107e:	0018      	movs	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	b003      	add	sp, #12
 8001084:	bd90      	pop	{r4, r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	00006c03 	.word	0x00006c03

0800108c <vEnableWrFifo>:

#if 1		//splite fifo, tx:32bytes, rx:32bytes;
void vEnableWrFifo(void)
{
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_CTL);
 8001092:	1dfc      	adds	r4, r7, #7
 8001094:	2069      	movs	r0, #105	; 0x69
 8001096:	f7ff fd7b 	bl	8000b90 <bSpi3Read>
 800109a:	0003      	movs	r3, r0
 800109c:	7023      	strb	r3, [r4, #0]
	tmp |= (SPI_FIFO_RD_WR_SEL|FIFO_RX_TX_SEL);
 800109e:	1dfb      	adds	r3, r7, #7
 80010a0:	1dfa      	adds	r2, r7, #7
 80010a2:	7812      	ldrb	r2, [r2, #0]
 80010a4:	2105      	movs	r1, #5
 80010a6:	430a      	orrs	r2, r1
 80010a8:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_FIFO_CTL<<8)+tmp);
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	22d2      	movs	r2, #210	; 0xd2
 80010b0:	01d2      	lsls	r2, r2, #7
 80010b2:	4694      	mov	ip, r2
 80010b4:	4463      	add	r3, ip
 80010b6:	0018      	movs	r0, r3
 80010b8:	f7ff fd4d 	bl	8000b56 <vSpi3Write>
}
 80010bc:	46c0      	nop			; (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	b003      	add	sp, #12
 80010c2:	bd90      	pop	{r4, r7, pc}

080010c4 <vInit>:
**Function: Init. CMT2300A
**Input:    none
**Output:   none
**********************************************************/
void vInit(void)
{
 80010c4:	b590      	push	{r4, r7, lr}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
	byte tmp;
	vSpi3Init();
 80010ca:	f7ff fc36 	bl	800093a <vSpi3Init>
	//GPO1In();
	//GPO2In();
	GPO3In();
 80010ce:	f7ff fe1f 	bl	8000d10 <GPO3In>

	//TX_ANTOut();
	//RX_ANTOut();

	vSoftReset();
 80010d2:	f7ff ff03 	bl	8000edc <vSoftReset>
	HAL_Delay(20);
 80010d6:	2014      	movs	r0, #20
 80010d8:	f001 f99c 	bl	8002414 <HAL_Delay>
	bGoStandby();
 80010dc:	f7ff feba 	bl	8000e54 <bGoStandby>

	//
	tmp = bSpi3Read(CMT23_MODE_STA);
 80010e0:	1dfc      	adds	r4, r7, #7
 80010e2:	2061      	movs	r0, #97	; 0x61
 80010e4:	f7ff fd54 	bl	8000b90 <bSpi3Read>
 80010e8:	0003      	movs	r3, r0
 80010ea:	7023      	strb	r3, [r4, #0]
	tmp|= EEP_CPY_DIS;
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	1dfa      	adds	r2, r7, #7
 80010f0:	7812      	ldrb	r2, [r2, #0]
 80010f2:	2110      	movs	r1, #16
 80010f4:	430a      	orrs	r2, r1
 80010f6:	701a      	strb	r2, [r3, #0]
	tmp&= (~RSTN_IN_EN);			//Disable RstPin
 80010f8:	1dfb      	adds	r3, r7, #7
 80010fa:	1dfa      	adds	r2, r7, #7
 80010fc:	7812      	ldrb	r2, [r2, #0]
 80010fe:	2120      	movs	r1, #32
 8001100:	438a      	bics	r2, r1
 8001102:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_STA<<8)+tmp);
 8001104:	1dfb      	adds	r3, r7, #7
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	22c2      	movs	r2, #194	; 0xc2
 800110a:	01d2      	lsls	r2, r2, #7
 800110c:	4694      	mov	ip, r2
 800110e:	4463      	add	r3, ip
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff fd20 	bl	8000b56 <vSpi3Write>

	bIntSrcFlagClr();
 8001116:	f7ff ff8b 	bl	8001030 <bIntSrcFlagClr>
}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	46bd      	mov	sp, r7
 800111e:	b003      	add	sp, #12
 8001120:	bd90      	pop	{r4, r7, pc}

08001122 <vCfgBank>:

void vCfgBank(word cfg[], byte length)
{
 8001122:	b590      	push	{r4, r7, lr}
 8001124:	b085      	sub	sp, #20
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	000a      	movs	r2, r1
 800112c:	1cfb      	adds	r3, r7, #3
 800112e:	701a      	strb	r2, [r3, #0]
	byte i;

	if(length!=0){
 8001130:	1cfb      	adds	r3, r7, #3
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d01a      	beq.n	800116e <vCfgBank+0x4c>
		for(i=0; i<length; i++)
 8001138:	230f      	movs	r3, #15
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	e00e      	b.n	8001160 <vCfgBank+0x3e>
			vSpi3Write(cfg[i]);
 8001142:	240f      	movs	r4, #15
 8001144:	193b      	adds	r3, r7, r4
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	18d3      	adds	r3, r2, r3
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff fd00 	bl	8000b56 <vSpi3Write>
		for(i=0; i<length; i++)
 8001156:	193b      	adds	r3, r7, r4
 8001158:	781a      	ldrb	r2, [r3, #0]
 800115a:	193b      	adds	r3, r7, r4
 800115c:	3201      	adds	r2, #1
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	230f      	movs	r3, #15
 8001162:	18fa      	adds	r2, r7, r3
 8001164:	1cfb      	adds	r3, r7, #3
 8001166:	7812      	ldrb	r2, [r2, #0]
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d3e9      	bcc.n	8001142 <vCfgBank+0x20>
	}
}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b005      	add	sp, #20
 8001174:	bd90      	pop	{r4, r7, pc}

08001176 <bSendMessage>:
	rev = 0xFF;
	return(rev);
}

byte bSendMessage(byte msg[], byte length)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	000a      	movs	r2, r1
 8001180:	1cfb      	adds	r3, r7, #3
 8001182:	701a      	strb	r2, [r3, #0]
	bIntSrcFlagClr();
 8001184:	f7ff ff54 	bl	8001030 <bIntSrcFlagClr>
#if 1
	//mode1
	vSetTxPayloadLength(length);
 8001188:	1cfb      	adds	r3, r7, #3
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	0018      	movs	r0, r3
 800118e:	f000 f813 	bl	80011b8 <vSetTxPayloadLength>
	bGoStandby();
 8001192:	f7ff fe5f 	bl	8000e54 <bGoStandby>
	vEnableWrFifo();
 8001196:	f7ff ff79 	bl	800108c <vEnableWrFifo>
	vSpi3BurstWriteFIFO(msg, length);
 800119a:	1cfb      	adds	r3, r7, #3
 800119c:	781a      	ldrb	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	0011      	movs	r1, r2
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7ff fd8a 	bl	8000cbc <vSpi3BurstWriteFIFO>
	bGoTx();
 80011a8:	f7ff fdec 	bl	8000d84 <bGoTx>
	vSetTxPayloadLength(length);
	bGoTx();
	vEnableWrFifo();
	vSpi3BurstWriteFIFO(msg, length);
#endif
	return(true);
 80011ac:	2301      	movs	r3, #1
}
 80011ae:	0018      	movs	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b002      	add	sp, #8
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <vSetTxPayloadLength>:

void vSetTxPayloadLength(word length)
{
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	byte tmp;
	byte len;
	bGoStandby();
 80011c0:	f7ff fe48 	bl	8000e54 <bGoStandby>
	tmp = bSpi3Read(CMT23_PKT_CTRL1);
 80011c4:	250f      	movs	r5, #15
 80011c6:	197c      	adds	r4, r7, r5
 80011c8:	2045      	movs	r0, #69	; 0x45
 80011ca:	f7ff fce1 	bl	8000b90 <bSpi3Read>
 80011ce:	0003      	movs	r3, r0
 80011d0:	7023      	strb	r3, [r4, #0]
	tmp&= 0x8F;
 80011d2:	0028      	movs	r0, r5
 80011d4:	183b      	adds	r3, r7, r0
 80011d6:	183a      	adds	r2, r7, r0
 80011d8:	7812      	ldrb	r2, [r2, #0]
 80011da:	2170      	movs	r1, #112	; 0x70
 80011dc:	438a      	bics	r2, r1
 80011de:	701a      	strb	r2, [r3, #0]

	if(length!=0){
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d01c      	beq.n	8001220 <vSetTxPayloadLength+0x68>
		if(FixedPktLength){
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <vSetTxPayloadLength+0xc0>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00c      	beq.n	8001208 <vSetTxPayloadLength+0x50>
		  tmp &= ~(1<<0);		//clear bit0
 80011ee:	183b      	adds	r3, r7, r0
 80011f0:	183a      	adds	r2, r7, r0
 80011f2:	7812      	ldrb	r2, [r2, #0]
 80011f4:	2101      	movs	r1, #1
 80011f6:	438a      	bics	r2, r1
 80011f8:	701a      	strb	r2, [r3, #0]
		  len = length - 1;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	230e      	movs	r3, #14
 8001200:	18fb      	adds	r3, r7, r3
 8001202:	3a01      	subs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
 8001206:	e00f      	b.n	8001228 <vSetTxPayloadLength+0x70>
		}
		else{
		  tmp |= (1<<0);	   //set bit0
 8001208:	220f      	movs	r2, #15
 800120a:	18bb      	adds	r3, r7, r2
 800120c:	18ba      	adds	r2, r7, r2
 800120e:	7812      	ldrb	r2, [r2, #0]
 8001210:	2101      	movs	r1, #1
 8001212:	430a      	orrs	r2, r1
 8001214:	701a      	strb	r2, [r3, #0]
		  len = length;
 8001216:	230e      	movs	r3, #14
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	e003      	b.n	8001228 <vSetTxPayloadLength+0x70>
		}
	}else
		len = 0;
 8001220:	230e      	movs	r3, #14
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]

	tmp|= (((byte)(len>>8)&0x07)<<4);
 8001228:	240e      	movs	r4, #14
 800122a:	193b      	adds	r3, r7, r4
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	121b      	asrs	r3, r3, #8
 8001230:	b2db      	uxtb	r3, r3
 8001232:	011b      	lsls	r3, r3, #4
 8001234:	b25b      	sxtb	r3, r3
 8001236:	2270      	movs	r2, #112	; 0x70
 8001238:	4013      	ands	r3, r2
 800123a:	b25a      	sxtb	r2, r3
 800123c:	210f      	movs	r1, #15
 800123e:	187b      	adds	r3, r7, r1
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b25b      	sxtb	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b25a      	sxtb	r2, r3
 8001248:	187b      	adds	r3, r7, r1
 800124a:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_PKT_CTRL1<<8)+tmp);
 800124c:	187b      	adds	r3, r7, r1
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	228a      	movs	r2, #138	; 0x8a
 8001252:	01d2      	lsls	r2, r2, #7
 8001254:	4694      	mov	ip, r2
 8001256:	4463      	add	r3, ip
 8001258:	0018      	movs	r0, r3
 800125a:	f7ff fc7c 	bl	8000b56 <vSpi3Write>
	vSpi3Write(((word)CMT23_PKT_LEN<<8)+(byte)len);	//Payload length
 800125e:	193b      	adds	r3, r7, r4
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	228c      	movs	r2, #140	; 0x8c
 8001264:	01d2      	lsls	r2, r2, #7
 8001266:	4694      	mov	ip, r2
 8001268:	4463      	add	r3, ip
 800126a:	0018      	movs	r0, r3
 800126c:	f7ff fc73 	bl	8000b56 <vSpi3Write>
	//bGoSleep();
}
 8001270:	46c0      	nop			; (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	b004      	add	sp, #16
 8001276:	bdb0      	pop	{r4, r5, r7, pc}
 8001278:	200002f2 	.word	0x200002f2

0800127c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800127c:	b5b0      	push	{r4, r5, r7, lr}
 800127e:	b0da      	sub	sp, #360	; 0x168
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001282:	f001 f857 	bl	8002334 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001286:	f000 fa0b 	bl	80016a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128a:	f000 fae5 	bl	8001858 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800128e:	f000 fab5 	bl	80017fc <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8001292:	f000 fa73 	bl	800177c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //  https://github.com/Sensirion/embedded-sht
 HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Basladi\r\n", 9, 100);
 8001296:	49eb      	ldr	r1, [pc, #940]	; (8001644 <main+0x3c8>)
 8001298:	48eb      	ldr	r0, [pc, #940]	; (8001648 <main+0x3cc>)
 800129a:	2364      	movs	r3, #100	; 0x64
 800129c:	2209      	movs	r2, #9
 800129e:	f002 ff91 	bl	80041c4 <HAL_UART_Transmit>
  sensirion_i2c_init();
 80012a2:	f000 fd59 	bl	8001d58 <sensirion_i2c_init>

  /*while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
    	printf("SHT sensor probing failed\n");
  }*/ // burayı aç
  printf("SHT sensor probing successful\n");
 80012a6:	4be9      	ldr	r3, [pc, #932]	; (800164c <main+0x3d0>)
 80012a8:	0018      	movs	r0, r3
 80012aa:	f003 fd03 	bl	8004cb4 <puts>

  #define TX_NUM  22
  byte tx_buf[32] = {'H', 'o', 'p', 'e', 'R', 'F', ' ', 'R', 'F', 'M', ' ', 'C', 'O', 'B', 'R', 'F', 'M', '3', '0', '0', 'A'};
 80012ae:	239c      	movs	r3, #156	; 0x9c
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	18f9      	adds	r1, r7, r3
 80012b4:	4ae6      	ldr	r2, [pc, #920]	; (8001650 <main+0x3d4>)
 80012b6:	000b      	movs	r3, r1
 80012b8:	ca31      	ldmia	r2!, {r0, r4, r5}
 80012ba:	c331      	stmia	r3!, {r0, r4, r5}
 80012bc:	ca11      	ldmia	r2!, {r0, r4}
 80012be:	c311      	stmia	r3!, {r0, r4}
 80012c0:	8812      	ldrh	r2, [r2, #0]
 80012c2:	801a      	strh	r2, [r3, #0]
 80012c4:	2316      	movs	r3, #22
 80012c6:	18cb      	adds	r3, r1, r3
 80012c8:	220a      	movs	r2, #10
 80012ca:	2100      	movs	r1, #0
 80012cc:	0018      	movs	r0, r3
 80012ce:	f003 fc76 	bl	8004bbe <memset>
  char buffer[100];
  char buffer2[100];
  char bufferkontrol[100];


  FixedPktLength    = 0;
 80012d2:	4be0      	ldr	r3, [pc, #896]	; (8001654 <main+0x3d8>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
  PayloadLength     = 22;
 80012d8:	4bdf      	ldr	r3, [pc, #892]	; (8001658 <main+0x3dc>)
 80012da:	2216      	movs	r2, #22
 80012dc:	601a      	str	r2, [r3, #0]
  vInit();
 80012de:	f7ff fef1 	bl	80010c4 <vInit>
  vCfgBank(CMTBank, 12);
 80012e2:	4bde      	ldr	r3, [pc, #888]	; (800165c <main+0x3e0>)
 80012e4:	210c      	movs	r1, #12
 80012e6:	0018      	movs	r0, r3
 80012e8:	f7ff ff1b 	bl	8001122 <vCfgBank>
  vCfgBank(SystemBank, 12);
 80012ec:	4bdc      	ldr	r3, [pc, #880]	; (8001660 <main+0x3e4>)
 80012ee:	210c      	movs	r1, #12
 80012f0:	0018      	movs	r0, r3
 80012f2:	f7ff ff16 	bl	8001122 <vCfgBank>
  vCfgBank(FrequencyBank, 8);
 80012f6:	4bdb      	ldr	r3, [pc, #876]	; (8001664 <main+0x3e8>)
 80012f8:	2108      	movs	r1, #8
 80012fa:	0018      	movs	r0, r3
 80012fc:	f7ff ff11 	bl	8001122 <vCfgBank>
  vCfgBank(DataRateBank, 24);
 8001300:	4bd9      	ldr	r3, [pc, #868]	; (8001668 <main+0x3ec>)
 8001302:	2118      	movs	r1, #24
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff ff0c 	bl	8001122 <vCfgBank>
  vCfgBank(BasebandBank, 29);
 800130a:	4bd8      	ldr	r3, [pc, #864]	; (800166c <main+0x3f0>)
 800130c:	211d      	movs	r1, #29
 800130e:	0018      	movs	r0, r3
 8001310:	f7ff ff07 	bl	8001122 <vCfgBank>
  vCfgBank(TXBank, 11);
 8001314:	4bd6      	ldr	r3, [pc, #856]	; (8001670 <main+0x3f4>)
 8001316:	210b      	movs	r1, #11
 8001318:	0018      	movs	r0, r3
 800131a:	f7ff ff02 	bl	8001122 <vCfgBank>
  vEnableAntSwitch(0);
 800131e:	2000      	movs	r0, #0
 8001320:	f7ff fe39 	bl	8000f96 <vEnableAntSwitch>
  vGpioFuncCfg(GPIO1_DCLK + GPIO2_DCLK + GPIO3_INT2); //GPIO Maping
 8001324:	202f      	movs	r0, #47	; 0x2f
 8001326:	f7ff fde7 	bl	8000ef8 <vGpioFuncCfg>



  vIntSrcCfg(INT_FIFO_NMTY_TX, INT_TX_DONE);    //IRQ maping
 800132a:	210a      	movs	r1, #10
 800132c:	2010      	movs	r0, #16
 800132e:	f7ff fdf6 	bl	8000f1e <vIntSrcCfg>
  vIntSrcEnable(TX_DONE_EN);
 8001332:	2020      	movs	r0, #32
 8001334:	f7ff fe68 	bl	8001008 <vIntSrcEnable>
  vClearFIFO();
 8001338:	f7ff fe92 	bl	8001060 <vClearFIFO>
  bGoSleep();
 800133c:	f7ff fd62 	bl	8000e04 <bGoSleep>

  HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Tx...\r\n", 7, 100);
 8001340:	49cc      	ldr	r1, [pc, #816]	; (8001674 <main+0x3f8>)
 8001342:	48c1      	ldr	r0, [pc, #772]	; (8001648 <main+0x3cc>)
 8001344:	2364      	movs	r3, #100	; 0x64
 8001346:	2207      	movs	r2, #7
 8001348:	f002 ff3c 	bl	80041c4 <HAL_UART_Transmit>
int kontrol=1;
 800134c:	2301      	movs	r3, #1
 800134e:	22b2      	movs	r2, #178	; 0xb2
 8001350:	0052      	lsls	r2, r2, #1
 8001352:	18ba      	adds	r2, r7, r2
 8001354:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  int32_t temperature, humidity;
	  int8_t ret = sht3x_measure_blocking_read(SHT3X_I2C_ADDR_DFLT,&temperature, &humidity);
 8001356:	1d3a      	adds	r2, r7, #4
 8001358:	2308      	movs	r3, #8
 800135a:	18fb      	adds	r3, r7, r3
 800135c:	0019      	movs	r1, r3
 800135e:	2044      	movs	r0, #68	; 0x44
 8001360:	f000 fd90 	bl	8001e84 <sht3x_measure_blocking_read>
 8001364:	0003      	movs	r3, r0
 8001366:	001a      	movs	r2, r3
 8001368:	2164      	movs	r1, #100	; 0x64
 800136a:	31ff      	adds	r1, #255	; 0xff
 800136c:	187b      	adds	r3, r7, r1
 800136e:	701a      	strb	r2, [r3, #0]

	  if (ret == STATUS_OK) {
 8001370:	187b      	adds	r3, r7, r1
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	b25b      	sxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d000      	beq.n	800137c <main+0x100>
 800137a:	e0a9      	b.n	80014d0 <main+0x254>
		  sprintf(buffer, "%d", temperature/10); //100e bölünmesi demek ,'den sonraki 2 sayının silinmesi demek örneğin sonuç 255 yani 25.5 derece eğer ,'den sorna 2 hanenin gözükmesini istersek 10 diyeceğiz yani sonu. 25.57
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	210a      	movs	r1, #10
 8001380:	0018      	movs	r0, r3
 8001382:	f7fe ff5d 	bl	8000240 <__divsi3>
 8001386:	0003      	movs	r3, r0
 8001388:	001a      	movs	r2, r3
 800138a:	49bb      	ldr	r1, [pc, #748]	; (8001678 <main+0x3fc>)
 800138c:	24d4      	movs	r4, #212	; 0xd4
 800138e:	193b      	adds	r3, r7, r4
 8001390:	0018      	movs	r0, r3
 8001392:	f003 fc99 	bl	8004cc8 <siprintf>
	      HAL_UART_Transmit(&hlpuart1, "t: ", 3, 1000);
 8001396:	23fa      	movs	r3, #250	; 0xfa
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	49b8      	ldr	r1, [pc, #736]	; (800167c <main+0x400>)
 800139c:	48aa      	ldr	r0, [pc, #680]	; (8001648 <main+0x3cc>)
 800139e:	2203      	movs	r2, #3
 80013a0:	f002 ff10 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 80013a4:	193b      	adds	r3, r7, r4
 80013a6:	0018      	movs	r0, r3
 80013a8:	f7fe feae 	bl	8000108 <strlen>
 80013ac:	0003      	movs	r3, r0
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	23fa      	movs	r3, #250	; 0xfa
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	1939      	adds	r1, r7, r4
 80013b6:	48a4      	ldr	r0, [pc, #656]	; (8001648 <main+0x3cc>)
 80013b8:	f002 ff04 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 80013bc:	49b0      	ldr	r1, [pc, #704]	; (8001680 <main+0x404>)
 80013be:	48a2      	ldr	r0, [pc, #648]	; (8001648 <main+0x3cc>)
 80013c0:	2364      	movs	r3, #100	; 0x64
 80013c2:	2202      	movs	r2, #2
 80013c4:	f002 fefe 	bl	80041c4 <HAL_UART_Transmit>





	      sprintf(buffer2, "%d", humidity/10);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	210a      	movs	r1, #10
 80013cc:	0018      	movs	r0, r3
 80013ce:	f7fe ff37 	bl	8000240 <__divsi3>
 80013d2:	0003      	movs	r3, r0
 80013d4:	001a      	movs	r2, r3
 80013d6:	49a8      	ldr	r1, [pc, #672]	; (8001678 <main+0x3fc>)
 80013d8:	2570      	movs	r5, #112	; 0x70
 80013da:	197b      	adds	r3, r7, r5
 80013dc:	0018      	movs	r0, r3
 80013de:	f003 fc73 	bl	8004cc8 <siprintf>
	      HAL_UART_Transmit(&hlpuart1, "n: ", 3, 1000);
 80013e2:	23fa      	movs	r3, #250	; 0xfa
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	49a7      	ldr	r1, [pc, #668]	; (8001684 <main+0x408>)
 80013e8:	4897      	ldr	r0, [pc, #604]	; (8001648 <main+0x3cc>)
 80013ea:	2203      	movs	r2, #3
 80013ec:	f002 feea 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer2, strlen(buffer2), 1000);
 80013f0:	197b      	adds	r3, r7, r5
 80013f2:	0018      	movs	r0, r3
 80013f4:	f7fe fe88 	bl	8000108 <strlen>
 80013f8:	0003      	movs	r3, r0
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	23fa      	movs	r3, #250	; 0xfa
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	1979      	adds	r1, r7, r5
 8001402:	4891      	ldr	r0, [pc, #580]	; (8001648 <main+0x3cc>)
 8001404:	f002 fede 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 8001408:	499d      	ldr	r1, [pc, #628]	; (8001680 <main+0x404>)
 800140a:	488f      	ldr	r0, [pc, #572]	; (8001648 <main+0x3cc>)
 800140c:	2364      	movs	r3, #100	; 0x64
 800140e:	2202      	movs	r2, #2
 8001410:	f002 fed8 	bl	80041c4 <HAL_UART_Transmit>


	      strncat(buffer, buffer2, 5); //sondaki sayı eklenecek karakter sayısı
 8001414:	1979      	adds	r1, r7, r5
 8001416:	193b      	adds	r3, r7, r4
 8001418:	2205      	movs	r2, #5
 800141a:	0018      	movs	r0, r3
 800141c:	f003 fc7c 	bl	8004d18 <strncat>
	      strncat(buffer,"A0000000001B", 12);
 8001420:	193b      	adds	r3, r7, r4
 8001422:	0018      	movs	r0, r3
 8001424:	f7fe fe70 	bl	8000108 <strlen>
 8001428:	0003      	movs	r3, r0
 800142a:	001a      	movs	r2, r3
 800142c:	193b      	adds	r3, r7, r4
 800142e:	189a      	adds	r2, r3, r2
 8001430:	4b95      	ldr	r3, [pc, #596]	; (8001688 <main+0x40c>)
 8001432:	0010      	movs	r0, r2
 8001434:	0019      	movs	r1, r3
 8001436:	230d      	movs	r3, #13
 8001438:	001a      	movs	r2, r3
 800143a:	f003 fbb7 	bl	8004bac <memcpy>
	      HAL_UART_Transmit(&hlpuart1, "buffer toplam: ", 15, 1000);
 800143e:	23fa      	movs	r3, #250	; 0xfa
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4992      	ldr	r1, [pc, #584]	; (800168c <main+0x410>)
 8001444:	4880      	ldr	r0, [pc, #512]	; (8001648 <main+0x3cc>)
 8001446:	220f      	movs	r2, #15
 8001448:	f002 febc 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 800144c:	193b      	adds	r3, r7, r4
 800144e:	0018      	movs	r0, r3
 8001450:	f7fe fe5a 	bl	8000108 <strlen>
 8001454:	0003      	movs	r3, r0
 8001456:	b29a      	uxth	r2, r3
 8001458:	23fa      	movs	r3, #250	; 0xfa
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	1939      	adds	r1, r7, r4
 800145e:	487a      	ldr	r0, [pc, #488]	; (8001648 <main+0x3cc>)
 8001460:	f002 feb0 	bl	80041c4 <HAL_UART_Transmit>
	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 8001464:	4986      	ldr	r1, [pc, #536]	; (8001680 <main+0x404>)
 8001466:	4878      	ldr	r0, [pc, #480]	; (8001648 <main+0x3cc>)
 8001468:	2364      	movs	r3, #100	; 0x64
 800146a:	2202      	movs	r2, #2
 800146c:	f002 feaa 	bl	80041c4 <HAL_UART_Transmit>

	      //if((bufferkontrol[0]!=buffer[0])||(bufferkontrol[1]!=buffer[1])||(bufferkontrol[2]!=buffer[2])||(bufferkontrol[3]!=buffer[3])){
	    	  bSendMessage(buffer,  strlen(buffer));
 8001470:	193b      	adds	r3, r7, r4
 8001472:	0018      	movs	r0, r3
 8001474:	f7fe fe48 	bl	8000108 <strlen>
 8001478:	0003      	movs	r3, r0
 800147a:	b2da      	uxtb	r2, r3
 800147c:	193b      	adds	r3, r7, r4
 800147e:	0011      	movs	r1, r2
 8001480:	0018      	movs	r0, r3
 8001482:	f7ff fe78 	bl	8001176 <bSendMessage>
	    	  while (GPO3_L());
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	015a      	lsls	r2, r3, #5
 800148c:	23a0      	movs	r3, #160	; 0xa0
 800148e:	05db      	lsls	r3, r3, #23
 8001490:	0011      	movs	r1, r2
 8001492:	0018      	movs	r0, r3
 8001494:	f001 fa0c 	bl	80028b0 <HAL_GPIO_ReadPin>
 8001498:	1e03      	subs	r3, r0, #0
 800149a:	d0f5      	beq.n	8001488 <main+0x20c>
	    	  bIntSrcFlagClr();
 800149c:	f7ff fdc8 	bl	8001030 <bIntSrcFlagClr>
	    	  vClearFIFO();
 80014a0:	f7ff fdde 	bl	8001060 <vClearFIFO>
	    	  bGoSleep();
 80014a4:	f7ff fcae 	bl	8000e04 <bGoSleep>
	    	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"gonderildi\r\n",12, 100);
 80014a8:	4979      	ldr	r1, [pc, #484]	; (8001690 <main+0x414>)
 80014aa:	4867      	ldr	r0, [pc, #412]	; (8001648 <main+0x3cc>)
 80014ac:	2364      	movs	r3, #100	; 0x64
 80014ae:	220c      	movs	r2, #12
 80014b0:	f002 fe88 	bl	80041c4 <HAL_UART_Transmit>
	    	  HAL_Delay(2000);
 80014b4:	23fa      	movs	r3, #250	; 0xfa
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	0018      	movs	r0, r3
 80014ba:	f000 ffab 	bl	8002414 <HAL_Delay>


	      //}
	     // else HAL_UART_Transmit( &hlpuart1, (uint8_t *)"degısmedi\r\n",11, 100);

	      strcpy(bufferkontrol,buffer);
 80014be:	23d4      	movs	r3, #212	; 0xd4
 80014c0:	18fa      	adds	r2, r7, r3
 80014c2:	230c      	movs	r3, #12
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	0011      	movs	r1, r2
 80014c8:	0018      	movs	r0, r3
 80014ca:	f003 fc1d 	bl	8004d08 <strcpy>
 80014ce:	e742      	b.n	8001356 <main+0xda>


	  }else
	  {
		  int temperature1=6666;
 80014d0:	4b70      	ldr	r3, [pc, #448]	; (8001694 <main+0x418>)
 80014d2:	22ae      	movs	r2, #174	; 0xae
 80014d4:	0052      	lsls	r2, r2, #1
 80014d6:	18b9      	adds	r1, r7, r2
 80014d8:	600b      	str	r3, [r1, #0]
		  int humidity1=6666;
 80014da:	4b6e      	ldr	r3, [pc, #440]	; (8001694 <main+0x418>)
 80014dc:	25ac      	movs	r5, #172	; 0xac
 80014de:	006d      	lsls	r5, r5, #1
 80014e0:	1979      	adds	r1, r7, r5
 80014e2:	600b      	str	r3, [r1, #0]
		  //HAL_UART_Transmit(&hlpuart1, "error",  5, 1000);
		  sprintf(buffer, "%d", temperature1); //100e bölünmesi demek ,'den sonraki 2 sayının silinmesi demek örneğin sonuç 255 yani 25.5 derece eğer ,'den sorna 2 hanenin gözükmesini istersek 10 diyeceğiz yani sonu. 25.57
 80014e4:	18bb      	adds	r3, r7, r2
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4963      	ldr	r1, [pc, #396]	; (8001678 <main+0x3fc>)
 80014ea:	24d4      	movs	r4, #212	; 0xd4
 80014ec:	193b      	adds	r3, r7, r4
 80014ee:	0018      	movs	r0, r3
 80014f0:	f003 fbea 	bl	8004cc8 <siprintf>
		  	      HAL_UART_Transmit(&hlpuart1, "t: ", 3, 1000);
 80014f4:	23fa      	movs	r3, #250	; 0xfa
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4960      	ldr	r1, [pc, #384]	; (800167c <main+0x400>)
 80014fa:	4853      	ldr	r0, [pc, #332]	; (8001648 <main+0x3cc>)
 80014fc:	2203      	movs	r2, #3
 80014fe:	f002 fe61 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 8001502:	193b      	adds	r3, r7, r4
 8001504:	0018      	movs	r0, r3
 8001506:	f7fe fdff 	bl	8000108 <strlen>
 800150a:	0003      	movs	r3, r0
 800150c:	b29a      	uxth	r2, r3
 800150e:	23fa      	movs	r3, #250	; 0xfa
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	1939      	adds	r1, r7, r4
 8001514:	484c      	ldr	r0, [pc, #304]	; (8001648 <main+0x3cc>)
 8001516:	f002 fe55 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 800151a:	4959      	ldr	r1, [pc, #356]	; (8001680 <main+0x404>)
 800151c:	484a      	ldr	r0, [pc, #296]	; (8001648 <main+0x3cc>)
 800151e:	2364      	movs	r3, #100	; 0x64
 8001520:	2202      	movs	r2, #2
 8001522:	f002 fe4f 	bl	80041c4 <HAL_UART_Transmit>





		  	      sprintf(buffer2, "%d", humidity1);
 8001526:	197b      	adds	r3, r7, r5
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4953      	ldr	r1, [pc, #332]	; (8001678 <main+0x3fc>)
 800152c:	2570      	movs	r5, #112	; 0x70
 800152e:	197b      	adds	r3, r7, r5
 8001530:	0018      	movs	r0, r3
 8001532:	f003 fbc9 	bl	8004cc8 <siprintf>
		  	      HAL_UART_Transmit(&hlpuart1, "n: ", 3, 1000);
 8001536:	23fa      	movs	r3, #250	; 0xfa
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4952      	ldr	r1, [pc, #328]	; (8001684 <main+0x408>)
 800153c:	4842      	ldr	r0, [pc, #264]	; (8001648 <main+0x3cc>)
 800153e:	2203      	movs	r2, #3
 8001540:	f002 fe40 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer2, strlen(buffer2), 1000);
 8001544:	197b      	adds	r3, r7, r5
 8001546:	0018      	movs	r0, r3
 8001548:	f7fe fdde 	bl	8000108 <strlen>
 800154c:	0003      	movs	r3, r0
 800154e:	b29a      	uxth	r2, r3
 8001550:	23fa      	movs	r3, #250	; 0xfa
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	1979      	adds	r1, r7, r5
 8001556:	483c      	ldr	r0, [pc, #240]	; (8001648 <main+0x3cc>)
 8001558:	f002 fe34 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 800155c:	4948      	ldr	r1, [pc, #288]	; (8001680 <main+0x404>)
 800155e:	483a      	ldr	r0, [pc, #232]	; (8001648 <main+0x3cc>)
 8001560:	2364      	movs	r3, #100	; 0x64
 8001562:	2202      	movs	r2, #2
 8001564:	f002 fe2e 	bl	80041c4 <HAL_UART_Transmit>


		  	      strncat(buffer, buffer2, 5); //sondaki sayı eklenecek karakter sayısı
 8001568:	1979      	adds	r1, r7, r5
 800156a:	193b      	adds	r3, r7, r4
 800156c:	2205      	movs	r2, #5
 800156e:	0018      	movs	r0, r3
 8001570:	f003 fbd2 	bl	8004d18 <strncat>
		  	    strncat(buffer, "6", 1); //pil durumu 1-6 arası kadameli olacak
 8001574:	193b      	adds	r3, r7, r4
 8001576:	0018      	movs	r0, r3
 8001578:	f7fe fdc6 	bl	8000108 <strlen>
 800157c:	0003      	movs	r3, r0
 800157e:	001a      	movs	r2, r3
 8001580:	193b      	adds	r3, r7, r4
 8001582:	189a      	adds	r2, r3, r2
 8001584:	4b44      	ldr	r3, [pc, #272]	; (8001698 <main+0x41c>)
 8001586:	0010      	movs	r0, r2
 8001588:	0019      	movs	r1, r3
 800158a:	2302      	movs	r3, #2
 800158c:	001a      	movs	r2, r3
 800158e:	f003 fb0d 	bl	8004bac <memcpy>

		  	    strncat(buffer,"A0000000006B", 12);
 8001592:	193b      	adds	r3, r7, r4
 8001594:	0018      	movs	r0, r3
 8001596:	f7fe fdb7 	bl	8000108 <strlen>
 800159a:	0003      	movs	r3, r0
 800159c:	001a      	movs	r2, r3
 800159e:	193b      	adds	r3, r7, r4
 80015a0:	189a      	adds	r2, r3, r2
 80015a2:	4b3e      	ldr	r3, [pc, #248]	; (800169c <main+0x420>)
 80015a4:	0010      	movs	r0, r2
 80015a6:	0019      	movs	r1, r3
 80015a8:	230d      	movs	r3, #13
 80015aa:	001a      	movs	r2, r3
 80015ac:	f003 fafe 	bl	8004bac <memcpy>
		  	  //  strncat(buffer,"Asil2B", 12);
		  	  //  strncat(buffer,"Asil3B", 12);
		  	  //  strncat(buffer,"Asil4B", 12);
		  	  //  strncat(buffer,"Asil5B", 12);
		  	  //  strncat(buffer,"Asil6B", 12);
		  	      HAL_UART_Transmit(&hlpuart1, "buffer toplam: ", 15, 1000);
 80015b0:	23fa      	movs	r3, #250	; 0xfa
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4935      	ldr	r1, [pc, #212]	; (800168c <main+0x410>)
 80015b6:	4824      	ldr	r0, [pc, #144]	; (8001648 <main+0x3cc>)
 80015b8:	220f      	movs	r2, #15
 80015ba:	f002 fe03 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 80015be:	193b      	adds	r3, r7, r4
 80015c0:	0018      	movs	r0, r3
 80015c2:	f7fe fda1 	bl	8000108 <strlen>
 80015c6:	0003      	movs	r3, r0
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	23fa      	movs	r3, #250	; 0xfa
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	1939      	adds	r1, r7, r4
 80015d0:	481d      	ldr	r0, [pc, #116]	; (8001648 <main+0x3cc>)
 80015d2:	f002 fdf7 	bl	80041c4 <HAL_UART_Transmit>
		  	      HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 80015d6:	492a      	ldr	r1, [pc, #168]	; (8001680 <main+0x404>)
 80015d8:	481b      	ldr	r0, [pc, #108]	; (8001648 <main+0x3cc>)
 80015da:	2364      	movs	r3, #100	; 0x64
 80015dc:	2202      	movs	r2, #2
 80015de:	f002 fdf1 	bl	80041c4 <HAL_UART_Transmit>

		  	      //if((bufferkontrol[0]!=buffer[0])||(bufferkontrol[1]!=buffer[1])||(bufferkontrol[2]!=buffer[2])||(bufferkontrol[3]!=buffer[3])){
		  	    	  bSendMessage(buffer,  strlen(buffer));
 80015e2:	193b      	adds	r3, r7, r4
 80015e4:	0018      	movs	r0, r3
 80015e6:	f7fe fd8f 	bl	8000108 <strlen>
 80015ea:	0003      	movs	r3, r0
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	193b      	adds	r3, r7, r4
 80015f0:	0011      	movs	r1, r2
 80015f2:	0018      	movs	r0, r3
 80015f4:	f7ff fdbf 	bl	8001176 <bSendMessage>
		  	    	  while (GPO3_L());
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	015a      	lsls	r2, r3, #5
 80015fe:	23a0      	movs	r3, #160	; 0xa0
 8001600:	05db      	lsls	r3, r3, #23
 8001602:	0011      	movs	r1, r2
 8001604:	0018      	movs	r0, r3
 8001606:	f001 f953 	bl	80028b0 <HAL_GPIO_ReadPin>
 800160a:	1e03      	subs	r3, r0, #0
 800160c:	d0f5      	beq.n	80015fa <main+0x37e>
		  	    	  bIntSrcFlagClr();
 800160e:	f7ff fd0f 	bl	8001030 <bIntSrcFlagClr>
		  	    	  vClearFIFO();
 8001612:	f7ff fd25 	bl	8001060 <vClearFIFO>
		  	    	  bGoSleep();
 8001616:	f7ff fbf5 	bl	8000e04 <bGoSleep>
		  	    	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"gonderildi\r\n",12, 100);
 800161a:	491d      	ldr	r1, [pc, #116]	; (8001690 <main+0x414>)
 800161c:	480a      	ldr	r0, [pc, #40]	; (8001648 <main+0x3cc>)
 800161e:	2364      	movs	r3, #100	; 0x64
 8001620:	220c      	movs	r2, #12
 8001622:	f002 fdcf 	bl	80041c4 <HAL_UART_Transmit>
		  	    	  HAL_Delay(4000);
 8001626:	23fa      	movs	r3, #250	; 0xfa
 8001628:	011b      	lsls	r3, r3, #4
 800162a:	0018      	movs	r0, r3
 800162c:	f000 fef2 	bl	8002414 <HAL_Delay>


		  	      //}
		  	     // else HAL_UART_Transmit( &hlpuart1, (uint8_t *)"degısmedi\r\n",11, 100);

		  	      strcpy(bufferkontrol,buffer);
 8001630:	23d4      	movs	r3, #212	; 0xd4
 8001632:	18fa      	adds	r2, r7, r3
 8001634:	230c      	movs	r3, #12
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	0011      	movs	r1, r2
 800163a:	0018      	movs	r0, r3
 800163c:	f003 fb64 	bl	8004d08 <strcpy>
  {
 8001640:	e689      	b.n	8001356 <main+0xda>
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	08005ce4 	.word	0x08005ce4
 8001648:	20000268 	.word	0x20000268
 800164c:	08005cf0 	.word	0x08005cf0
 8001650:	08005d6c 	.word	0x08005d6c
 8001654:	200002f2 	.word	0x200002f2
 8001658:	200002f4 	.word	0x200002f4
 800165c:	20000000 	.word	0x20000000
 8001660:	20000030 	.word	0x20000030
 8001664:	20000060 	.word	0x20000060
 8001668:	20000080 	.word	0x20000080
 800166c:	200000e0 	.word	0x200000e0
 8001670:	20000154 	.word	0x20000154
 8001674:	08005d10 	.word	0x08005d10
 8001678:	08005d18 	.word	0x08005d18
 800167c:	08005d1c 	.word	0x08005d1c
 8001680:	08005d20 	.word	0x08005d20
 8001684:	08005d24 	.word	0x08005d24
 8001688:	08005d28 	.word	0x08005d28
 800168c:	08005d38 	.word	0x08005d38
 8001690:	08005d48 	.word	0x08005d48
 8001694:	00001a0a 	.word	0x00001a0a
 8001698:	08005d58 	.word	0x08005d58
 800169c:	08005d5c 	.word	0x08005d5c

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b099      	sub	sp, #100	; 0x64
 80016a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a6:	242c      	movs	r4, #44	; 0x2c
 80016a8:	193b      	adds	r3, r7, r4
 80016aa:	0018      	movs	r0, r3
 80016ac:	2334      	movs	r3, #52	; 0x34
 80016ae:	001a      	movs	r2, r3
 80016b0:	2100      	movs	r1, #0
 80016b2:	f003 fa84 	bl	8004bbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b6:	2318      	movs	r3, #24
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	0018      	movs	r0, r3
 80016bc:	2314      	movs	r3, #20
 80016be:	001a      	movs	r2, r3
 80016c0:	2100      	movs	r1, #0
 80016c2:	f003 fa7c 	bl	8004bbe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c6:	003b      	movs	r3, r7
 80016c8:	0018      	movs	r0, r3
 80016ca:	2318      	movs	r3, #24
 80016cc:	001a      	movs	r2, r3
 80016ce:	2100      	movs	r1, #0
 80016d0:	f003 fa75 	bl	8004bbe <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d4:	4b27      	ldr	r3, [pc, #156]	; (8001774 <SystemClock_Config+0xd4>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a27      	ldr	r2, [pc, #156]	; (8001778 <SystemClock_Config+0xd8>)
 80016da:	401a      	ands	r2, r3
 80016dc:	4b25      	ldr	r3, [pc, #148]	; (8001774 <SystemClock_Config+0xd4>)
 80016de:	2180      	movs	r1, #128	; 0x80
 80016e0:	0109      	lsls	r1, r1, #4
 80016e2:	430a      	orrs	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80016e6:	0021      	movs	r1, r4
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2210      	movs	r2, #16
 80016ec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016ee:	187b      	adds	r3, r7, r1
 80016f0:	2201      	movs	r2, #1
 80016f2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80016fa:	187b      	adds	r3, r7, r1
 80016fc:	22a0      	movs	r2, #160	; 0xa0
 80016fe:	0212      	lsls	r2, r2, #8
 8001700:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001702:	187b      	adds	r3, r7, r1
 8001704:	2200      	movs	r2, #0
 8001706:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001708:	187b      	adds	r3, r7, r1
 800170a:	0018      	movs	r0, r3
 800170c:	f001 fe40 	bl	8003390 <HAL_RCC_OscConfig>
 8001710:	1e03      	subs	r3, r0, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001714:	f000 f92c 	bl	8001970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001718:	2118      	movs	r1, #24
 800171a:	187b      	adds	r3, r7, r1
 800171c:	220f      	movs	r2, #15
 800171e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001720:	187b      	adds	r3, r7, r1
 8001722:	2200      	movs	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001726:	187b      	adds	r3, r7, r1
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001732:	187b      	adds	r3, r7, r1
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001738:	187b      	adds	r3, r7, r1
 800173a:	2100      	movs	r1, #0
 800173c:	0018      	movs	r0, r3
 800173e:	f002 f9a3 	bl	8003a88 <HAL_RCC_ClockConfig>
 8001742:	1e03      	subs	r3, r0, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001746:	f000 f913 	bl	8001970 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 800174a:	003b      	movs	r3, r7
 800174c:	220c      	movs	r2, #12
 800174e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001750:	003b      	movs	r3, r7
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001756:	003b      	movs	r3, r7
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800175c:	003b      	movs	r3, r7
 800175e:	0018      	movs	r0, r3
 8001760:	f002 fbb6 	bl	8003ed0 <HAL_RCCEx_PeriphCLKConfig>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d001      	beq.n	800176c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001768:	f000 f902 	bl	8001970 <Error_Handler>
  }
}
 800176c:	46c0      	nop			; (mov r8, r8)
 800176e:	46bd      	mov	sp, r7
 8001770:	b019      	add	sp, #100	; 0x64
 8001772:	bd90      	pop	{r4, r7, pc}
 8001774:	40007000 	.word	0x40007000
 8001778:	ffffe7ff 	.word	0xffffe7ff

0800177c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001780:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_I2C1_Init+0x78>)
 8001782:	4a1d      	ldr	r2, [pc, #116]	; (80017f8 <MX_I2C1_Init+0x7c>)
 8001784:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_I2C1_Init+0x78>)
 8001788:	22e1      	movs	r2, #225	; 0xe1
 800178a:	00d2      	lsls	r2, r2, #3
 800178c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_I2C1_Init+0x78>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <MX_I2C1_Init+0x78>)
 8001796:	2201      	movs	r2, #1
 8001798:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_I2C1_Init+0x78>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017b8:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017ba:	0018      	movs	r0, r3
 80017bc:	f001 f8b2 	bl	8002924 <HAL_I2C_Init>
 80017c0:	1e03      	subs	r3, r0, #0
 80017c2:	d001      	beq.n	80017c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017c4:	f000 f8d4 	bl	8001970 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017ca:	2100      	movs	r1, #0
 80017cc:	0018      	movs	r0, r3
 80017ce:	f001 fd47 	bl	8003260 <HAL_I2CEx_ConfigAnalogFilter>
 80017d2:	1e03      	subs	r3, r0, #0
 80017d4:	d001      	beq.n	80017da <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80017d6:	f000 f8cb 	bl	8001970 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_I2C1_Init+0x78>)
 80017dc:	2100      	movs	r1, #0
 80017de:	0018      	movs	r0, r3
 80017e0:	f001 fd8a 	bl	80032f8 <HAL_I2CEx_ConfigDigitalFilter>
 80017e4:	1e03      	subs	r3, r0, #0
 80017e6:	d001      	beq.n	80017ec <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80017e8:	f000 f8c2 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017ec:	46c0      	nop			; (mov r8, r8)
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	46c0      	nop			; (mov r8, r8)
 80017f4:	200002f8 	.word	0x200002f8
 80017f8:	40005400 	.word	0x40005400

080017fc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001802:	4a14      	ldr	r2, [pc, #80]	; (8001854 <MX_LPUART1_UART_Init+0x58>)
 8001804:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001808:	22e1      	movs	r2, #225	; 0xe1
 800180a:	0252      	lsls	r2, r2, #9
 800180c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001820:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001822:	220c      	movs	r2, #12
 8001824:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 8001834:	2200      	movs	r2, #0
 8001836:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <MX_LPUART1_UART_Init+0x54>)
 800183a:	0018      	movs	r0, r3
 800183c:	f002 fc6e 	bl	800411c <HAL_UART_Init>
 8001840:	1e03      	subs	r3, r0, #0
 8001842:	d001      	beq.n	8001848 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001844:	f000 f894 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001848:	46c0      	nop			; (mov r8, r8)
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	46c0      	nop			; (mov r8, r8)
 8001850:	20000268 	.word	0x20000268
 8001854:	40004800 	.word	0x40004800

08001858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b08b      	sub	sp, #44	; 0x2c
 800185c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	2414      	movs	r4, #20
 8001860:	193b      	adds	r3, r7, r4
 8001862:	0018      	movs	r0, r3
 8001864:	2314      	movs	r3, #20
 8001866:	001a      	movs	r2, r3
 8001868:	2100      	movs	r1, #0
 800186a:	f003 f9a8 	bl	8004bbe <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	4b3c      	ldr	r3, [pc, #240]	; (8001960 <MX_GPIO_Init+0x108>)
 8001870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001872:	4b3b      	ldr	r3, [pc, #236]	; (8001960 <MX_GPIO_Init+0x108>)
 8001874:	2104      	movs	r1, #4
 8001876:	430a      	orrs	r2, r1
 8001878:	62da      	str	r2, [r3, #44]	; 0x2c
 800187a:	4b39      	ldr	r3, [pc, #228]	; (8001960 <MX_GPIO_Init+0x108>)
 800187c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800187e:	2204      	movs	r2, #4
 8001880:	4013      	ands	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001886:	4b36      	ldr	r3, [pc, #216]	; (8001960 <MX_GPIO_Init+0x108>)
 8001888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800188a:	4b35      	ldr	r3, [pc, #212]	; (8001960 <MX_GPIO_Init+0x108>)
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	430a      	orrs	r2, r1
 8001890:	62da      	str	r2, [r3, #44]	; 0x2c
 8001892:	4b33      	ldr	r3, [pc, #204]	; (8001960 <MX_GPIO_Init+0x108>)
 8001894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001896:	2280      	movs	r2, #128	; 0x80
 8001898:	4013      	ands	r3, r2
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b30      	ldr	r3, [pc, #192]	; (8001960 <MX_GPIO_Init+0x108>)
 80018a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018a2:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <MX_GPIO_Init+0x108>)
 80018a4:	2101      	movs	r1, #1
 80018a6:	430a      	orrs	r2, r1
 80018a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018aa:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <MX_GPIO_Init+0x108>)
 80018ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ae:	2201      	movs	r2, #1
 80018b0:	4013      	ands	r3, r2
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <MX_GPIO_Init+0x108>)
 80018b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018ba:	4b29      	ldr	r3, [pc, #164]	; (8001960 <MX_GPIO_Init+0x108>)
 80018bc:	2102      	movs	r1, #2
 80018be:	430a      	orrs	r2, r1
 80018c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80018c2:	4b27      	ldr	r3, [pc, #156]	; (8001960 <MX_GPIO_Init+0x108>)
 80018c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c6:	2202      	movs	r2, #2
 80018c8:	4013      	ands	r3, r2
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	019b      	lsls	r3, r3, #6
 80018d2:	4824      	ldr	r0, [pc, #144]	; (8001964 <MX_GPIO_Init+0x10c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	0019      	movs	r1, r3
 80018d8:	f001 f807 	bl	80028ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin, GPIO_PIN_RESET);
 80018dc:	4922      	ldr	r1, [pc, #136]	; (8001968 <MX_GPIO_Init+0x110>)
 80018de:	23a0      	movs	r3, #160	; 0xa0
 80018e0:	05db      	lsls	r3, r3, #23
 80018e2:	2200      	movs	r2, #0
 80018e4:	0018      	movs	r0, r3
 80018e6:	f001 f800 	bl	80028ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80018ea:	193b      	adds	r3, r7, r4
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	0192      	lsls	r2, r2, #6
 80018f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	193b      	adds	r3, r7, r4
 80018f4:	2201      	movs	r2, #1
 80018f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	193b      	adds	r3, r7, r4
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	193b      	adds	r3, r7, r4
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001904:	193b      	adds	r3, r7, r4
 8001906:	4a17      	ldr	r2, [pc, #92]	; (8001964 <MX_GPIO_Init+0x10c>)
 8001908:	0019      	movs	r1, r3
 800190a:	0010      	movs	r0, r2
 800190c:	f000 fe62 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
  GPIO_InitStruct.Pin = CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin;
 8001910:	193b      	adds	r3, r7, r4
 8001912:	4a15      	ldr	r2, [pc, #84]	; (8001968 <MX_GPIO_Init+0x110>)
 8001914:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001916:	193b      	adds	r3, r7, r4
 8001918:	2201      	movs	r2, #1
 800191a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	193b      	adds	r3, r7, r4
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	193a      	adds	r2, r7, r4
 800192a:	23a0      	movs	r3, #160	; 0xa0
 800192c:	05db      	lsls	r3, r3, #23
 800192e:	0011      	movs	r1, r2
 8001930:	0018      	movs	r0, r3
 8001932:	f000 fe4f 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin GPO3_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GPO3_Pin;
 8001936:	193b      	adds	r3, r7, r4
 8001938:	4a0c      	ldr	r2, [pc, #48]	; (800196c <MX_GPIO_Init+0x114>)
 800193a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	193b      	adds	r3, r7, r4
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	193b      	adds	r3, r7, r4
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001948:	193a      	adds	r2, r7, r4
 800194a:	23a0      	movs	r3, #160	; 0xa0
 800194c:	05db      	lsls	r3, r3, #23
 800194e:	0011      	movs	r1, r2
 8001950:	0018      	movs	r0, r3
 8001952:	f000 fe3f 	bl	80025d4 <HAL_GPIO_Init>

}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b00b      	add	sp, #44	; 0x2c
 800195c:	bd90      	pop	{r4, r7, pc}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	40021000 	.word	0x40021000
 8001964:	50000800 	.word	0x50000800
 8001968:	00000606 	.word	0x00000606
 800196c:	00001010 	.word	0x00001010

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	e7fe      	b.n	8001978 <Error_Handler+0x8>

0800197a <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 800197a:	b580      	push	{r7, lr}
 800197c:	b084      	sub	sp, #16
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	000a      	movs	r2, r1
 8001984:	1cbb      	adds	r3, r7, #2
 8001986:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001988:	230d      	movs	r3, #13
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	22ff      	movs	r2, #255	; 0xff
 800198e:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001990:	230e      	movs	r3, #14
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	2200      	movs	r2, #0
 8001996:	801a      	strh	r2, [r3, #0]
 8001998:	e037      	b.n	8001a0a <sensirion_common_generate_crc+0x90>
        crc ^= (data[current_byte]);
 800199a:	230e      	movs	r3, #14
 800199c:	18fb      	adds	r3, r7, r3
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	18d3      	adds	r3, r2, r3
 80019a4:	7819      	ldrb	r1, [r3, #0]
 80019a6:	220d      	movs	r2, #13
 80019a8:	18bb      	adds	r3, r7, r2
 80019aa:	18ba      	adds	r2, r7, r2
 80019ac:	7812      	ldrb	r2, [r2, #0]
 80019ae:	404a      	eors	r2, r1
 80019b0:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80019b2:	230c      	movs	r3, #12
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	2208      	movs	r2, #8
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	e01b      	b.n	80019f4 <sensirion_common_generate_crc+0x7a>
            if (crc & 0x80)
 80019bc:	210d      	movs	r1, #13
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	da09      	bge.n	80019dc <sensirion_common_generate_crc+0x62>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80019c8:	187b      	adds	r3, r7, r1
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	b25b      	sxtb	r3, r3
 80019d0:	2231      	movs	r2, #49	; 0x31
 80019d2:	4053      	eors	r3, r2
 80019d4:	b25a      	sxtb	r2, r3
 80019d6:	187b      	adds	r3, r7, r1
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	e005      	b.n	80019e8 <sensirion_common_generate_crc+0x6e>
            else
                crc = (crc << 1);
 80019dc:	230d      	movs	r3, #13
 80019de:	18fa      	adds	r2, r7, r3
 80019e0:	18fb      	adds	r3, r7, r3
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	18db      	adds	r3, r3, r3
 80019e6:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80019e8:	220c      	movs	r2, #12
 80019ea:	18bb      	adds	r3, r7, r2
 80019ec:	18ba      	adds	r2, r7, r2
 80019ee:	7812      	ldrb	r2, [r2, #0]
 80019f0:	3a01      	subs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
 80019f4:	230c      	movs	r3, #12
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1de      	bne.n	80019bc <sensirion_common_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80019fe:	220e      	movs	r2, #14
 8001a00:	18bb      	adds	r3, r7, r2
 8001a02:	18ba      	adds	r2, r7, r2
 8001a04:	8812      	ldrh	r2, [r2, #0]
 8001a06:	3201      	adds	r2, #1
 8001a08:	801a      	strh	r2, [r3, #0]
 8001a0a:	230e      	movs	r3, #14
 8001a0c:	18fa      	adds	r2, r7, r3
 8001a0e:	1cbb      	adds	r3, r7, #2
 8001a10:	8812      	ldrh	r2, [r2, #0]
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d3c0      	bcc.n	800199a <sensirion_common_generate_crc+0x20>
        }
    }
    return crc;
 8001a18:	230d      	movs	r3, #13
 8001a1a:	18fb      	adds	r3, r7, r3
 8001a1c:	781b      	ldrb	r3, [r3, #0]
}
 8001a1e:	0018      	movs	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	b004      	add	sp, #16
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	0008      	movs	r0, r1
 8001a30:	0011      	movs	r1, r2
 8001a32:	1cbb      	adds	r3, r7, #2
 8001a34:	1c02      	adds	r2, r0, #0
 8001a36:	801a      	strh	r2, [r3, #0]
 8001a38:	1c7b      	adds	r3, r7, #1
 8001a3a:	1c0a      	adds	r2, r1, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8001a3e:	1cbb      	adds	r3, r7, #2
 8001a40:	881a      	ldrh	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	0011      	movs	r1, r2
 8001a46:	0018      	movs	r0, r3
 8001a48:	f7ff ff97 	bl	800197a <sensirion_common_generate_crc>
 8001a4c:	0003      	movs	r3, r0
 8001a4e:	001a      	movs	r2, r3
 8001a50:	1c7b      	adds	r3, r7, #1
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d002      	beq.n	8001a5e <sensirion_common_check_crc+0x38>
        return STATUS_FAIL;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	e000      	b.n	8001a60 <sensirion_common_check_crc+0x3a>
    return NO_ERROR;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 8001a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	0008      	movs	r0, r1
 8001a72:	607a      	str	r2, [r7, #4]
 8001a74:	0019      	movs	r1, r3
 8001a76:	250a      	movs	r5, #10
 8001a78:	197b      	adds	r3, r7, r5
 8001a7a:	1c02      	adds	r2, r0, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
 8001a7e:	2309      	movs	r3, #9
 8001a80:	18fb      	adds	r3, r7, r3
 8001a82:	1c0a      	adds	r2, r1, #0
 8001a84:	701a      	strb	r2, [r3, #0]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8001a86:	2014      	movs	r0, #20
 8001a88:	183b      	adds	r3, r7, r0
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8001a8e:	197b      	adds	r3, r7, r5
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	b299      	uxth	r1, r3
 8001a96:	183b      	adds	r3, r7, r0
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	0004      	movs	r4, r0
 8001a9c:	183a      	adds	r2, r7, r0
 8001a9e:	1c58      	adds	r0, r3, #1
 8001aa0:	8010      	strh	r0, [r2, #0]
 8001aa2:	001a      	movs	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	189b      	adds	r3, r3, r2
 8001aa8:	b2ca      	uxtb	r2, r1
 8001aaa:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	881b      	ldrh	r3, [r3, #0]
 8001ab0:	193a      	adds	r2, r7, r4
 8001ab2:	1c59      	adds	r1, r3, #1
 8001ab4:	8011      	strh	r1, [r2, #0]
 8001ab6:	001a      	movs	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	189b      	adds	r3, r3, r2
 8001abc:	197a      	adds	r2, r7, r5
 8001abe:	8812      	ldrh	r2, [r2, #0]
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 8001ac4:	2317      	movs	r3, #23
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
 8001acc:	e042      	b.n	8001b54 <sensirion_fill_cmd_send_buf+0xec>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8001ace:	2617      	movs	r6, #23
 8001ad0:	19bb      	adds	r3, r7, r6
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	18d3      	adds	r3, r2, r3
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	0a1b      	lsrs	r3, r3, #8
 8001ade:	b299      	uxth	r1, r3
 8001ae0:	2414      	movs	r4, #20
 8001ae2:	193b      	adds	r3, r7, r4
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	193a      	adds	r2, r7, r4
 8001ae8:	1c58      	adds	r0, r3, #1
 8001aea:	8010      	strh	r0, [r2, #0]
 8001aec:	001a      	movs	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	189b      	adds	r3, r3, r2
 8001af2:	b2ca      	uxtb	r2, r1
 8001af4:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8001af6:	19bb      	adds	r3, r7, r6
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	18d3      	adds	r3, r2, r3
 8001b00:	8819      	ldrh	r1, [r3, #0]
 8001b02:	0025      	movs	r5, r4
 8001b04:	197b      	adds	r3, r7, r5
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	197a      	adds	r2, r7, r5
 8001b0a:	1c58      	adds	r0, r3, #1
 8001b0c:	8010      	strh	r0, [r2, #0]
 8001b0e:	001a      	movs	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	189b      	adds	r3, r3, r2
 8001b14:	b2ca      	uxtb	r2, r1
 8001b16:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 8001b18:	197b      	adds	r3, r7, r5
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	3b02      	subs	r3, #2
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	18d3      	adds	r3, r2, r3
 8001b22:	2213      	movs	r2, #19
 8001b24:	18bc      	adds	r4, r7, r2
 8001b26:	2102      	movs	r1, #2
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff ff26 	bl	800197a <sensirion_common_generate_crc>
 8001b2e:	0003      	movs	r3, r0
 8001b30:	7023      	strb	r3, [r4, #0]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8001b32:	197b      	adds	r3, r7, r5
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	197a      	adds	r2, r7, r5
 8001b38:	1c59      	adds	r1, r3, #1
 8001b3a:	8011      	strh	r1, [r2, #0]
 8001b3c:	001a      	movs	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	189b      	adds	r3, r3, r2
 8001b42:	2213      	movs	r2, #19
 8001b44:	18ba      	adds	r2, r7, r2
 8001b46:	7812      	ldrb	r2, [r2, #0]
 8001b48:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 8001b4a:	19bb      	adds	r3, r7, r6
 8001b4c:	19ba      	adds	r2, r7, r6
 8001b4e:	7812      	ldrb	r2, [r2, #0]
 8001b50:	3201      	adds	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	2317      	movs	r3, #23
 8001b56:	18fa      	adds	r2, r7, r3
 8001b58:	2309      	movs	r3, #9
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	7812      	ldrb	r2, [r2, #0]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d3b4      	bcc.n	8001ace <sensirion_fill_cmd_send_buf+0x66>
    }
    return idx;
 8001b64:	2314      	movs	r3, #20
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	881b      	ldrh	r3, [r3, #0]
}
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b007      	add	sp, #28
 8001b70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b72 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 8001b72:	b5b0      	push	{r4, r5, r7, lr}
 8001b74:	b096      	sub	sp, #88	; 0x58
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	0011      	movs	r1, r2
 8001b7c:	1dfb      	adds	r3, r7, #7
 8001b7e:	1c02      	adds	r2, r0, #0
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	1c0a      	adds	r2, r1, #0
 8001b86:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8001b88:	2052      	movs	r0, #82	; 0x52
 8001b8a:	1839      	adds	r1, r7, r0
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	1c1a      	adds	r2, r3, #0
 8001b92:	1892      	adds	r2, r2, r2
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	800b      	strh	r3, [r1, #0]
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8001b98:	2308      	movs	r3, #8
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8001b9e:	183b      	adds	r3, r7, r0
 8001ba0:	881a      	ldrh	r2, [r3, #0]
 8001ba2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001ba4:	1dfb      	adds	r3, r7, #7
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f000 f901 	bl	8001db0 <sensirion_i2c_read>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	001a      	movs	r2, r3
 8001bb2:	214a      	movs	r1, #74	; 0x4a
 8001bb4:	187b      	adds	r3, r7, r1
 8001bb6:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 8001bb8:	000a      	movs	r2, r1
 8001bba:	18bb      	adds	r3, r7, r2
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5e5b      	ldrsh	r3, [r3, r1]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <sensirion_i2c_read_words_as_bytes+0x5a>
        return ret;
 8001bc4:	18bb      	adds	r3, r7, r2
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	5e9b      	ldrsh	r3, [r3, r2]
 8001bca:	e053      	b.n	8001c74 <sensirion_i2c_read_words_as_bytes+0x102>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8001bcc:	2356      	movs	r3, #86	; 0x56
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	801a      	strh	r2, [r3, #0]
 8001bd4:	2354      	movs	r3, #84	; 0x54
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2200      	movs	r2, #0
 8001bda:	801a      	strh	r2, [r3, #0]
 8001bdc:	e041      	b.n	8001c62 <sensirion_i2c_read_words_as_bytes+0xf0>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8001bde:	2156      	movs	r1, #86	; 0x56
 8001be0:	187b      	adds	r3, r7, r1
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001be6:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8001be8:	187b      	adds	r3, r7, r1
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	3302      	adds	r3, #2
 8001bee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001bf0:	18d3      	adds	r3, r2, r3
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	001a      	movs	r2, r3
 8001bf6:	2102      	movs	r1, #2
 8001bf8:	f7ff ff15 	bl	8001a26 <sensirion_common_check_crc>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	001a      	movs	r2, r3
 8001c00:	214a      	movs	r1, #74	; 0x4a
 8001c02:	187b      	adds	r3, r7, r1
 8001c04:	801a      	strh	r2, [r3, #0]
        if (ret != NO_ERROR)
 8001c06:	000a      	movs	r2, r1
 8001c08:	18bb      	adds	r3, r7, r2
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	5e5b      	ldrsh	r3, [r3, r1]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <sensirion_i2c_read_words_as_bytes+0xa8>
            return ret;
 8001c12:	18bb      	adds	r3, r7, r2
 8001c14:	2200      	movs	r2, #0
 8001c16:	5e9b      	ldrsh	r3, [r3, r2]
 8001c18:	e02c      	b.n	8001c74 <sensirion_i2c_read_words_as_bytes+0x102>

        data[j++] = buf8[i];
 8001c1a:	2456      	movs	r4, #86	; 0x56
 8001c1c:	193b      	adds	r3, r7, r4
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c22:	18d2      	adds	r2, r2, r3
 8001c24:	2554      	movs	r5, #84	; 0x54
 8001c26:	197b      	adds	r3, r7, r5
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	1979      	adds	r1, r7, r5
 8001c2c:	1c58      	adds	r0, r3, #1
 8001c2e:	8008      	strh	r0, [r1, #0]
 8001c30:	0019      	movs	r1, r3
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	185b      	adds	r3, r3, r1
 8001c36:	7812      	ldrb	r2, [r2, #0]
 8001c38:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8001c3a:	193b      	adds	r3, r7, r4
 8001c3c:	881b      	ldrh	r3, [r3, #0]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c42:	18d2      	adds	r2, r2, r3
 8001c44:	197b      	adds	r3, r7, r5
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	1979      	adds	r1, r7, r5
 8001c4a:	1c58      	adds	r0, r3, #1
 8001c4c:	8008      	strh	r0, [r1, #0]
 8001c4e:	0019      	movs	r1, r3
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	185b      	adds	r3, r3, r1
 8001c54:	7812      	ldrb	r2, [r2, #0]
 8001c56:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8001c58:	193b      	adds	r3, r7, r4
 8001c5a:	193a      	adds	r2, r7, r4
 8001c5c:	8812      	ldrh	r2, [r2, #0]
 8001c5e:	3203      	adds	r2, #3
 8001c60:	801a      	strh	r2, [r3, #0]
 8001c62:	2356      	movs	r3, #86	; 0x56
 8001c64:	18fa      	adds	r2, r7, r3
 8001c66:	2352      	movs	r3, #82	; 0x52
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	8812      	ldrh	r2, [r2, #0]
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d3b5      	bcc.n	8001bde <sensirion_i2c_read_words_as_bytes+0x6c>
    }

    return NO_ERROR;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	0018      	movs	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b016      	add	sp, #88	; 0x58
 8001c7a:	bdb0      	pop	{r4, r5, r7, pc}

08001c7c <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 8001c7c:	b5b0      	push	{r4, r5, r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6039      	str	r1, [r7, #0]
 8001c84:	0011      	movs	r1, r2
 8001c86:	1dfb      	adds	r3, r7, #7
 8001c88:	1c02      	adds	r2, r0, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	1c0a      	adds	r2, r1, #0
 8001c90:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 8001c92:	250c      	movs	r5, #12
 8001c94:	197c      	adds	r4, r7, r5
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	881a      	ldrh	r2, [r3, #0]
 8001c9a:	6839      	ldr	r1, [r7, #0]
 8001c9c:	1dfb      	adds	r3, r7, #7
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7ff ff66 	bl	8001b72 <sensirion_i2c_read_words_as_bytes>
 8001ca6:	0003      	movs	r3, r0
 8001ca8:	8023      	strh	r3, [r4, #0]
                                            num_words);
    if (ret != NO_ERROR)
 8001caa:	197b      	adds	r3, r7, r5
 8001cac:	2200      	movs	r2, #0
 8001cae:	5e9b      	ldrsh	r3, [r3, r2]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <sensirion_i2c_read_words+0x40>
        return ret;
 8001cb4:	197b      	adds	r3, r7, r5
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	5e9b      	ldrsh	r3, [r3, r2]
 8001cba:	e02a      	b.n	8001d12 <sensirion_i2c_read_words+0x96>

    for (i = 0; i < num_words; ++i) {
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	e01c      	b.n	8001d00 <sensirion_i2c_read_words+0x84>
        word_bytes = (uint8_t*)&data_words[i];
 8001cc6:	200f      	movs	r0, #15
 8001cc8:	183b      	adds	r3, r7, r0
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	18d3      	adds	r3, r2, r3
 8001cd2:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	021b      	lsls	r3, r3, #8
 8001cda:	b21a      	sxth	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	b21b      	sxth	r3, r3
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	b219      	sxth	r1, r3
 8001ce8:	183b      	adds	r3, r7, r0
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	18d3      	adds	r3, r2, r3
 8001cf2:	b28a      	uxth	r2, r1
 8001cf4:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 8001cf6:	183b      	adds	r3, r7, r0
 8001cf8:	183a      	adds	r2, r7, r0
 8001cfa:	7812      	ldrb	r2, [r2, #0]
 8001cfc:	3201      	adds	r2, #1
 8001cfe:	701a      	strb	r2, [r3, #0]
 8001d00:	230f      	movs	r3, #15
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	1d3a      	adds	r2, r7, #4
 8001d0a:	8812      	ldrh	r2, [r2, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d8da      	bhi.n	8001cc6 <sensirion_i2c_read_words+0x4a>
    }

    return NO_ERROR;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	0018      	movs	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	b004      	add	sp, #16
 8001d18:	bdb0      	pop	{r4, r5, r7, pc}

08001d1a <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 8001d1a:	b590      	push	{r4, r7, lr}
 8001d1c:	b085      	sub	sp, #20
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	0002      	movs	r2, r0
 8001d22:	1dfb      	adds	r3, r7, #7
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	1c0a      	adds	r2, r1, #0
 8001d2a:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	8819      	ldrh	r1, [r3, #0]
 8001d30:	240c      	movs	r4, #12
 8001d32:	1938      	adds	r0, r7, r4
 8001d34:	2300      	movs	r3, #0
 8001d36:	2200      	movs	r2, #0
 8001d38:	f7ff fe96 	bl	8001a68 <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8001d3c:	1939      	adds	r1, r7, r4
 8001d3e:	1dfb      	adds	r3, r7, #7
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2202      	movs	r2, #2
 8001d44:	0018      	movs	r0, r3
 8001d46:	f000 f853 	bl	8001df0 <sensirion_i2c_write>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	b21b      	sxth	r3, r3
}
 8001d4e:	0018      	movs	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	b005      	add	sp, #20
 8001d54:	bd90      	pop	{r4, r7, pc}
	...

08001d58 <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(void) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <sensirion_i2c_init+0x50>)
 8001d60:	601a      	str	r2, [r3, #0]
   // hi2c1.Init.ClockSpeed = 100000;
   // hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
    hi2c1.Init.OwnAddress1 = 0;
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d68:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	615a      	str	r2, [r3, #20]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	621a      	str	r2, [r3, #32]
    /* Enable the remapping of Pins 6/7 to 8/9 and the I2C clock before the
     * initialization of the GPIO Pins in HAL_I2C_Init(). This is a fix of the
     * code generated by CubeMX v4.16.0 */
   // __HAL_AFIO_REMAP_I2C1_ENABLE();
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <sensirion_i2c_init+0x54>)
 8001d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <sensirion_i2c_init+0x54>)
 8001d8c:	2180      	movs	r1, #128	; 0x80
 8001d8e:	0389      	lsls	r1, r1, #14
 8001d90:	430a      	orrs	r2, r1
 8001d92:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_I2C_Init(&hi2c1);
 8001d94:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <sensirion_i2c_init+0x4c>)
 8001d96:	0018      	movs	r0, r3
 8001d98:	f000 fdc4 	bl	8002924 <HAL_I2C_Init>
}
 8001d9c:	46c0      	nop			; (mov r8, r8)
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	20000210 	.word	0x20000210
 8001da8:	40005400 	.word	0x40005400
 8001dac:	40021000 	.word	0x40021000

08001db0 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	6039      	str	r1, [r7, #0]
 8001db8:	0011      	movs	r1, r2
 8001dba:	1dfb      	adds	r3, r7, #7
 8001dbc:	1c02      	adds	r2, r0, #0
 8001dbe:	701a      	strb	r2, [r3, #0]
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	1c0a      	adds	r2, r1, #0
 8001dc4:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1),
 8001dc6:	1dfb      	adds	r3, r7, #7
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	18db      	adds	r3, r3, r3
 8001dce:	b299      	uxth	r1, r3
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4805      	ldr	r0, [pc, #20]	; (8001dec <sensirion_i2c_read+0x3c>)
 8001dd8:	2464      	movs	r4, #100	; 0x64
 8001dda:	9400      	str	r4, [sp, #0]
 8001ddc:	f000 ff40 	bl	8002c60 <HAL_I2C_Master_Receive>
 8001de0:	0003      	movs	r3, r0
 8001de2:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 8001de4:	0018      	movs	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b003      	add	sp, #12
 8001dea:	bd90      	pop	{r4, r7, pc}
 8001dec:	20000210 	.word	0x20000210

08001df0 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af02      	add	r7, sp, #8
 8001df6:	6039      	str	r1, [r7, #0]
 8001df8:	0011      	movs	r1, r2
 8001dfa:	1dfb      	adds	r3, r7, #7
 8001dfc:	1c02      	adds	r2, r0, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	1c0a      	adds	r2, r1, #0
 8001e04:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1),
 8001e06:	1dfb      	adds	r3, r7, #7
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	18db      	adds	r3, r3, r3
 8001e0e:	b299      	uxth	r1, r3
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	4805      	ldr	r0, [pc, #20]	; (8001e2c <sensirion_i2c_write+0x3c>)
 8001e18:	2464      	movs	r4, #100	; 0x64
 8001e1a:	9400      	str	r4, [sp, #0]
 8001e1c:	f000 fe18 	bl	8002a50 <HAL_I2C_Master_Transmit>
 8001e20:	0003      	movs	r3, r0
 8001e22:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 8001e24:	0018      	movs	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b003      	add	sp, #12
 8001e2a:	bd90      	pop	{r4, r7, pc}
 8001e2c:	20000210 	.word	0x20000210

08001e30 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	22fa      	movs	r2, #250	; 0xfa
 8001e3c:	0091      	lsls	r1, r2, #2
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f7fe f974 	bl	800012c <__udivsi3>
 8001e44:	0003      	movs	r3, r0
 8001e46:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	22fa      	movs	r2, #250	; 0xfa
 8001e4c:	0091      	lsls	r1, r2, #2
 8001e4e:	0018      	movs	r0, r3
 8001e50:	f7fe f9f2 	bl	8000238 <__aeabi_uidivmod>
 8001e54:	1e0b      	subs	r3, r1, #0
 8001e56:	d002      	beq.n	8001e5e <sensirion_sleep_usec+0x2e>
        msec++;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 8001e5e:	f000 fafd 	bl	800245c <HAL_GetHalVersion>
 8001e62:	0003      	movs	r3, r0
 8001e64:	4a06      	ldr	r2, [pc, #24]	; (8001e80 <sensirion_sleep_usec+0x50>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d802      	bhi.n	8001e70 <sensirion_sleep_usec+0x40>
        msec++;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	0018      	movs	r0, r3
 8001e74:	f000 face 	bl	8002414 <HAL_Delay>
}
 8001e78:	46c0      	nop			; (mov r8, r8)
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b004      	add	sp, #16
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	010100ff 	.word	0x010100ff

08001e84 <sht3x_measure_blocking_read>:
static const uint16_t SHT3X_CMD_WRITE_LOALRT_LIM_SET = 0x6100;

static uint16_t sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;

int16_t sht3x_measure_blocking_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                                    int32_t* humidity) {
 8001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	250f      	movs	r5, #15
 8001e90:	197b      	adds	r3, r7, r5
 8001e92:	1c02      	adds	r2, r0, #0
 8001e94:	701a      	strb	r2, [r3, #0]
    int16_t ret = sht3x_measure(addr);
 8001e96:	2616      	movs	r6, #22
 8001e98:	19bc      	adds	r4, r7, r6
 8001e9a:	197b      	adds	r3, r7, r5
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 f820 	bl	8001ee4 <sht3x_measure>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	8023      	strh	r3, [r4, #0]
    if (ret == STATUS_OK) {
 8001ea8:	19bb      	adds	r3, r7, r6
 8001eaa:	2200      	movs	r2, #0
 8001eac:	5e9b      	ldrsh	r3, [r3, r2]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10d      	bne.n	8001ece <sht3x_measure_blocking_read+0x4a>
#if !defined(USE_SENSIRION_CLOCK_STRETCHING) || !USE_SENSIRION_CLOCK_STRETCHING
        sensirion_sleep_usec(SHT3X_MEASUREMENT_DURATION_USEC);
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <sht3x_measure_blocking_read+0x5c>)
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f7ff ffbb 	bl	8001e30 <sensirion_sleep_usec>
#endif /* USE_SENSIRION_CLOCK_STRETCHING */
        ret = sht3x_read(addr, temperature, humidity);
 8001eba:	19bc      	adds	r4, r7, r6
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	68b9      	ldr	r1, [r7, #8]
 8001ec0:	197b      	adds	r3, r7, r5
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f000 f823 	bl	8001f10 <sht3x_read>
 8001eca:	0003      	movs	r3, r0
 8001ecc:	8023      	strh	r3, [r4, #0]
    }
    return ret;
 8001ece:	2316      	movs	r3, #22
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	b007      	add	sp, #28
 8001edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	00003a98 	.word	0x00003a98

08001ee4 <sht3x_measure>:

int16_t sht3x_measure(sht3x_i2c_addr_t addr) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	0002      	movs	r2, r0
 8001eec:	1dfb      	adds	r3, r7, #7
 8001eee:	701a      	strb	r2, [r3, #0]
    return sensirion_i2c_write_cmd(addr, sht3x_cmd_measure);
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <sht3x_measure+0x28>)
 8001ef2:	881a      	ldrh	r2, [r3, #0]
 8001ef4:	1dfb      	adds	r3, r7, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	0011      	movs	r1, r2
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7ff ff0d 	bl	8001d1a <sensirion_i2c_write_cmd>
 8001f00:	0003      	movs	r3, r0
}
 8001f02:	0018      	movs	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b002      	add	sp, #8
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	20000180 	.word	0x20000180

08001f10 <sht3x_read>:

int16_t sht3x_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                   int32_t* humidity) {
 8001f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
 8001f1a:	260f      	movs	r6, #15
 8001f1c:	19bb      	adds	r3, r7, r6
 8001f1e:	1c02      	adds	r2, r0, #0
 8001f20:	701a      	strb	r2, [r3, #0]
    uint16_t words[2];
    int16_t ret =
        sensirion_i2c_read_words(addr, words, SENSIRION_NUM_WORDS(words));
 8001f22:	2316      	movs	r3, #22
 8001f24:	18fc      	adds	r4, r7, r3
 8001f26:	2510      	movs	r5, #16
 8001f28:	1979      	adds	r1, r7, r5
 8001f2a:	19bb      	adds	r3, r7, r6
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	0018      	movs	r0, r3
 8001f32:	f7ff fea3 	bl	8001c7c <sensirion_i2c_read_words>
 8001f36:	0003      	movs	r3, r0
 8001f38:	8023      	strh	r3, [r4, #0]
    /**
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra: Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = * 100 * S_RH / 2^16
     */
    tick_to_temperature(words[0], temperature);
 8001f3a:	197b      	adds	r3, r7, r5
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	0011      	movs	r1, r2
 8001f42:	0018      	movs	r0, r3
 8001f44:	f000 f810 	bl	8001f68 <tick_to_temperature>
    tick_to_humidity(words[1], humidity);
 8001f48:	197b      	adds	r3, r7, r5
 8001f4a:	885b      	ldrh	r3, [r3, #2]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	0011      	movs	r1, r2
 8001f50:	0018      	movs	r0, r3
 8001f52:	f000 f821 	bl	8001f98 <tick_to_humidity>

    return ret;
 8001f56:	2316      	movs	r3, #22
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001f5e:	0018      	movs	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b007      	add	sp, #28
 8001f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001f68 <tick_to_temperature>:
    tick_to_temperature(rawT, temperature);

    return ret;
}

void tick_to_temperature(uint16_t tick, int32_t* temperature) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	0002      	movs	r2, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	1dbb      	adds	r3, r7, #6
 8001f74:	801a      	strh	r2, [r3, #0]
    *temperature = ((21875 * (int32_t)tick) >> 13) - 45000;
 8001f76:	1dbb      	adds	r3, r7, #6
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <tick_to_temperature+0x28>)
 8001f7c:	4353      	muls	r3, r2
 8001f7e:	135b      	asrs	r3, r3, #13
 8001f80:	4a04      	ldr	r2, [pc, #16]	; (8001f94 <tick_to_temperature+0x2c>)
 8001f82:	189a      	adds	r2, r3, r2
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	601a      	str	r2, [r3, #0]
}
 8001f88:	46c0      	nop			; (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b002      	add	sp, #8
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	00005573 	.word	0x00005573
 8001f94:	ffff5038 	.word	0xffff5038

08001f98 <tick_to_humidity>:

void tick_to_humidity(uint16_t tick, int32_t* humidity) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	1dbb      	adds	r3, r7, #6
 8001fa4:	801a      	strh	r2, [r3, #0]
    *humidity = ((12500 * (int32_t)tick) >> 13);
 8001fa6:	1dbb      	adds	r3, r7, #6
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	4a04      	ldr	r2, [pc, #16]	; (8001fbc <tick_to_humidity+0x24>)
 8001fac:	4353      	muls	r3, r2
 8001fae:	135a      	asrs	r2, r3, #13
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	601a      	str	r2, [r3, #0]
}
 8001fb4:	46c0      	nop			; (mov r8, r8)
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b002      	add	sp, #8
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	000030d4 	.word	0x000030d4

08001fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <HAL_MspInit+0x24>)
 8001fc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <HAL_MspInit+0x24>)
 8001fca:	2101      	movs	r1, #1
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fd0:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <HAL_MspInit+0x24>)
 8001fd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fd4:	4b03      	ldr	r3, [pc, #12]	; (8001fe4 <HAL_MspInit+0x24>)
 8001fd6:	2180      	movs	r1, #128	; 0x80
 8001fd8:	0549      	lsls	r1, r1, #21
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fe8:	b590      	push	{r4, r7, lr}
 8001fea:	b089      	sub	sp, #36	; 0x24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	240c      	movs	r4, #12
 8001ff2:	193b      	adds	r3, r7, r4
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	2314      	movs	r3, #20
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	f002 fddf 	bl	8004bbe <memset>
  if(hi2c->Instance==I2C1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a17      	ldr	r2, [pc, #92]	; (8002064 <HAL_I2C_MspInit+0x7c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d128      	bne.n	800205c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800200a:	4b17      	ldr	r3, [pc, #92]	; (8002068 <HAL_I2C_MspInit+0x80>)
 800200c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800200e:	4b16      	ldr	r3, [pc, #88]	; (8002068 <HAL_I2C_MspInit+0x80>)
 8002010:	2102      	movs	r1, #2
 8002012:	430a      	orrs	r2, r1
 8002014:	62da      	str	r2, [r3, #44]	; 0x2c
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <HAL_I2C_MspInit+0x80>)
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	2202      	movs	r2, #2
 800201c:	4013      	ands	r3, r2
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002022:	0021      	movs	r1, r4
 8002024:	187b      	adds	r3, r7, r1
 8002026:	22c0      	movs	r2, #192	; 0xc0
 8002028:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800202a:	187b      	adds	r3, r7, r1
 800202c:	2212      	movs	r2, #18
 800202e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	187b      	adds	r3, r7, r1
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002036:	187b      	adds	r3, r7, r1
 8002038:	2203      	movs	r2, #3
 800203a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800203c:	187b      	adds	r3, r7, r1
 800203e:	2201      	movs	r2, #1
 8002040:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002042:	187b      	adds	r3, r7, r1
 8002044:	4a09      	ldr	r2, [pc, #36]	; (800206c <HAL_I2C_MspInit+0x84>)
 8002046:	0019      	movs	r1, r3
 8002048:	0010      	movs	r0, r2
 800204a:	f000 fac3 	bl	80025d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_I2C_MspInit+0x80>)
 8002050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002052:	4b05      	ldr	r3, [pc, #20]	; (8002068 <HAL_I2C_MspInit+0x80>)
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0389      	lsls	r1, r1, #14
 8002058:	430a      	orrs	r2, r1
 800205a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800205c:	46c0      	nop			; (mov r8, r8)
 800205e:	46bd      	mov	sp, r7
 8002060:	b009      	add	sp, #36	; 0x24
 8002062:	bd90      	pop	{r4, r7, pc}
 8002064:	40005400 	.word	0x40005400
 8002068:	40021000 	.word	0x40021000
 800206c:	50000400 	.word	0x50000400

08002070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b08b      	sub	sp, #44	; 0x2c
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	2414      	movs	r4, #20
 800207a:	193b      	adds	r3, r7, r4
 800207c:	0018      	movs	r0, r3
 800207e:	2314      	movs	r3, #20
 8002080:	001a      	movs	r2, r3
 8002082:	2100      	movs	r1, #0
 8002084:	f002 fd9b 	bl	8004bbe <memset>
  if(huart->Instance==LPUART1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a28      	ldr	r2, [pc, #160]	; (8002130 <HAL_UART_MspInit+0xc0>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d14a      	bne.n	8002128 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002092:	4b28      	ldr	r3, [pc, #160]	; (8002134 <HAL_UART_MspInit+0xc4>)
 8002094:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002096:	4b27      	ldr	r3, [pc, #156]	; (8002134 <HAL_UART_MspInit+0xc4>)
 8002098:	2180      	movs	r1, #128	; 0x80
 800209a:	02c9      	lsls	r1, r1, #11
 800209c:	430a      	orrs	r2, r1
 800209e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a0:	4b24      	ldr	r3, [pc, #144]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a4:	4b23      	ldr	r3, [pc, #140]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020a6:	2104      	movs	r1, #4
 80020a8:	430a      	orrs	r2, r1
 80020aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ac:	4b21      	ldr	r3, [pc, #132]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	2204      	movs	r2, #4
 80020b2:	4013      	ands	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
 80020b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b8:	4b1e      	ldr	r3, [pc, #120]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020bc:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020be:	2102      	movs	r1, #2
 80020c0:	430a      	orrs	r2, r1
 80020c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80020c4:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <HAL_UART_MspInit+0xc4>)
 80020c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c8:	2202      	movs	r2, #2
 80020ca:	4013      	ands	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020d0:	193b      	adds	r3, r7, r4
 80020d2:	2201      	movs	r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	193b      	adds	r3, r7, r4
 80020d8:	2202      	movs	r2, #2
 80020da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	193b      	adds	r3, r7, r4
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	2203      	movs	r2, #3
 80020e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80020e8:	193b      	adds	r3, r7, r4
 80020ea:	2206      	movs	r2, #6
 80020ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ee:	193b      	adds	r3, r7, r4
 80020f0:	4a11      	ldr	r2, [pc, #68]	; (8002138 <HAL_UART_MspInit+0xc8>)
 80020f2:	0019      	movs	r1, r3
 80020f4:	0010      	movs	r0, r2
 80020f6:	f000 fa6d 	bl	80025d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020fa:	0021      	movs	r1, r4
 80020fc:	187b      	adds	r3, r7, r1
 80020fe:	2280      	movs	r2, #128	; 0x80
 8002100:	00d2      	lsls	r2, r2, #3
 8002102:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	187b      	adds	r3, r7, r1
 8002106:	2202      	movs	r2, #2
 8002108:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	187b      	adds	r3, r7, r1
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002110:	187b      	adds	r3, r7, r1
 8002112:	2203      	movs	r2, #3
 8002114:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8002116:	187b      	adds	r3, r7, r1
 8002118:	2206      	movs	r2, #6
 800211a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211c:	187b      	adds	r3, r7, r1
 800211e:	4a07      	ldr	r2, [pc, #28]	; (800213c <HAL_UART_MspInit+0xcc>)
 8002120:	0019      	movs	r1, r3
 8002122:	0010      	movs	r0, r2
 8002124:	f000 fa56 	bl	80025d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002128:	46c0      	nop			; (mov r8, r8)
 800212a:	46bd      	mov	sp, r7
 800212c:	b00b      	add	sp, #44	; 0x2c
 800212e:	bd90      	pop	{r4, r7, pc}
 8002130:	40004800 	.word	0x40004800
 8002134:	40021000 	.word	0x40021000
 8002138:	50000800 	.word	0x50000800
 800213c:	50000400 	.word	0x50000400

08002140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002144:	e7fe      	b.n	8002144 <NMI_Handler+0x4>

08002146 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800214a:	e7fe      	b.n	800214a <HardFault_Handler+0x4>

0800214c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002150:	46c0      	nop			; (mov r8, r8)
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800215a:	46c0      	nop			; (mov r8, r8)
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002164:	f000 f93a 	bl	80023dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002168:	46c0      	nop			; (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	60f8      	str	r0, [r7, #12]
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	e00a      	b.n	8002196 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002180:	e000      	b.n	8002184 <_read+0x16>
 8002182:	bf00      	nop
 8002184:	0001      	movs	r1, r0
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	1c5a      	adds	r2, r3, #1
 800218a:	60ba      	str	r2, [r7, #8]
 800218c:	b2ca      	uxtb	r2, r1
 800218e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	3301      	adds	r3, #1
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	429a      	cmp	r2, r3
 800219c:	dbf0      	blt.n	8002180 <_read+0x12>
	}

return len;
 800219e:	687b      	ldr	r3, [r7, #4]
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b006      	add	sp, #24
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	e009      	b.n	80021ce <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	1c5a      	adds	r2, r3, #1
 80021be:	60ba      	str	r2, [r7, #8]
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	0018      	movs	r0, r3
 80021c4:	e000      	b.n	80021c8 <_write+0x20>
 80021c6:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	3301      	adds	r3, #1
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	dbf1      	blt.n	80021ba <_write+0x12>
	}
	return len;
 80021d6:	687b      	ldr	r3, [r7, #4]
}
 80021d8:	0018      	movs	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	b006      	add	sp, #24
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_close>:

int _close(int file)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
	return -1;
 80021e8:	2301      	movs	r3, #1
 80021ea:	425b      	negs	r3, r3
}
 80021ec:	0018      	movs	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b002      	add	sp, #8
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2280      	movs	r2, #128	; 0x80
 8002202:	0192      	lsls	r2, r2, #6
 8002204:	605a      	str	r2, [r3, #4]
	return 0;
 8002206:	2300      	movs	r3, #0
}
 8002208:	0018      	movs	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	b002      	add	sp, #8
 800220e:	bd80      	pop	{r7, pc}

08002210 <_isatty>:

int _isatty(int file)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	return 1;
 8002218:	2301      	movs	r3, #1
}
 800221a:	0018      	movs	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	b002      	add	sp, #8
 8002220:	bd80      	pop	{r7, pc}

08002222 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b084      	sub	sp, #16
 8002226:	af00      	add	r7, sp, #0
 8002228:	60f8      	str	r0, [r7, #12]
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607a      	str	r2, [r7, #4]
	return 0;
 800222e:	2300      	movs	r3, #0
}
 8002230:	0018      	movs	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	b004      	add	sp, #16
 8002236:	bd80      	pop	{r7, pc}

08002238 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002240:	4a14      	ldr	r2, [pc, #80]	; (8002294 <_sbrk+0x5c>)
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <_sbrk+0x60>)
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <_sbrk+0x64>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d102      	bne.n	800225a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <_sbrk+0x64>)
 8002256:	4a12      	ldr	r2, [pc, #72]	; (80022a0 <_sbrk+0x68>)
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800225a:	4b10      	ldr	r3, [pc, #64]	; (800229c <_sbrk+0x64>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	18d3      	adds	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	429a      	cmp	r2, r3
 8002266:	d207      	bcs.n	8002278 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002268:	f002 fc76 	bl	8004b58 <__errno>
 800226c:	0003      	movs	r3, r0
 800226e:	220c      	movs	r2, #12
 8002270:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002272:	2301      	movs	r3, #1
 8002274:	425b      	negs	r3, r3
 8002276:	e009      	b.n	800228c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <_sbrk+0x64>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800227e:	4b07      	ldr	r3, [pc, #28]	; (800229c <_sbrk+0x64>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	18d2      	adds	r2, r2, r3
 8002286:	4b05      	ldr	r3, [pc, #20]	; (800229c <_sbrk+0x64>)
 8002288:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800228a:	68fb      	ldr	r3, [r7, #12]
}
 800228c:	0018      	movs	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	b006      	add	sp, #24
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20002000 	.word	0x20002000
 8002298:	00000400 	.word	0x00000400
 800229c:	2000025c 	.word	0x2000025c
 80022a0:	20000358 	.word	0x20000358

080022a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a8:	46c0      	nop			; (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80022b0:	4813      	ldr	r0, [pc, #76]	; (8002300 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80022b2:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80022b4:	4813      	ldr	r0, [pc, #76]	; (8002304 <LoopForever+0x6>)
    LDR R1, [R0]
 80022b6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80022b8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80022ba:	4a13      	ldr	r2, [pc, #76]	; (8002308 <LoopForever+0xa>)
    CMP R1, R2
 80022bc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80022be:	d105      	bne.n	80022cc <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80022c0:	4812      	ldr	r0, [pc, #72]	; (800230c <LoopForever+0xe>)
    LDR R1,=0x00000001
 80022c2:	4913      	ldr	r1, [pc, #76]	; (8002310 <LoopForever+0x12>)
    STR R1, [R0]
 80022c4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80022c6:	4813      	ldr	r0, [pc, #76]	; (8002314 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80022c8:	4913      	ldr	r1, [pc, #76]	; (8002318 <LoopForever+0x1a>)
    STR R1, [R0]
 80022ca:	6001      	str	r1, [r0, #0]

080022cc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022cc:	4813      	ldr	r0, [pc, #76]	; (800231c <LoopForever+0x1e>)
  ldr r1, =_edata
 80022ce:	4914      	ldr	r1, [pc, #80]	; (8002320 <LoopForever+0x22>)
  ldr r2, =_sidata
 80022d0:	4a14      	ldr	r2, [pc, #80]	; (8002324 <LoopForever+0x26>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d4:	e002      	b.n	80022dc <LoopCopyDataInit>

080022d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022da:	3304      	adds	r3, #4

080022dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e0:	d3f9      	bcc.n	80022d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022e2:	4a11      	ldr	r2, [pc, #68]	; (8002328 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80022e4:	4c11      	ldr	r4, [pc, #68]	; (800232c <LoopForever+0x2e>)
  movs r3, #0
 80022e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e8:	e001      	b.n	80022ee <LoopFillZerobss>

080022ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022ec:	3204      	adds	r2, #4

080022ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f0:	d3fb      	bcc.n	80022ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80022f2:	f7ff ffd7 	bl	80022a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022f6:	f002 fc35 	bl	8004b64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022fa:	f7fe ffbf 	bl	800127c <main>

080022fe <LoopForever>:

LoopForever:
    b LoopForever
 80022fe:	e7fe      	b.n	80022fe <LoopForever>
   ldr   r0, =_estack
 8002300:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8002304:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8002308:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800230c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8002310:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002314:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002318:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002324:	08005ea0 	.word	0x08005ea0
  ldr r2, =_sbss
 8002328:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800232c:	20000358 	.word	0x20000358

08002330 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC1_IRQHandler>
	...

08002334 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800233a:	1dfb      	adds	r3, r7, #7
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_Init+0x3c>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_Init+0x3c>)
 8002346:	2140      	movs	r1, #64	; 0x40
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800234c:	2003      	movs	r0, #3
 800234e:	f000 f811 	bl	8002374 <HAL_InitTick>
 8002352:	1e03      	subs	r3, r0, #0
 8002354:	d003      	beq.n	800235e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002356:	1dfb      	adds	r3, r7, #7
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
 800235c:	e001      	b.n	8002362 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800235e:	f7ff fe2f 	bl	8001fc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002362:	1dfb      	adds	r3, r7, #7
 8002364:	781b      	ldrb	r3, [r3, #0]
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b002      	add	sp, #8
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40022000 	.word	0x40022000

08002374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002374:	b590      	push	{r4, r7, lr}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <HAL_InitTick+0x5c>)
 800237e:	681c      	ldr	r4, [r3, #0]
 8002380:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <HAL_InitTick+0x60>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	0019      	movs	r1, r3
 8002386:	23fa      	movs	r3, #250	; 0xfa
 8002388:	0098      	lsls	r0, r3, #2
 800238a:	f7fd fecf 	bl	800012c <__udivsi3>
 800238e:	0003      	movs	r3, r0
 8002390:	0019      	movs	r1, r3
 8002392:	0020      	movs	r0, r4
 8002394:	f7fd feca 	bl	800012c <__udivsi3>
 8002398:	0003      	movs	r3, r0
 800239a:	0018      	movs	r0, r3
 800239c:	f000 f90d 	bl	80025ba <HAL_SYSTICK_Config>
 80023a0:	1e03      	subs	r3, r0, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e00f      	b.n	80023c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d80b      	bhi.n	80023c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	2301      	movs	r3, #1
 80023b2:	425b      	negs	r3, r3
 80023b4:	2200      	movs	r2, #0
 80023b6:	0018      	movs	r0, r3
 80023b8:	f000 f8ea 	bl	8002590 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_InitTick+0x64>)
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
 80023c4:	e000      	b.n	80023c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
}
 80023c8:	0018      	movs	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b003      	add	sp, #12
 80023ce:	bd90      	pop	{r4, r7, pc}
 80023d0:	20000184 	.word	0x20000184
 80023d4:	2000018c 	.word	0x2000018c
 80023d8:	20000188 	.word	0x20000188

080023dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_IncTick+0x1c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	001a      	movs	r2, r3
 80023e6:	4b05      	ldr	r3, [pc, #20]	; (80023fc <HAL_IncTick+0x20>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	18d2      	adds	r2, r2, r3
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_IncTick+0x20>)
 80023ee:	601a      	str	r2, [r3, #0]
}
 80023f0:	46c0      	nop			; (mov r8, r8)
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	2000018c 	.word	0x2000018c
 80023fc:	20000344 	.word	0x20000344

08002400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  return uwTick;
 8002404:	4b02      	ldr	r3, [pc, #8]	; (8002410 <HAL_GetTick+0x10>)
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	0018      	movs	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	20000344 	.word	0x20000344

08002414 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800241c:	f7ff fff0 	bl	8002400 <HAL_GetTick>
 8002420:	0003      	movs	r3, r0
 8002422:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	3301      	adds	r3, #1
 800242c:	d005      	beq.n	800243a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <HAL_Delay+0x44>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	001a      	movs	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	189b      	adds	r3, r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	f7ff ffe0 	bl	8002400 <HAL_GetTick>
 8002440:	0002      	movs	r2, r0
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	429a      	cmp	r2, r3
 800244a:	d8f7      	bhi.n	800243c <HAL_Delay+0x28>
  {
  }
}
 800244c:	46c0      	nop			; (mov r8, r8)
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	46bd      	mov	sp, r7
 8002452:	b004      	add	sp, #16
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	2000018c 	.word	0x2000018c

0800245c <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 8002460:	4b01      	ldr	r3, [pc, #4]	; (8002468 <HAL_GetHalVersion+0xc>)
}
 8002462:	0018      	movs	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	010a0500 	.word	0x010a0500

0800246c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	0002      	movs	r2, r0
 8002474:	6039      	str	r1, [r7, #0]
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800247a:	1dfb      	adds	r3, r7, #7
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b7f      	cmp	r3, #127	; 0x7f
 8002480:	d828      	bhi.n	80024d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002482:	4a2f      	ldr	r2, [pc, #188]	; (8002540 <__NVIC_SetPriority+0xd4>)
 8002484:	1dfb      	adds	r3, r7, #7
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	b25b      	sxtb	r3, r3
 800248a:	089b      	lsrs	r3, r3, #2
 800248c:	33c0      	adds	r3, #192	; 0xc0
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	589b      	ldr	r3, [r3, r2]
 8002492:	1dfa      	adds	r2, r7, #7
 8002494:	7812      	ldrb	r2, [r2, #0]
 8002496:	0011      	movs	r1, r2
 8002498:	2203      	movs	r2, #3
 800249a:	400a      	ands	r2, r1
 800249c:	00d2      	lsls	r2, r2, #3
 800249e:	21ff      	movs	r1, #255	; 0xff
 80024a0:	4091      	lsls	r1, r2
 80024a2:	000a      	movs	r2, r1
 80024a4:	43d2      	mvns	r2, r2
 80024a6:	401a      	ands	r2, r3
 80024a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	019b      	lsls	r3, r3, #6
 80024ae:	22ff      	movs	r2, #255	; 0xff
 80024b0:	401a      	ands	r2, r3
 80024b2:	1dfb      	adds	r3, r7, #7
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	0018      	movs	r0, r3
 80024b8:	2303      	movs	r3, #3
 80024ba:	4003      	ands	r3, r0
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024c0:	481f      	ldr	r0, [pc, #124]	; (8002540 <__NVIC_SetPriority+0xd4>)
 80024c2:	1dfb      	adds	r3, r7, #7
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	430a      	orrs	r2, r1
 80024cc:	33c0      	adds	r3, #192	; 0xc0
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80024d2:	e031      	b.n	8002538 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024d4:	4a1b      	ldr	r2, [pc, #108]	; (8002544 <__NVIC_SetPriority+0xd8>)
 80024d6:	1dfb      	adds	r3, r7, #7
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	0019      	movs	r1, r3
 80024dc:	230f      	movs	r3, #15
 80024de:	400b      	ands	r3, r1
 80024e0:	3b08      	subs	r3, #8
 80024e2:	089b      	lsrs	r3, r3, #2
 80024e4:	3306      	adds	r3, #6
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	18d3      	adds	r3, r2, r3
 80024ea:	3304      	adds	r3, #4
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	1dfa      	adds	r2, r7, #7
 80024f0:	7812      	ldrb	r2, [r2, #0]
 80024f2:	0011      	movs	r1, r2
 80024f4:	2203      	movs	r2, #3
 80024f6:	400a      	ands	r2, r1
 80024f8:	00d2      	lsls	r2, r2, #3
 80024fa:	21ff      	movs	r1, #255	; 0xff
 80024fc:	4091      	lsls	r1, r2
 80024fe:	000a      	movs	r2, r1
 8002500:	43d2      	mvns	r2, r2
 8002502:	401a      	ands	r2, r3
 8002504:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	019b      	lsls	r3, r3, #6
 800250a:	22ff      	movs	r2, #255	; 0xff
 800250c:	401a      	ands	r2, r3
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	0018      	movs	r0, r3
 8002514:	2303      	movs	r3, #3
 8002516:	4003      	ands	r3, r0
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800251c:	4809      	ldr	r0, [pc, #36]	; (8002544 <__NVIC_SetPriority+0xd8>)
 800251e:	1dfb      	adds	r3, r7, #7
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	001c      	movs	r4, r3
 8002524:	230f      	movs	r3, #15
 8002526:	4023      	ands	r3, r4
 8002528:	3b08      	subs	r3, #8
 800252a:	089b      	lsrs	r3, r3, #2
 800252c:	430a      	orrs	r2, r1
 800252e:	3306      	adds	r3, #6
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	18c3      	adds	r3, r0, r3
 8002534:	3304      	adds	r3, #4
 8002536:	601a      	str	r2, [r3, #0]
}
 8002538:	46c0      	nop			; (mov r8, r8)
 800253a:	46bd      	mov	sp, r7
 800253c:	b003      	add	sp, #12
 800253e:	bd90      	pop	{r4, r7, pc}
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	1e5a      	subs	r2, r3, #1
 8002554:	2380      	movs	r3, #128	; 0x80
 8002556:	045b      	lsls	r3, r3, #17
 8002558:	429a      	cmp	r2, r3
 800255a:	d301      	bcc.n	8002560 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800255c:	2301      	movs	r3, #1
 800255e:	e010      	b.n	8002582 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002560:	4b0a      	ldr	r3, [pc, #40]	; (800258c <SysTick_Config+0x44>)
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	3a01      	subs	r2, #1
 8002566:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002568:	2301      	movs	r3, #1
 800256a:	425b      	negs	r3, r3
 800256c:	2103      	movs	r1, #3
 800256e:	0018      	movs	r0, r3
 8002570:	f7ff ff7c 	bl	800246c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002574:	4b05      	ldr	r3, [pc, #20]	; (800258c <SysTick_Config+0x44>)
 8002576:	2200      	movs	r2, #0
 8002578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800257a:	4b04      	ldr	r3, [pc, #16]	; (800258c <SysTick_Config+0x44>)
 800257c:	2207      	movs	r2, #7
 800257e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002580:	2300      	movs	r3, #0
}
 8002582:	0018      	movs	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	b002      	add	sp, #8
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	e000e010 	.word	0xe000e010

08002590 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	210f      	movs	r1, #15
 800259c:	187b      	adds	r3, r7, r1
 800259e:	1c02      	adds	r2, r0, #0
 80025a0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	187b      	adds	r3, r7, r1
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	b25b      	sxtb	r3, r3
 80025aa:	0011      	movs	r1, r2
 80025ac:	0018      	movs	r0, r3
 80025ae:	f7ff ff5d 	bl	800246c <__NVIC_SetPriority>
}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b004      	add	sp, #16
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f7ff ffbf 	bl	8002548 <SysTick_Config>
 80025ca:	0003      	movs	r3, r0
}
 80025cc:	0018      	movs	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b002      	add	sp, #8
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025de:	2300      	movs	r3, #0
 80025e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80025ea:	e149      	b.n	8002880 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2101      	movs	r1, #1
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4091      	lsls	r1, r2
 80025f6:	000a      	movs	r2, r1
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d100      	bne.n	8002604 <HAL_GPIO_Init+0x30>
 8002602:	e13a      	b.n	800287a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2203      	movs	r2, #3
 800260a:	4013      	ands	r3, r2
 800260c:	2b01      	cmp	r3, #1
 800260e:	d005      	beq.n	800261c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2203      	movs	r2, #3
 8002616:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002618:	2b02      	cmp	r3, #2
 800261a:	d130      	bne.n	800267e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	409a      	lsls	r2, r3
 800262a:	0013      	movs	r3, r2
 800262c:	43da      	mvns	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	409a      	lsls	r2, r3
 800263e:	0013      	movs	r3, r2
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002652:	2201      	movs	r2, #1
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	409a      	lsls	r2, r3
 8002658:	0013      	movs	r3, r2
 800265a:	43da      	mvns	r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	2201      	movs	r2, #1
 800266a:	401a      	ands	r2, r3
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	409a      	lsls	r2, r3
 8002670:	0013      	movs	r3, r2
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2203      	movs	r2, #3
 8002684:	4013      	ands	r3, r2
 8002686:	2b03      	cmp	r3, #3
 8002688:	d017      	beq.n	80026ba <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	2203      	movs	r2, #3
 8002696:	409a      	lsls	r2, r3
 8002698:	0013      	movs	r3, r2
 800269a:	43da      	mvns	r2, r3
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	409a      	lsls	r2, r3
 80026ac:	0013      	movs	r3, r2
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2203      	movs	r2, #3
 80026c0:	4013      	ands	r3, r2
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d123      	bne.n	800270e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	08da      	lsrs	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3208      	adds	r2, #8
 80026ce:	0092      	lsls	r2, r2, #2
 80026d0:	58d3      	ldr	r3, [r2, r3]
 80026d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2207      	movs	r2, #7
 80026d8:	4013      	ands	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	220f      	movs	r2, #15
 80026de:	409a      	lsls	r2, r3
 80026e0:	0013      	movs	r3, r2
 80026e2:	43da      	mvns	r2, r3
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	4013      	ands	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2107      	movs	r1, #7
 80026f2:	400b      	ands	r3, r1
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	409a      	lsls	r2, r3
 80026f8:	0013      	movs	r3, r2
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	08da      	lsrs	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3208      	adds	r2, #8
 8002708:	0092      	lsls	r2, r2, #2
 800270a:	6939      	ldr	r1, [r7, #16]
 800270c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	2203      	movs	r2, #3
 800271a:	409a      	lsls	r2, r3
 800271c:	0013      	movs	r3, r2
 800271e:	43da      	mvns	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2203      	movs	r2, #3
 800272c:	401a      	ands	r2, r3
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	409a      	lsls	r2, r3
 8002734:	0013      	movs	r3, r2
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	23c0      	movs	r3, #192	; 0xc0
 8002748:	029b      	lsls	r3, r3, #10
 800274a:	4013      	ands	r3, r2
 800274c:	d100      	bne.n	8002750 <HAL_GPIO_Init+0x17c>
 800274e:	e094      	b.n	800287a <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002750:	4b51      	ldr	r3, [pc, #324]	; (8002898 <HAL_GPIO_Init+0x2c4>)
 8002752:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002754:	4b50      	ldr	r3, [pc, #320]	; (8002898 <HAL_GPIO_Init+0x2c4>)
 8002756:	2101      	movs	r1, #1
 8002758:	430a      	orrs	r2, r1
 800275a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800275c:	4a4f      	ldr	r2, [pc, #316]	; (800289c <HAL_GPIO_Init+0x2c8>)
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	089b      	lsrs	r3, r3, #2
 8002762:	3302      	adds	r3, #2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	589b      	ldr	r3, [r3, r2]
 8002768:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	2203      	movs	r2, #3
 800276e:	4013      	ands	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	409a      	lsls	r2, r3
 8002776:	0013      	movs	r3, r2
 8002778:	43da      	mvns	r2, r3
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	23a0      	movs	r3, #160	; 0xa0
 8002784:	05db      	lsls	r3, r3, #23
 8002786:	429a      	cmp	r2, r3
 8002788:	d013      	beq.n	80027b2 <HAL_GPIO_Init+0x1de>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a44      	ldr	r2, [pc, #272]	; (80028a0 <HAL_GPIO_Init+0x2cc>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d00d      	beq.n	80027ae <HAL_GPIO_Init+0x1da>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a43      	ldr	r2, [pc, #268]	; (80028a4 <HAL_GPIO_Init+0x2d0>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d007      	beq.n	80027aa <HAL_GPIO_Init+0x1d6>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a42      	ldr	r2, [pc, #264]	; (80028a8 <HAL_GPIO_Init+0x2d4>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d101      	bne.n	80027a6 <HAL_GPIO_Init+0x1d2>
 80027a2:	2305      	movs	r3, #5
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x1e0>
 80027a6:	2306      	movs	r3, #6
 80027a8:	e004      	b.n	80027b4 <HAL_GPIO_Init+0x1e0>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e002      	b.n	80027b4 <HAL_GPIO_Init+0x1e0>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_GPIO_Init+0x1e0>
 80027b2:	2300      	movs	r3, #0
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	2103      	movs	r1, #3
 80027b8:	400a      	ands	r2, r1
 80027ba:	0092      	lsls	r2, r2, #2
 80027bc:	4093      	lsls	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027c4:	4935      	ldr	r1, [pc, #212]	; (800289c <HAL_GPIO_Init+0x2c8>)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027d2:	4b36      	ldr	r3, [pc, #216]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	43da      	mvns	r2, r3
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	4013      	ands	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	2380      	movs	r3, #128	; 0x80
 80027e8:	025b      	lsls	r3, r3, #9
 80027ea:	4013      	ands	r3, r2
 80027ec:	d003      	beq.n	80027f6 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80027f6:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80027fc:	4b2b      	ldr	r3, [pc, #172]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	43da      	mvns	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	029b      	lsls	r3, r3, #10
 8002814:	4013      	ands	r3, r2
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002820:	4b22      	ldr	r3, [pc, #136]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002826:	4b21      	ldr	r3, [pc, #132]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	43da      	mvns	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	4013      	ands	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	035b      	lsls	r3, r3, #13
 800283e:	4013      	ands	r3, r2
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800284a:	4b18      	ldr	r3, [pc, #96]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002850:	4b16      	ldr	r3, [pc, #88]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	43da      	mvns	r2, r3
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	039b      	lsls	r3, r3, #14
 8002868:	4013      	ands	r3, r2
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002874:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_GPIO_Init+0x2d8>)
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3301      	adds	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	40da      	lsrs	r2, r3
 8002888:	1e13      	subs	r3, r2, #0
 800288a:	d000      	beq.n	800288e <HAL_GPIO_Init+0x2ba>
 800288c:	e6ae      	b.n	80025ec <HAL_GPIO_Init+0x18>
  }
}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b006      	add	sp, #24
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40021000 	.word	0x40021000
 800289c:	40010000 	.word	0x40010000
 80028a0:	50000400 	.word	0x50000400
 80028a4:	50000800 	.word	0x50000800
 80028a8:	50001c00 	.word	0x50001c00
 80028ac:	40010400 	.word	0x40010400

080028b0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	000a      	movs	r2, r1
 80028ba:	1cbb      	adds	r3, r7, #2
 80028bc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	1cba      	adds	r2, r7, #2
 80028c4:	8812      	ldrh	r2, [r2, #0]
 80028c6:	4013      	ands	r3, r2
 80028c8:	d004      	beq.n	80028d4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80028ca:	230f      	movs	r3, #15
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	2201      	movs	r2, #1
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	e003      	b.n	80028dc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028d4:	230f      	movs	r3, #15
 80028d6:	18fb      	adds	r3, r7, r3
 80028d8:	2200      	movs	r2, #0
 80028da:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80028dc:	230f      	movs	r3, #15
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	781b      	ldrb	r3, [r3, #0]
}
 80028e2:	0018      	movs	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b004      	add	sp, #16
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	0008      	movs	r0, r1
 80028f4:	0011      	movs	r1, r2
 80028f6:	1cbb      	adds	r3, r7, #2
 80028f8:	1c02      	adds	r2, r0, #0
 80028fa:	801a      	strh	r2, [r3, #0]
 80028fc:	1c7b      	adds	r3, r7, #1
 80028fe:	1c0a      	adds	r2, r1, #0
 8002900:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002902:	1c7b      	adds	r3, r7, #1
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d004      	beq.n	8002914 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800290a:	1cbb      	adds	r3, r7, #2
 800290c:	881a      	ldrh	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002912:	e003      	b.n	800291c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002914:	1cbb      	adds	r3, r7, #2
 8002916:	881a      	ldrh	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800291c:	46c0      	nop			; (mov r8, r8)
 800291e:	46bd      	mov	sp, r7
 8002920:	b002      	add	sp, #8
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e082      	b.n	8002a3c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2241      	movs	r2, #65	; 0x41
 800293a:	5c9b      	ldrb	r3, [r3, r2]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d107      	bne.n	8002952 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2240      	movs	r2, #64	; 0x40
 8002946:	2100      	movs	r1, #0
 8002948:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	0018      	movs	r0, r3
 800294e:	f7ff fb4b 	bl	8001fe8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2241      	movs	r2, #65	; 0x41
 8002956:	2124      	movs	r1, #36	; 0x24
 8002958:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2101      	movs	r1, #1
 8002966:	438a      	bics	r2, r1
 8002968:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4934      	ldr	r1, [pc, #208]	; (8002a44 <HAL_I2C_Init+0x120>)
 8002974:	400a      	ands	r2, r1
 8002976:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4931      	ldr	r1, [pc, #196]	; (8002a48 <HAL_I2C_Init+0x124>)
 8002984:	400a      	ands	r2, r1
 8002986:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d108      	bne.n	80029a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2180      	movs	r1, #128	; 0x80
 800299a:	0209      	lsls	r1, r1, #8
 800299c:	430a      	orrs	r2, r1
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	e007      	b.n	80029b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2184      	movs	r1, #132	; 0x84
 80029ac:	0209      	lsls	r1, r1, #8
 80029ae:	430a      	orrs	r2, r1
 80029b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d104      	bne.n	80029c4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2280      	movs	r2, #128	; 0x80
 80029c0:	0112      	lsls	r2, r2, #4
 80029c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	491f      	ldr	r1, [pc, #124]	; (8002a4c <HAL_I2C_Init+0x128>)
 80029d0:	430a      	orrs	r2, r1
 80029d2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68da      	ldr	r2, [r3, #12]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	491a      	ldr	r1, [pc, #104]	; (8002a48 <HAL_I2C_Init+0x124>)
 80029e0:	400a      	ands	r2, r1
 80029e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69d9      	ldr	r1, [r3, #28]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a1a      	ldr	r2, [r3, #32]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2101      	movs	r1, #1
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2241      	movs	r2, #65	; 0x41
 8002a28:	2120      	movs	r1, #32
 8002a2a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2242      	movs	r2, #66	; 0x42
 8002a36:	2100      	movs	r1, #0
 8002a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b002      	add	sp, #8
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	f0ffffff 	.word	0xf0ffffff
 8002a48:	ffff7fff 	.word	0xffff7fff
 8002a4c:	02008000 	.word	0x02008000

08002a50 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b089      	sub	sp, #36	; 0x24
 8002a54:	af02      	add	r7, sp, #8
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	0008      	movs	r0, r1
 8002a5a:	607a      	str	r2, [r7, #4]
 8002a5c:	0019      	movs	r1, r3
 8002a5e:	230a      	movs	r3, #10
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	1c02      	adds	r2, r0, #0
 8002a64:	801a      	strh	r2, [r3, #0]
 8002a66:	2308      	movs	r3, #8
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	1c0a      	adds	r2, r1, #0
 8002a6c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2241      	movs	r2, #65	; 0x41
 8002a72:	5c9b      	ldrb	r3, [r3, r2]
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b20      	cmp	r3, #32
 8002a78:	d000      	beq.n	8002a7c <HAL_I2C_Master_Transmit+0x2c>
 8002a7a:	e0e7      	b.n	8002c4c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2240      	movs	r2, #64	; 0x40
 8002a80:	5c9b      	ldrb	r3, [r3, r2]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d101      	bne.n	8002a8a <HAL_I2C_Master_Transmit+0x3a>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e0e1      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2240      	movs	r2, #64	; 0x40
 8002a8e:	2101      	movs	r1, #1
 8002a90:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a92:	f7ff fcb5 	bl	8002400 <HAL_GetTick>
 8002a96:	0003      	movs	r3, r0
 8002a98:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a9a:	2380      	movs	r3, #128	; 0x80
 8002a9c:	0219      	lsls	r1, r3, #8
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2319      	movs	r3, #25
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f000 fa04 	bl	8002eb4 <I2C_WaitOnFlagUntilTimeout>
 8002aac:	1e03      	subs	r3, r0, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0cc      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2241      	movs	r2, #65	; 0x41
 8002ab8:	2121      	movs	r1, #33	; 0x21
 8002aba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2242      	movs	r2, #66	; 0x42
 8002ac0:	2110      	movs	r1, #16
 8002ac2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	18ba      	adds	r2, r7, r2
 8002ad6:	8812      	ldrh	r2, [r2, #0]
 8002ad8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2bff      	cmp	r3, #255	; 0xff
 8002ae8:	d911      	bls.n	8002b0e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	22ff      	movs	r2, #255	; 0xff
 8002aee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	2380      	movs	r3, #128	; 0x80
 8002af8:	045c      	lsls	r4, r3, #17
 8002afa:	230a      	movs	r3, #10
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	8819      	ldrh	r1, [r3, #0]
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	4b55      	ldr	r3, [pc, #340]	; (8002c58 <HAL_I2C_Master_Transmit+0x208>)
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	0023      	movs	r3, r4
 8002b08:	f000 fb74 	bl	80031f4 <I2C_TransferConfig>
 8002b0c:	e075      	b.n	8002bfa <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	2380      	movs	r3, #128	; 0x80
 8002b20:	049c      	lsls	r4, r3, #18
 8002b22:	230a      	movs	r3, #10
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	8819      	ldrh	r1, [r3, #0]
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	4b4b      	ldr	r3, [pc, #300]	; (8002c58 <HAL_I2C_Master_Transmit+0x208>)
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	0023      	movs	r3, r4
 8002b30:	f000 fb60 	bl	80031f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002b34:	e061      	b.n	8002bfa <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f000 f9f8 	bl	8002f32 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b42:	1e03      	subs	r3, r0, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e081      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4e:	781a      	ldrb	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	3b01      	subs	r3, #1
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d03a      	beq.n	8002bfa <HAL_I2C_Master_Transmit+0x1aa>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d136      	bne.n	8002bfa <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	0013      	movs	r3, r2
 8002b96:	2200      	movs	r2, #0
 8002b98:	2180      	movs	r1, #128	; 0x80
 8002b9a:	f000 f98b 	bl	8002eb4 <I2C_WaitOnFlagUntilTimeout>
 8002b9e:	1e03      	subs	r3, r0, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e053      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2bff      	cmp	r3, #255	; 0xff
 8002bae:	d911      	bls.n	8002bd4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	22ff      	movs	r2, #255	; 0xff
 8002bb4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	2380      	movs	r3, #128	; 0x80
 8002bbe:	045c      	lsls	r4, r3, #17
 8002bc0:	230a      	movs	r3, #10
 8002bc2:	18fb      	adds	r3, r7, r3
 8002bc4:	8819      	ldrh	r1, [r3, #0]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	2300      	movs	r3, #0
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	0023      	movs	r3, r4
 8002bce:	f000 fb11 	bl	80031f4 <I2C_TransferConfig>
 8002bd2:	e012      	b.n	8002bfa <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	2380      	movs	r3, #128	; 0x80
 8002be6:	049c      	lsls	r4, r3, #18
 8002be8:	230a      	movs	r3, #10
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	8819      	ldrh	r1, [r3, #0]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	0023      	movs	r3, r4
 8002bf6:	f000 fafd 	bl	80031f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d198      	bne.n	8002b36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f000 f9d0 	bl	8002fb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c10:	1e03      	subs	r3, r0, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e01a      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	490c      	ldr	r1, [pc, #48]	; (8002c5c <HAL_I2C_Master_Transmit+0x20c>)
 8002c2c:	400a      	ands	r2, r1
 8002c2e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2241      	movs	r2, #65	; 0x41
 8002c34:	2120      	movs	r1, #32
 8002c36:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2242      	movs	r2, #66	; 0x42
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2240      	movs	r2, #64	; 0x40
 8002c44:	2100      	movs	r1, #0
 8002c46:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	e000      	b.n	8002c4e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002c4c:	2302      	movs	r3, #2
  }
}
 8002c4e:	0018      	movs	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	b007      	add	sp, #28
 8002c54:	bd90      	pop	{r4, r7, pc}
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	80002000 	.word	0x80002000
 8002c5c:	fe00e800 	.word	0xfe00e800

08002c60 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b089      	sub	sp, #36	; 0x24
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	0008      	movs	r0, r1
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	230a      	movs	r3, #10
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	1c02      	adds	r2, r0, #0
 8002c74:	801a      	strh	r2, [r3, #0]
 8002c76:	2308      	movs	r3, #8
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	1c0a      	adds	r2, r1, #0
 8002c7c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2241      	movs	r2, #65	; 0x41
 8002c82:	5c9b      	ldrb	r3, [r3, r2]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	d000      	beq.n	8002c8c <HAL_I2C_Master_Receive+0x2c>
 8002c8a:	e0e8      	b.n	8002e5e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2240      	movs	r2, #64	; 0x40
 8002c90:	5c9b      	ldrb	r3, [r3, r2]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_I2C_Master_Receive+0x3a>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e0e2      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2240      	movs	r2, #64	; 0x40
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ca2:	f7ff fbad 	bl	8002400 <HAL_GetTick>
 8002ca6:	0003      	movs	r3, r0
 8002ca8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	0219      	lsls	r1, r3, #8
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	2319      	movs	r3, #25
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f000 f8fc 	bl	8002eb4 <I2C_WaitOnFlagUntilTimeout>
 8002cbc:	1e03      	subs	r3, r0, #0
 8002cbe:	d001      	beq.n	8002cc4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e0cd      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2241      	movs	r2, #65	; 0x41
 8002cc8:	2122      	movs	r1, #34	; 0x22
 8002cca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2242      	movs	r2, #66	; 0x42
 8002cd0:	2110      	movs	r1, #16
 8002cd2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	18ba      	adds	r2, r7, r2
 8002ce6:	8812      	ldrh	r2, [r2, #0]
 8002ce8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	2bff      	cmp	r3, #255	; 0xff
 8002cf8:	d911      	bls.n	8002d1e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	22ff      	movs	r2, #255	; 0xff
 8002cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	2380      	movs	r3, #128	; 0x80
 8002d08:	045c      	lsls	r4, r3, #17
 8002d0a:	230a      	movs	r3, #10
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	8819      	ldrh	r1, [r3, #0]
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	4b55      	ldr	r3, [pc, #340]	; (8002e68 <HAL_I2C_Master_Receive+0x208>)
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	0023      	movs	r3, r4
 8002d18:	f000 fa6c 	bl	80031f4 <I2C_TransferConfig>
 8002d1c:	e076      	b.n	8002e0c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	2380      	movs	r3, #128	; 0x80
 8002d30:	049c      	lsls	r4, r3, #18
 8002d32:	230a      	movs	r3, #10
 8002d34:	18fb      	adds	r3, r7, r3
 8002d36:	8819      	ldrh	r1, [r3, #0]
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	4b4b      	ldr	r3, [pc, #300]	; (8002e68 <HAL_I2C_Master_Receive+0x208>)
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	0023      	movs	r3, r4
 8002d40:	f000 fa58 	bl	80031f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002d44:	e062      	b.n	8002e0c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 f96b 	bl	8003028 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d52:	1e03      	subs	r3, r0, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e082      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	b2d2      	uxtb	r2, r2
 8002d66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d03a      	beq.n	8002e0c <HAL_I2C_Master_Receive+0x1ac>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d136      	bne.n	8002e0c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	0013      	movs	r3, r2
 8002da8:	2200      	movs	r2, #0
 8002daa:	2180      	movs	r1, #128	; 0x80
 8002dac:	f000 f882 	bl	8002eb4 <I2C_WaitOnFlagUntilTimeout>
 8002db0:	1e03      	subs	r3, r0, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e053      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2bff      	cmp	r3, #255	; 0xff
 8002dc0:	d911      	bls.n	8002de6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	22ff      	movs	r2, #255	; 0xff
 8002dc6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	2380      	movs	r3, #128	; 0x80
 8002dd0:	045c      	lsls	r4, r3, #17
 8002dd2:	230a      	movs	r3, #10
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	8819      	ldrh	r1, [r3, #0]
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	0023      	movs	r3, r4
 8002de0:	f000 fa08 	bl	80031f4 <I2C_TransferConfig>
 8002de4:	e012      	b.n	8002e0c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df4:	b2da      	uxtb	r2, r3
 8002df6:	2380      	movs	r3, #128	; 0x80
 8002df8:	049c      	lsls	r4, r3, #18
 8002dfa:	230a      	movs	r3, #10
 8002dfc:	18fb      	adds	r3, r7, r3
 8002dfe:	8819      	ldrh	r1, [r3, #0]
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	2300      	movs	r3, #0
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	0023      	movs	r3, r4
 8002e08:	f000 f9f4 	bl	80031f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d197      	bne.n	8002d46 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f000 f8c7 	bl	8002fb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e22:	1e03      	subs	r3, r0, #0
 8002e24:	d001      	beq.n	8002e2a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e01a      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	490b      	ldr	r1, [pc, #44]	; (8002e6c <HAL_I2C_Master_Receive+0x20c>)
 8002e3e:	400a      	ands	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2241      	movs	r2, #65	; 0x41
 8002e46:	2120      	movs	r1, #32
 8002e48:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2242      	movs	r2, #66	; 0x42
 8002e4e:	2100      	movs	r1, #0
 8002e50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2240      	movs	r2, #64	; 0x40
 8002e56:	2100      	movs	r1, #0
 8002e58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e000      	b.n	8002e60 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002e5e:	2302      	movs	r3, #2
  }
}
 8002e60:	0018      	movs	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b007      	add	sp, #28
 8002e66:	bd90      	pop	{r4, r7, pc}
 8002e68:	80002400 	.word	0x80002400
 8002e6c:	fe00e800 	.word	0xfe00e800

08002e70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d103      	bne.n	8002e8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	2201      	movs	r2, #1
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d007      	beq.n	8002eac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699a      	ldr	r2, [r3, #24]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	619a      	str	r2, [r3, #24]
  }
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	1dfb      	adds	r3, r7, #7
 8002ec2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ec4:	e021      	b.n	8002f0a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	d01e      	beq.n	8002f0a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ecc:	f7ff fa98 	bl	8002400 <HAL_GetTick>
 8002ed0:	0002      	movs	r2, r0
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d302      	bcc.n	8002ee2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d113      	bne.n	8002f0a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2241      	movs	r2, #65	; 0x41
 8002ef2:	2120      	movs	r1, #32
 8002ef4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2242      	movs	r2, #66	; 0x42
 8002efa:	2100      	movs	r1, #0
 8002efc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2240      	movs	r2, #64	; 0x40
 8002f02:	2100      	movs	r1, #0
 8002f04:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e00f      	b.n	8002f2a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	4013      	ands	r3, r2
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	425a      	negs	r2, r3
 8002f1a:	4153      	adcs	r3, r2
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	001a      	movs	r2, r3
 8002f20:	1dfb      	adds	r3, r7, #7
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d0ce      	beq.n	8002ec6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b004      	add	sp, #16
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b084      	sub	sp, #16
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	60f8      	str	r0, [r7, #12]
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f3e:	e02b      	b.n	8002f98 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	68b9      	ldr	r1, [r7, #8]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	0018      	movs	r0, r3
 8002f48:	f000 f8da 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8002f4c:	1e03      	subs	r3, r0, #0
 8002f4e:	d001      	beq.n	8002f54 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e029      	b.n	8002fa8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	3301      	adds	r3, #1
 8002f58:	d01e      	beq.n	8002f98 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	f7ff fa51 	bl	8002400 <HAL_GetTick>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d302      	bcc.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d113      	bne.n	8002f98 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f74:	2220      	movs	r2, #32
 8002f76:	431a      	orrs	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2241      	movs	r2, #65	; 0x41
 8002f80:	2120      	movs	r1, #32
 8002f82:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2242      	movs	r2, #66	; 0x42
 8002f88:	2100      	movs	r1, #0
 8002f8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2240      	movs	r2, #64	; 0x40
 8002f90:	2100      	movs	r1, #0
 8002f92:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e007      	b.n	8002fa8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d1cc      	bne.n	8002f40 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b004      	add	sp, #16
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fbc:	e028      	b.n	8003010 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	68b9      	ldr	r1, [r7, #8]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 f89b 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8002fca:	1e03      	subs	r3, r0, #0
 8002fcc:	d001      	beq.n	8002fd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e026      	b.n	8003020 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd2:	f7ff fa15 	bl	8002400 <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d302      	bcc.n	8002fe8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d113      	bne.n	8003010 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fec:	2220      	movs	r2, #32
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2241      	movs	r2, #65	; 0x41
 8002ff8:	2120      	movs	r1, #32
 8002ffa:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2242      	movs	r2, #66	; 0x42
 8003000:	2100      	movs	r1, #0
 8003002:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2240      	movs	r2, #64	; 0x40
 8003008:	2100      	movs	r1, #0
 800300a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e007      	b.n	8003020 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	2220      	movs	r2, #32
 8003018:	4013      	ands	r3, r2
 800301a:	2b20      	cmp	r3, #32
 800301c:	d1cf      	bne.n	8002fbe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	0018      	movs	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	b004      	add	sp, #16
 8003026:	bd80      	pop	{r7, pc}

08003028 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003034:	e055      	b.n	80030e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	0018      	movs	r0, r3
 800303e:	f000 f85f 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d001      	beq.n	800304a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e053      	b.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	2220      	movs	r2, #32
 8003052:	4013      	ands	r3, r2
 8003054:	2b20      	cmp	r3, #32
 8003056:	d129      	bne.n	80030ac <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2204      	movs	r2, #4
 8003060:	4013      	ands	r3, r2
 8003062:	2b04      	cmp	r3, #4
 8003064:	d105      	bne.n	8003072 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	e03f      	b.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2220      	movs	r2, #32
 8003078:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	491d      	ldr	r1, [pc, #116]	; (80030fc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003086:	400a      	ands	r2, r1
 8003088:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2241      	movs	r2, #65	; 0x41
 8003094:	2120      	movs	r1, #32
 8003096:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2242      	movs	r2, #66	; 0x42
 800309c:	2100      	movs	r1, #0
 800309e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2240      	movs	r2, #64	; 0x40
 80030a4:	2100      	movs	r1, #0
 80030a6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e022      	b.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ac:	f7ff f9a8 	bl	8002400 <HAL_GetTick>
 80030b0:	0002      	movs	r2, r0
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d302      	bcc.n	80030c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	2220      	movs	r2, #32
 80030c8:	431a      	orrs	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2241      	movs	r2, #65	; 0x41
 80030d2:	2120      	movs	r1, #32
 80030d4:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2240      	movs	r2, #64	; 0x40
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e007      	b.n	80030f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2204      	movs	r2, #4
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d1a2      	bne.n	8003036 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b004      	add	sp, #16
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	fe00e800 	.word	0xfe00e800

08003100 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2210      	movs	r2, #16
 8003114:	4013      	ands	r3, r2
 8003116:	2b10      	cmp	r3, #16
 8003118:	d164      	bne.n	80031e4 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	2380      	movs	r3, #128	; 0x80
 8003122:	049b      	lsls	r3, r3, #18
 8003124:	401a      	ands	r2, r3
 8003126:	2380      	movs	r3, #128	; 0x80
 8003128:	049b      	lsls	r3, r3, #18
 800312a:	429a      	cmp	r2, r3
 800312c:	d02b      	beq.n	8003186 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2180      	movs	r1, #128	; 0x80
 800313a:	01c9      	lsls	r1, r1, #7
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003140:	e021      	b.n	8003186 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	3301      	adds	r3, #1
 8003146:	d01e      	beq.n	8003186 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003148:	f7ff f95a 	bl	8002400 <HAL_GetTick>
 800314c:	0002      	movs	r2, r0
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	429a      	cmp	r2, r3
 8003156:	d302      	bcc.n	800315e <I2C_IsAcknowledgeFailed+0x5e>
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d113      	bne.n	8003186 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	2220      	movs	r2, #32
 8003164:	431a      	orrs	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2241      	movs	r2, #65	; 0x41
 800316e:	2120      	movs	r1, #32
 8003170:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2242      	movs	r2, #66	; 0x42
 8003176:	2100      	movs	r1, #0
 8003178:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2240      	movs	r2, #64	; 0x40
 800317e:	2100      	movs	r1, #0
 8003180:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e02f      	b.n	80031e6 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	2220      	movs	r2, #32
 800318e:	4013      	ands	r3, r2
 8003190:	2b20      	cmp	r3, #32
 8003192:	d1d6      	bne.n	8003142 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2210      	movs	r2, #16
 800319a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2220      	movs	r2, #32
 80031a2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7ff fe62 	bl	8002e70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	490e      	ldr	r1, [pc, #56]	; (80031f0 <I2C_IsAcknowledgeFailed+0xf0>)
 80031b8:	400a      	ands	r2, r1
 80031ba:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c0:	2204      	movs	r2, #4
 80031c2:	431a      	orrs	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2241      	movs	r2, #65	; 0x41
 80031cc:	2120      	movs	r1, #32
 80031ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2242      	movs	r2, #66	; 0x42
 80031d4:	2100      	movs	r1, #0
 80031d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2240      	movs	r2, #64	; 0x40
 80031dc:	2100      	movs	r1, #0
 80031de:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b004      	add	sp, #16
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	fe00e800 	.word	0xfe00e800

080031f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80031f4:	b590      	push	{r4, r7, lr}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	0008      	movs	r0, r1
 80031fe:	0011      	movs	r1, r2
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	240a      	movs	r4, #10
 8003204:	193b      	adds	r3, r7, r4
 8003206:	1c02      	adds	r2, r0, #0
 8003208:	801a      	strh	r2, [r3, #0]
 800320a:	2009      	movs	r0, #9
 800320c:	183b      	adds	r3, r7, r0
 800320e:	1c0a      	adds	r2, r1, #0
 8003210:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	0d51      	lsrs	r1, r2, #21
 800321c:	2280      	movs	r2, #128	; 0x80
 800321e:	00d2      	lsls	r2, r2, #3
 8003220:	400a      	ands	r2, r1
 8003222:	490e      	ldr	r1, [pc, #56]	; (800325c <I2C_TransferConfig+0x68>)
 8003224:	430a      	orrs	r2, r1
 8003226:	43d2      	mvns	r2, r2
 8003228:	401a      	ands	r2, r3
 800322a:	0011      	movs	r1, r2
 800322c:	193b      	adds	r3, r7, r4
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	059b      	lsls	r3, r3, #22
 8003232:	0d9a      	lsrs	r2, r3, #22
 8003234:	183b      	adds	r3, r7, r0
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	0418      	lsls	r0, r3, #16
 800323a:	23ff      	movs	r3, #255	; 0xff
 800323c:	041b      	lsls	r3, r3, #16
 800323e:	4003      	ands	r3, r0
 8003240:	431a      	orrs	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	431a      	orrs	r2, r3
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	431a      	orrs	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	46bd      	mov	sp, r7
 8003256:	b005      	add	sp, #20
 8003258:	bd90      	pop	{r4, r7, pc}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	03ff63ff 	.word	0x03ff63ff

08003260 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2241      	movs	r2, #65	; 0x41
 800326e:	5c9b      	ldrb	r3, [r3, r2]
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b20      	cmp	r3, #32
 8003274:	d138      	bne.n	80032e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2240      	movs	r2, #64	; 0x40
 800327a:	5c9b      	ldrb	r3, [r3, r2]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003280:	2302      	movs	r3, #2
 8003282:	e032      	b.n	80032ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2240      	movs	r2, #64	; 0x40
 8003288:	2101      	movs	r1, #1
 800328a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2241      	movs	r2, #65	; 0x41
 8003290:	2124      	movs	r1, #36	; 0x24
 8003292:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2101      	movs	r1, #1
 80032a0:	438a      	bics	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4911      	ldr	r1, [pc, #68]	; (80032f4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80032b0:	400a      	ands	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6819      	ldr	r1, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2101      	movs	r1, #1
 80032d0:	430a      	orrs	r2, r1
 80032d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2241      	movs	r2, #65	; 0x41
 80032d8:	2120      	movs	r1, #32
 80032da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2240      	movs	r2, #64	; 0x40
 80032e0:	2100      	movs	r1, #0
 80032e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	e000      	b.n	80032ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032e8:	2302      	movs	r3, #2
  }
}
 80032ea:	0018      	movs	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b002      	add	sp, #8
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	ffffefff 	.word	0xffffefff

080032f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2241      	movs	r2, #65	; 0x41
 8003306:	5c9b      	ldrb	r3, [r3, r2]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b20      	cmp	r3, #32
 800330c:	d139      	bne.n	8003382 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2240      	movs	r2, #64	; 0x40
 8003312:	5c9b      	ldrb	r3, [r3, r2]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003318:	2302      	movs	r3, #2
 800331a:	e033      	b.n	8003384 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2240      	movs	r2, #64	; 0x40
 8003320:	2101      	movs	r1, #1
 8003322:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2241      	movs	r2, #65	; 0x41
 8003328:	2124      	movs	r1, #36	; 0x24
 800332a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2101      	movs	r1, #1
 8003338:	438a      	bics	r2, r1
 800333a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a11      	ldr	r2, [pc, #68]	; (800338c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003348:	4013      	ands	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	021b      	lsls	r3, r3, #8
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2101      	movs	r1, #1
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2241      	movs	r2, #65	; 0x41
 8003372:	2120      	movs	r1, #32
 8003374:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2240      	movs	r2, #64	; 0x40
 800337a:	2100      	movs	r1, #0
 800337c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003382:	2302      	movs	r3, #2
  }
}
 8003384:	0018      	movs	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	b004      	add	sp, #16
 800338a:	bd80      	pop	{r7, pc}
 800338c:	fffff0ff 	.word	0xfffff0ff

08003390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003390:	b5b0      	push	{r4, r5, r7, lr}
 8003392:	b08a      	sub	sp, #40	; 0x28
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d102      	bne.n	80033a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	f000 fb6c 	bl	8003a7c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033a4:	4bc8      	ldr	r3, [pc, #800]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	220c      	movs	r2, #12
 80033aa:	4013      	ands	r3, r2
 80033ac:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033ae:	4bc6      	ldr	r3, [pc, #792]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80033b0:	68da      	ldr	r2, [r3, #12]
 80033b2:	2380      	movs	r3, #128	; 0x80
 80033b4:	025b      	lsls	r3, r3, #9
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2201      	movs	r2, #1
 80033c0:	4013      	ands	r3, r2
 80033c2:	d100      	bne.n	80033c6 <HAL_RCC_OscConfig+0x36>
 80033c4:	e07d      	b.n	80034c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d007      	beq.n	80033dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	2b0c      	cmp	r3, #12
 80033d0:	d112      	bne.n	80033f8 <HAL_RCC_OscConfig+0x68>
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	2380      	movs	r3, #128	; 0x80
 80033d6:	025b      	lsls	r3, r3, #9
 80033d8:	429a      	cmp	r2, r3
 80033da:	d10d      	bne.n	80033f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033dc:	4bba      	ldr	r3, [pc, #744]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	2380      	movs	r3, #128	; 0x80
 80033e2:	029b      	lsls	r3, r3, #10
 80033e4:	4013      	ands	r3, r2
 80033e6:	d100      	bne.n	80033ea <HAL_RCC_OscConfig+0x5a>
 80033e8:	e06a      	b.n	80034c0 <HAL_RCC_OscConfig+0x130>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d166      	bne.n	80034c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	f000 fb42 	bl	8003a7c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	025b      	lsls	r3, r3, #9
 8003400:	429a      	cmp	r2, r3
 8003402:	d107      	bne.n	8003414 <HAL_RCC_OscConfig+0x84>
 8003404:	4bb0      	ldr	r3, [pc, #704]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	4baf      	ldr	r3, [pc, #700]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800340a:	2180      	movs	r1, #128	; 0x80
 800340c:	0249      	lsls	r1, r1, #9
 800340e:	430a      	orrs	r2, r1
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	e027      	b.n	8003464 <HAL_RCC_OscConfig+0xd4>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	23a0      	movs	r3, #160	; 0xa0
 800341a:	02db      	lsls	r3, r3, #11
 800341c:	429a      	cmp	r2, r3
 800341e:	d10e      	bne.n	800343e <HAL_RCC_OscConfig+0xae>
 8003420:	4ba9      	ldr	r3, [pc, #676]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4ba8      	ldr	r3, [pc, #672]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	02c9      	lsls	r1, r1, #11
 800342a:	430a      	orrs	r2, r1
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	4ba6      	ldr	r3, [pc, #664]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	4ba5      	ldr	r3, [pc, #660]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003434:	2180      	movs	r1, #128	; 0x80
 8003436:	0249      	lsls	r1, r1, #9
 8003438:	430a      	orrs	r2, r1
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	e012      	b.n	8003464 <HAL_RCC_OscConfig+0xd4>
 800343e:	4ba2      	ldr	r3, [pc, #648]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4ba1      	ldr	r3, [pc, #644]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003444:	49a1      	ldr	r1, [pc, #644]	; (80036cc <HAL_RCC_OscConfig+0x33c>)
 8003446:	400a      	ands	r2, r1
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	4b9f      	ldr	r3, [pc, #636]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	025b      	lsls	r3, r3, #9
 8003452:	4013      	ands	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4b9b      	ldr	r3, [pc, #620]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	4b9a      	ldr	r3, [pc, #616]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800345e:	499c      	ldr	r1, [pc, #624]	; (80036d0 <HAL_RCC_OscConfig+0x340>)
 8003460:	400a      	ands	r2, r1
 8003462:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d014      	beq.n	8003496 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346c:	f7fe ffc8 	bl	8002400 <HAL_GetTick>
 8003470:	0003      	movs	r3, r0
 8003472:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003476:	f7fe ffc3 	bl	8002400 <HAL_GetTick>
 800347a:	0002      	movs	r2, r0
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b64      	cmp	r3, #100	; 0x64
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e2f9      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003488:	4b8f      	ldr	r3, [pc, #572]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	2380      	movs	r3, #128	; 0x80
 800348e:	029b      	lsls	r3, r3, #10
 8003490:	4013      	ands	r3, r2
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0xe6>
 8003494:	e015      	b.n	80034c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003496:	f7fe ffb3 	bl	8002400 <HAL_GetTick>
 800349a:	0003      	movs	r3, r0
 800349c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fe ffae 	bl	8002400 <HAL_GetTick>
 80034a4:	0002      	movs	r2, r0
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	; 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e2e4      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80034b2:	4b85      	ldr	r3, [pc, #532]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	2380      	movs	r3, #128	; 0x80
 80034b8:	029b      	lsls	r3, r3, #10
 80034ba:	4013      	ands	r3, r2
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x110>
 80034be:	e000      	b.n	80034c2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2202      	movs	r2, #2
 80034c8:	4013      	ands	r3, r2
 80034ca:	d100      	bne.n	80034ce <HAL_RCC_OscConfig+0x13e>
 80034cc:	e099      	b.n	8003602 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80034d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d6:	2220      	movs	r2, #32
 80034d8:	4013      	ands	r3, r2
 80034da:	d009      	beq.n	80034f0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80034dc:	4b7a      	ldr	r3, [pc, #488]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	4b79      	ldr	r3, [pc, #484]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80034e2:	2120      	movs	r1, #32
 80034e4:	430a      	orrs	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	2220      	movs	r2, #32
 80034ec:	4393      	bics	r3, r2
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d005      	beq.n	8003502 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	2b0c      	cmp	r3, #12
 80034fa:	d13e      	bne.n	800357a <HAL_RCC_OscConfig+0x1ea>
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d13b      	bne.n	800357a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003502:	4b71      	ldr	r3, [pc, #452]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2204      	movs	r2, #4
 8003508:	4013      	ands	r3, r2
 800350a:	d004      	beq.n	8003516 <HAL_RCC_OscConfig+0x186>
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e2b2      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003516:	4b6c      	ldr	r3, [pc, #432]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4a6e      	ldr	r2, [pc, #440]	; (80036d4 <HAL_RCC_OscConfig+0x344>)
 800351c:	4013      	ands	r3, r2
 800351e:	0019      	movs	r1, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	021a      	lsls	r2, r3, #8
 8003526:	4b68      	ldr	r3, [pc, #416]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003528:	430a      	orrs	r2, r1
 800352a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800352c:	4b66      	ldr	r3, [pc, #408]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2209      	movs	r2, #9
 8003532:	4393      	bics	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	4b64      	ldr	r3, [pc, #400]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800353e:	f000 fbeb 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003542:	0001      	movs	r1, r0
 8003544:	4b60      	ldr	r3, [pc, #384]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	220f      	movs	r2, #15
 800354c:	4013      	ands	r3, r2
 800354e:	4a62      	ldr	r2, [pc, #392]	; (80036d8 <HAL_RCC_OscConfig+0x348>)
 8003550:	5cd3      	ldrb	r3, [r2, r3]
 8003552:	000a      	movs	r2, r1
 8003554:	40da      	lsrs	r2, r3
 8003556:	4b61      	ldr	r3, [pc, #388]	; (80036dc <HAL_RCC_OscConfig+0x34c>)
 8003558:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800355a:	4b61      	ldr	r3, [pc, #388]	; (80036e0 <HAL_RCC_OscConfig+0x350>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2513      	movs	r5, #19
 8003560:	197c      	adds	r4, r7, r5
 8003562:	0018      	movs	r0, r3
 8003564:	f7fe ff06 	bl	8002374 <HAL_InitTick>
 8003568:	0003      	movs	r3, r0
 800356a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800356c:	197b      	adds	r3, r7, r5
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d046      	beq.n	8003602 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8003574:	197b      	adds	r3, r7, r5
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	e280      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357c:	2b00      	cmp	r3, #0
 800357e:	d027      	beq.n	80035d0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003580:	4b51      	ldr	r3, [pc, #324]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2209      	movs	r2, #9
 8003586:	4393      	bics	r3, r2
 8003588:	0019      	movs	r1, r3
 800358a:	4b4f      	ldr	r3, [pc, #316]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800358c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003592:	f7fe ff35 	bl	8002400 <HAL_GetTick>
 8003596:	0003      	movs	r3, r0
 8003598:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800359c:	f7fe ff30 	bl	8002400 <HAL_GetTick>
 80035a0:	0002      	movs	r2, r0
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e266      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035ae:	4b46      	ldr	r3, [pc, #280]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2204      	movs	r2, #4
 80035b4:	4013      	ands	r3, r2
 80035b6:	d0f1      	beq.n	800359c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b8:	4b43      	ldr	r3, [pc, #268]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a45      	ldr	r2, [pc, #276]	; (80036d4 <HAL_RCC_OscConfig+0x344>)
 80035be:	4013      	ands	r3, r2
 80035c0:	0019      	movs	r1, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	021a      	lsls	r2, r3, #8
 80035c8:	4b3f      	ldr	r3, [pc, #252]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035ca:	430a      	orrs	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
 80035ce:	e018      	b.n	8003602 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d0:	4b3d      	ldr	r3, [pc, #244]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	4b3c      	ldr	r3, [pc, #240]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035d6:	2101      	movs	r1, #1
 80035d8:	438a      	bics	r2, r1
 80035da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035dc:	f7fe ff10 	bl	8002400 <HAL_GetTick>
 80035e0:	0003      	movs	r3, r0
 80035e2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035e6:	f7fe ff0b 	bl	8002400 <HAL_GetTick>
 80035ea:	0002      	movs	r2, r0
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e241      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035f8:	4b33      	ldr	r3, [pc, #204]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2204      	movs	r2, #4
 80035fe:	4013      	ands	r3, r2
 8003600:	d1f1      	bne.n	80035e6 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2210      	movs	r2, #16
 8003608:	4013      	ands	r3, r2
 800360a:	d100      	bne.n	800360e <HAL_RCC_OscConfig+0x27e>
 800360c:	e0a1      	b.n	8003752 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d140      	bne.n	8003696 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003614:	4b2c      	ldr	r3, [pc, #176]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	2380      	movs	r3, #128	; 0x80
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4013      	ands	r3, r2
 800361e:	d005      	beq.n	800362c <HAL_RCC_OscConfig+0x29c>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e227      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800362c:	4b26      	ldr	r3, [pc, #152]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	4a2c      	ldr	r2, [pc, #176]	; (80036e4 <HAL_RCC_OscConfig+0x354>)
 8003632:	4013      	ands	r3, r2
 8003634:	0019      	movs	r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1a      	ldr	r2, [r3, #32]
 800363a:	4b23      	ldr	r3, [pc, #140]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 800363c:	430a      	orrs	r2, r1
 800363e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003640:	4b21      	ldr	r3, [pc, #132]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	0a19      	lsrs	r1, r3, #8
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	061a      	lsls	r2, r3, #24
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003650:	430a      	orrs	r2, r1
 8003652:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	0b5b      	lsrs	r3, r3, #13
 800365a:	3301      	adds	r3, #1
 800365c:	2280      	movs	r2, #128	; 0x80
 800365e:	0212      	lsls	r2, r2, #8
 8003660:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003662:	4b19      	ldr	r3, [pc, #100]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	091b      	lsrs	r3, r3, #4
 8003668:	210f      	movs	r1, #15
 800366a:	400b      	ands	r3, r1
 800366c:	491a      	ldr	r1, [pc, #104]	; (80036d8 <HAL_RCC_OscConfig+0x348>)
 800366e:	5ccb      	ldrb	r3, [r1, r3]
 8003670:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003672:	4b1a      	ldr	r3, [pc, #104]	; (80036dc <HAL_RCC_OscConfig+0x34c>)
 8003674:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003676:	4b1a      	ldr	r3, [pc, #104]	; (80036e0 <HAL_RCC_OscConfig+0x350>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2513      	movs	r5, #19
 800367c:	197c      	adds	r4, r7, r5
 800367e:	0018      	movs	r0, r3
 8003680:	f7fe fe78 	bl	8002374 <HAL_InitTick>
 8003684:	0003      	movs	r3, r0
 8003686:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003688:	197b      	adds	r3, r7, r5
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d060      	beq.n	8003752 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8003690:	197b      	adds	r3, r7, r5
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	e1f2      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d03f      	beq.n	800371e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800369e:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4b09      	ldr	r3, [pc, #36]	; (80036c8 <HAL_RCC_OscConfig+0x338>)
 80036a4:	2180      	movs	r1, #128	; 0x80
 80036a6:	0049      	lsls	r1, r1, #1
 80036a8:	430a      	orrs	r2, r1
 80036aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7fe fea8 	bl	8002400 <HAL_GetTick>
 80036b0:	0003      	movs	r3, r0
 80036b2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036b4:	e018      	b.n	80036e8 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036b6:	f7fe fea3 	bl	8002400 <HAL_GetTick>
 80036ba:	0002      	movs	r2, r0
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d911      	bls.n	80036e8 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e1d9      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
 80036c8:	40021000 	.word	0x40021000
 80036cc:	fffeffff 	.word	0xfffeffff
 80036d0:	fffbffff 	.word	0xfffbffff
 80036d4:	ffffe0ff 	.word	0xffffe0ff
 80036d8:	08005d8c 	.word	0x08005d8c
 80036dc:	20000184 	.word	0x20000184
 80036e0:	20000188 	.word	0x20000188
 80036e4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036e8:	4bc9      	ldr	r3, [pc, #804]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2380      	movs	r3, #128	; 0x80
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4013      	ands	r3, r2
 80036f2:	d0e0      	beq.n	80036b6 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036f4:	4bc6      	ldr	r3, [pc, #792]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4ac6      	ldr	r2, [pc, #792]	; (8003a14 <HAL_RCC_OscConfig+0x684>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	0019      	movs	r1, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1a      	ldr	r2, [r3, #32]
 8003702:	4bc3      	ldr	r3, [pc, #780]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003708:	4bc1      	ldr	r3, [pc, #772]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	021b      	lsls	r3, r3, #8
 800370e:	0a19      	lsrs	r1, r3, #8
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	061a      	lsls	r2, r3, #24
 8003716:	4bbe      	ldr	r3, [pc, #760]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003718:	430a      	orrs	r2, r1
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	e019      	b.n	8003752 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800371e:	4bbc      	ldr	r3, [pc, #752]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	4bbb      	ldr	r3, [pc, #748]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003724:	49bc      	ldr	r1, [pc, #752]	; (8003a18 <HAL_RCC_OscConfig+0x688>)
 8003726:	400a      	ands	r2, r1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372a:	f7fe fe69 	bl	8002400 <HAL_GetTick>
 800372e:	0003      	movs	r3, r0
 8003730:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003734:	f7fe fe64 	bl	8002400 <HAL_GetTick>
 8003738:	0002      	movs	r2, r0
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e19a      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003746:	4bb2      	ldr	r3, [pc, #712]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	2380      	movs	r3, #128	; 0x80
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4013      	ands	r3, r2
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2208      	movs	r2, #8
 8003758:	4013      	ands	r3, r2
 800375a:	d036      	beq.n	80037ca <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d019      	beq.n	8003798 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003764:	4baa      	ldr	r3, [pc, #680]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003766:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003768:	4ba9      	ldr	r3, [pc, #676]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800376a:	2101      	movs	r1, #1
 800376c:	430a      	orrs	r2, r1
 800376e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003770:	f7fe fe46 	bl	8002400 <HAL_GetTick>
 8003774:	0003      	movs	r3, r0
 8003776:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003778:	e008      	b.n	800378c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800377a:	f7fe fe41 	bl	8002400 <HAL_GetTick>
 800377e:	0002      	movs	r2, r0
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e177      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800378c:	4ba0      	ldr	r3, [pc, #640]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800378e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003790:	2202      	movs	r2, #2
 8003792:	4013      	ands	r3, r2
 8003794:	d0f1      	beq.n	800377a <HAL_RCC_OscConfig+0x3ea>
 8003796:	e018      	b.n	80037ca <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003798:	4b9d      	ldr	r3, [pc, #628]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800379a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800379c:	4b9c      	ldr	r3, [pc, #624]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800379e:	2101      	movs	r1, #1
 80037a0:	438a      	bics	r2, r1
 80037a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a4:	f7fe fe2c 	bl	8002400 <HAL_GetTick>
 80037a8:	0003      	movs	r3, r0
 80037aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037ac:	e008      	b.n	80037c0 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037ae:	f7fe fe27 	bl	8002400 <HAL_GetTick>
 80037b2:	0002      	movs	r2, r0
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e15d      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037c0:	4b93      	ldr	r3, [pc, #588]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80037c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037c4:	2202      	movs	r2, #2
 80037c6:	4013      	ands	r3, r2
 80037c8:	d1f1      	bne.n	80037ae <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2204      	movs	r2, #4
 80037d0:	4013      	ands	r3, r2
 80037d2:	d100      	bne.n	80037d6 <HAL_RCC_OscConfig+0x446>
 80037d4:	e0ae      	b.n	8003934 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037d6:	2023      	movs	r0, #35	; 0x23
 80037d8:	183b      	adds	r3, r7, r0
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037de:	4b8c      	ldr	r3, [pc, #560]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80037e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	055b      	lsls	r3, r3, #21
 80037e6:	4013      	ands	r3, r2
 80037e8:	d109      	bne.n	80037fe <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ea:	4b89      	ldr	r3, [pc, #548]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80037ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037ee:	4b88      	ldr	r3, [pc, #544]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80037f0:	2180      	movs	r1, #128	; 0x80
 80037f2:	0549      	lsls	r1, r1, #21
 80037f4:	430a      	orrs	r2, r1
 80037f6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80037f8:	183b      	adds	r3, r7, r0
 80037fa:	2201      	movs	r2, #1
 80037fc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fe:	4b87      	ldr	r3, [pc, #540]	; (8003a1c <HAL_RCC_OscConfig+0x68c>)
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	4013      	ands	r3, r2
 8003808:	d11a      	bne.n	8003840 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800380a:	4b84      	ldr	r3, [pc, #528]	; (8003a1c <HAL_RCC_OscConfig+0x68c>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	4b83      	ldr	r3, [pc, #524]	; (8003a1c <HAL_RCC_OscConfig+0x68c>)
 8003810:	2180      	movs	r1, #128	; 0x80
 8003812:	0049      	lsls	r1, r1, #1
 8003814:	430a      	orrs	r2, r1
 8003816:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003818:	f7fe fdf2 	bl	8002400 <HAL_GetTick>
 800381c:	0003      	movs	r3, r0
 800381e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003822:	f7fe fded 	bl	8002400 <HAL_GetTick>
 8003826:	0002      	movs	r2, r0
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b64      	cmp	r3, #100	; 0x64
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e123      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003834:	4b79      	ldr	r3, [pc, #484]	; (8003a1c <HAL_RCC_OscConfig+0x68c>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	4013      	ands	r3, r2
 800383e:	d0f0      	beq.n	8003822 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	2380      	movs	r3, #128	; 0x80
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	429a      	cmp	r2, r3
 800384a:	d107      	bne.n	800385c <HAL_RCC_OscConfig+0x4cc>
 800384c:	4b70      	ldr	r3, [pc, #448]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800384e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003850:	4b6f      	ldr	r3, [pc, #444]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003852:	2180      	movs	r1, #128	; 0x80
 8003854:	0049      	lsls	r1, r1, #1
 8003856:	430a      	orrs	r2, r1
 8003858:	651a      	str	r2, [r3, #80]	; 0x50
 800385a:	e031      	b.n	80038c0 <HAL_RCC_OscConfig+0x530>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10c      	bne.n	800387e <HAL_RCC_OscConfig+0x4ee>
 8003864:	4b6a      	ldr	r3, [pc, #424]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003866:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003868:	4b69      	ldr	r3, [pc, #420]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800386a:	496b      	ldr	r1, [pc, #428]	; (8003a18 <HAL_RCC_OscConfig+0x688>)
 800386c:	400a      	ands	r2, r1
 800386e:	651a      	str	r2, [r3, #80]	; 0x50
 8003870:	4b67      	ldr	r3, [pc, #412]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003872:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003874:	4b66      	ldr	r3, [pc, #408]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003876:	496a      	ldr	r1, [pc, #424]	; (8003a20 <HAL_RCC_OscConfig+0x690>)
 8003878:	400a      	ands	r2, r1
 800387a:	651a      	str	r2, [r3, #80]	; 0x50
 800387c:	e020      	b.n	80038c0 <HAL_RCC_OscConfig+0x530>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	23a0      	movs	r3, #160	; 0xa0
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	429a      	cmp	r2, r3
 8003888:	d10e      	bne.n	80038a8 <HAL_RCC_OscConfig+0x518>
 800388a:	4b61      	ldr	r3, [pc, #388]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800388c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800388e:	4b60      	ldr	r3, [pc, #384]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003890:	2180      	movs	r1, #128	; 0x80
 8003892:	00c9      	lsls	r1, r1, #3
 8003894:	430a      	orrs	r2, r1
 8003896:	651a      	str	r2, [r3, #80]	; 0x50
 8003898:	4b5d      	ldr	r3, [pc, #372]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800389a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800389c:	4b5c      	ldr	r3, [pc, #368]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800389e:	2180      	movs	r1, #128	; 0x80
 80038a0:	0049      	lsls	r1, r1, #1
 80038a2:	430a      	orrs	r2, r1
 80038a4:	651a      	str	r2, [r3, #80]	; 0x50
 80038a6:	e00b      	b.n	80038c0 <HAL_RCC_OscConfig+0x530>
 80038a8:	4b59      	ldr	r3, [pc, #356]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80038aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038ac:	4b58      	ldr	r3, [pc, #352]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80038ae:	495a      	ldr	r1, [pc, #360]	; (8003a18 <HAL_RCC_OscConfig+0x688>)
 80038b0:	400a      	ands	r2, r1
 80038b2:	651a      	str	r2, [r3, #80]	; 0x50
 80038b4:	4b56      	ldr	r3, [pc, #344]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80038b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038b8:	4b55      	ldr	r3, [pc, #340]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80038ba:	4959      	ldr	r1, [pc, #356]	; (8003a20 <HAL_RCC_OscConfig+0x690>)
 80038bc:	400a      	ands	r2, r1
 80038be:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d015      	beq.n	80038f4 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c8:	f7fe fd9a 	bl	8002400 <HAL_GetTick>
 80038cc:	0003      	movs	r3, r0
 80038ce:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038d0:	e009      	b.n	80038e6 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038d2:	f7fe fd95 	bl	8002400 <HAL_GetTick>
 80038d6:	0002      	movs	r2, r0
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	4a51      	ldr	r2, [pc, #324]	; (8003a24 <HAL_RCC_OscConfig+0x694>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e0ca      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038e6:	4b4a      	ldr	r3, [pc, #296]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80038e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4013      	ands	r3, r2
 80038f0:	d0ef      	beq.n	80038d2 <HAL_RCC_OscConfig+0x542>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f4:	f7fe fd84 	bl	8002400 <HAL_GetTick>
 80038f8:	0003      	movs	r3, r0
 80038fa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038fc:	e009      	b.n	8003912 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038fe:	f7fe fd7f 	bl	8002400 <HAL_GetTick>
 8003902:	0002      	movs	r2, r0
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	4a46      	ldr	r2, [pc, #280]	; (8003a24 <HAL_RCC_OscConfig+0x694>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e0b4      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003912:	4b3f      	ldr	r3, [pc, #252]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003914:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4013      	ands	r3, r2
 800391c:	d1ef      	bne.n	80038fe <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800391e:	2323      	movs	r3, #35	; 0x23
 8003920:	18fb      	adds	r3, r7, r3
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d105      	bne.n	8003934 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003928:	4b39      	ldr	r3, [pc, #228]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800392a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800392c:	4b38      	ldr	r3, [pc, #224]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800392e:	493e      	ldr	r1, [pc, #248]	; (8003a28 <HAL_RCC_OscConfig+0x698>)
 8003930:	400a      	ands	r2, r1
 8003932:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	2b00      	cmp	r3, #0
 800393a:	d100      	bne.n	800393e <HAL_RCC_OscConfig+0x5ae>
 800393c:	e09d      	b.n	8003a7a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	2b0c      	cmp	r3, #12
 8003942:	d100      	bne.n	8003946 <HAL_RCC_OscConfig+0x5b6>
 8003944:	e076      	b.n	8003a34 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	2b02      	cmp	r3, #2
 800394c:	d145      	bne.n	80039da <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394e:	4b30      	ldr	r3, [pc, #192]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	4b2f      	ldr	r3, [pc, #188]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003954:	4935      	ldr	r1, [pc, #212]	; (8003a2c <HAL_RCC_OscConfig+0x69c>)
 8003956:	400a      	ands	r2, r1
 8003958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395a:	f7fe fd51 	bl	8002400 <HAL_GetTick>
 800395e:	0003      	movs	r3, r0
 8003960:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003964:	f7fe fd4c 	bl	8002400 <HAL_GetTick>
 8003968:	0002      	movs	r2, r0
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e082      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003976:	4b26      	ldr	r3, [pc, #152]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	2380      	movs	r3, #128	; 0x80
 800397c:	049b      	lsls	r3, r3, #18
 800397e:	4013      	ands	r3, r2
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003982:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	4a2a      	ldr	r2, [pc, #168]	; (8003a30 <HAL_RCC_OscConfig+0x6a0>)
 8003988:	4013      	ands	r3, r2
 800398a:	0019      	movs	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	431a      	orrs	r2, r3
 800399c:	4b1c      	ldr	r3, [pc, #112]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 800399e:	430a      	orrs	r2, r1
 80039a0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a2:	4b1b      	ldr	r3, [pc, #108]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	4b1a      	ldr	r3, [pc, #104]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80039a8:	2180      	movs	r1, #128	; 0x80
 80039aa:	0449      	lsls	r1, r1, #17
 80039ac:	430a      	orrs	r2, r1
 80039ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b0:	f7fe fd26 	bl	8002400 <HAL_GetTick>
 80039b4:	0003      	movs	r3, r0
 80039b6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ba:	f7fe fd21 	bl	8002400 <HAL_GetTick>
 80039be:	0002      	movs	r2, r0
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e057      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80039cc:	4b10      	ldr	r3, [pc, #64]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	2380      	movs	r3, #128	; 0x80
 80039d2:	049b      	lsls	r3, r3, #18
 80039d4:	4013      	ands	r3, r2
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x62a>
 80039d8:	e04f      	b.n	8003a7a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039da:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 80039e0:	4912      	ldr	r1, [pc, #72]	; (8003a2c <HAL_RCC_OscConfig+0x69c>)
 80039e2:	400a      	ands	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e6:	f7fe fd0b 	bl	8002400 <HAL_GetTick>
 80039ea:	0003      	movs	r3, r0
 80039ec:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039f0:	f7fe fd06 	bl	8002400 <HAL_GetTick>
 80039f4:	0002      	movs	r2, r0
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e03c      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a02:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <HAL_RCC_OscConfig+0x680>)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	2380      	movs	r3, #128	; 0x80
 8003a08:	049b      	lsls	r3, r3, #18
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d1f0      	bne.n	80039f0 <HAL_RCC_OscConfig+0x660>
 8003a0e:	e034      	b.n	8003a7a <HAL_RCC_OscConfig+0x6ea>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	ffff1fff 	.word	0xffff1fff
 8003a18:	fffffeff 	.word	0xfffffeff
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	fffffbff 	.word	0xfffffbff
 8003a24:	00001388 	.word	0x00001388
 8003a28:	efffffff 	.word	0xefffffff
 8003a2c:	feffffff 	.word	0xfeffffff
 8003a30:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d101      	bne.n	8003a40 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e01d      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a40:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <HAL_RCC_OscConfig+0x6f4>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	025b      	lsls	r3, r3, #9
 8003a4c:	401a      	ands	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d10f      	bne.n	8003a76 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	23f0      	movs	r3, #240	; 0xf0
 8003a5a:	039b      	lsls	r3, r3, #14
 8003a5c:	401a      	ands	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	23c0      	movs	r3, #192	; 0xc0
 8003a6a:	041b      	lsls	r3, r3, #16
 8003a6c:	401a      	ands	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d001      	beq.n	8003a7a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e000      	b.n	8003a7c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b00a      	add	sp, #40	; 0x28
 8003a82:	bdb0      	pop	{r4, r5, r7, pc}
 8003a84:	40021000 	.word	0x40021000

08003a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a88:	b5b0      	push	{r4, r5, r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e128      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a9c:	4b96      	ldr	r3, [pc, #600]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d91e      	bls.n	8003ae8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aaa:	4b93      	ldr	r3, [pc, #588]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	4393      	bics	r3, r2
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	4b90      	ldr	r3, [pc, #576]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003abc:	f7fe fca0 	bl	8002400 <HAL_GetTick>
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac4:	e009      	b.n	8003ada <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac6:	f7fe fc9b 	bl	8002400 <HAL_GetTick>
 8003aca:	0002      	movs	r2, r0
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	4a8a      	ldr	r2, [pc, #552]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e109      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ada:	4b87      	ldr	r3, [pc, #540]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d1ee      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2202      	movs	r2, #2
 8003aee:	4013      	ands	r3, r2
 8003af0:	d009      	beq.n	8003b06 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003af2:	4b83      	ldr	r3, [pc, #524]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	22f0      	movs	r2, #240	; 0xf0
 8003af8:	4393      	bics	r3, r2
 8003afa:	0019      	movs	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	4b7f      	ldr	r3, [pc, #508]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b02:	430a      	orrs	r2, r1
 8003b04:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d100      	bne.n	8003b12 <HAL_RCC_ClockConfig+0x8a>
 8003b10:	e089      	b.n	8003c26 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d107      	bne.n	8003b2a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b1a:	4b79      	ldr	r3, [pc, #484]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	029b      	lsls	r3, r3, #10
 8003b22:	4013      	ands	r3, r2
 8003b24:	d120      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e0e1      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d107      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b32:	4b73      	ldr	r3, [pc, #460]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	2380      	movs	r3, #128	; 0x80
 8003b38:	049b      	lsls	r3, r3, #18
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d114      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e0d5      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d106      	bne.n	8003b58 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b4a:	4b6d      	ldr	r3, [pc, #436]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2204      	movs	r2, #4
 8003b50:	4013      	ands	r3, r2
 8003b52:	d109      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0ca      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b58:	4b69      	ldr	r3, [pc, #420]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	2380      	movs	r3, #128	; 0x80
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4013      	ands	r3, r2
 8003b62:	d101      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0c2      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b68:	4b65      	ldr	r3, [pc, #404]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	2203      	movs	r2, #3
 8003b6e:	4393      	bics	r3, r2
 8003b70:	0019      	movs	r1, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	4b62      	ldr	r3, [pc, #392]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b7c:	f7fe fc40 	bl	8002400 <HAL_GetTick>
 8003b80:	0003      	movs	r3, r0
 8003b82:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d111      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b8c:	e009      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b8e:	f7fe fc37 	bl	8002400 <HAL_GetTick>
 8003b92:	0002      	movs	r2, r0
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	4a58      	ldr	r2, [pc, #352]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e0a5      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ba2:	4b57      	ldr	r3, [pc, #348]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	220c      	movs	r2, #12
 8003ba8:	4013      	ands	r3, r2
 8003baa:	2b08      	cmp	r3, #8
 8003bac:	d1ef      	bne.n	8003b8e <HAL_RCC_ClockConfig+0x106>
 8003bae:	e03a      	b.n	8003c26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b03      	cmp	r3, #3
 8003bb6:	d111      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb8:	e009      	b.n	8003bce <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bba:	f7fe fc21 	bl	8002400 <HAL_GetTick>
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	4a4d      	ldr	r2, [pc, #308]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e08f      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bce:	4b4c      	ldr	r3, [pc, #304]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	220c      	movs	r2, #12
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b0c      	cmp	r3, #12
 8003bd8:	d1ef      	bne.n	8003bba <HAL_RCC_ClockConfig+0x132>
 8003bda:	e024      	b.n	8003c26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d11b      	bne.n	8003c1c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003be4:	e009      	b.n	8003bfa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be6:	f7fe fc0b 	bl	8002400 <HAL_GetTick>
 8003bea:	0002      	movs	r2, r0
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	4a42      	ldr	r2, [pc, #264]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e079      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bfa:	4b41      	ldr	r3, [pc, #260]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	220c      	movs	r2, #12
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d1ef      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x15e>
 8003c06:	e00e      	b.n	8003c26 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c08:	f7fe fbfa 	bl	8002400 <HAL_GetTick>
 8003c0c:	0002      	movs	r2, r0
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	4a3a      	ldr	r2, [pc, #232]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e068      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c1c:	4b38      	ldr	r3, [pc, #224]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	220c      	movs	r2, #12
 8003c22:	4013      	ands	r3, r2
 8003c24:	d1f0      	bne.n	8003c08 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c26:	4b34      	ldr	r3, [pc, #208]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	683a      	ldr	r2, [r7, #0]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d21e      	bcs.n	8003c72 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c34:	4b30      	ldr	r3, [pc, #192]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	4393      	bics	r3, r2
 8003c3c:	0019      	movs	r1, r3
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c46:	f7fe fbdb 	bl	8002400 <HAL_GetTick>
 8003c4a:	0003      	movs	r3, r0
 8003c4c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c4e:	e009      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c50:	f7fe fbd6 	bl	8002400 <HAL_GetTick>
 8003c54:	0002      	movs	r2, r0
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	4a28      	ldr	r2, [pc, #160]	; (8003cfc <HAL_RCC_ClockConfig+0x274>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e044      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c64:	4b24      	ldr	r3, [pc, #144]	; (8003cf8 <HAL_RCC_ClockConfig+0x270>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d1ee      	bne.n	8003c50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2204      	movs	r2, #4
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d009      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c7c:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	4a20      	ldr	r2, [pc, #128]	; (8003d04 <HAL_RCC_ClockConfig+0x27c>)
 8003c82:	4013      	ands	r3, r2
 8003c84:	0019      	movs	r1, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	4b1d      	ldr	r3, [pc, #116]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2208      	movs	r2, #8
 8003c96:	4013      	ands	r3, r2
 8003c98:	d00a      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c9a:	4b19      	ldr	r3, [pc, #100]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	4a1a      	ldr	r2, [pc, #104]	; (8003d08 <HAL_RCC_ClockConfig+0x280>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	0019      	movs	r1, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	00da      	lsls	r2, r3, #3
 8003caa:	4b15      	ldr	r3, [pc, #84]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003cac:	430a      	orrs	r2, r1
 8003cae:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cb0:	f000 f832 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <HAL_RCC_ClockConfig+0x278>)
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	091b      	lsrs	r3, r3, #4
 8003cbc:	220f      	movs	r2, #15
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	4a12      	ldr	r2, [pc, #72]	; (8003d0c <HAL_RCC_ClockConfig+0x284>)
 8003cc2:	5cd3      	ldrb	r3, [r2, r3]
 8003cc4:	000a      	movs	r2, r1
 8003cc6:	40da      	lsrs	r2, r3
 8003cc8:	4b11      	ldr	r3, [pc, #68]	; (8003d10 <HAL_RCC_ClockConfig+0x288>)
 8003cca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ccc:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <HAL_RCC_ClockConfig+0x28c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	250b      	movs	r5, #11
 8003cd2:	197c      	adds	r4, r7, r5
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	f7fe fb4d 	bl	8002374 <HAL_InitTick>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003cde:	197b      	adds	r3, r7, r5
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003ce6:	197b      	adds	r3, r7, r5
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	e000      	b.n	8003cee <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	0018      	movs	r0, r3
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	b004      	add	sp, #16
 8003cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf6:	46c0      	nop			; (mov r8, r8)
 8003cf8:	40022000 	.word	0x40022000
 8003cfc:	00001388 	.word	0x00001388
 8003d00:	40021000 	.word	0x40021000
 8003d04:	fffff8ff 	.word	0xfffff8ff
 8003d08:	ffffc7ff 	.word	0xffffc7ff
 8003d0c:	08005d8c 	.word	0x08005d8c
 8003d10:	20000184 	.word	0x20000184
 8003d14:	20000188 	.word	0x20000188

08003d18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d18:	b5b0      	push	{r4, r5, r7, lr}
 8003d1a:	b08e      	sub	sp, #56	; 0x38
 8003d1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003d1e:	4b4c      	ldr	r3, [pc, #304]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d26:	230c      	movs	r3, #12
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b0c      	cmp	r3, #12
 8003d2c:	d014      	beq.n	8003d58 <HAL_RCC_GetSysClockFreq+0x40>
 8003d2e:	d900      	bls.n	8003d32 <HAL_RCC_GetSysClockFreq+0x1a>
 8003d30:	e07b      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x112>
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d002      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x24>
 8003d36:	2b08      	cmp	r3, #8
 8003d38:	d00b      	beq.n	8003d52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d3a:	e076      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d3c:	4b44      	ldr	r3, [pc, #272]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2210      	movs	r2, #16
 8003d42:	4013      	ands	r3, r2
 8003d44:	d002      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003d46:	4b43      	ldr	r3, [pc, #268]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003d48:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003d4a:	e07c      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003d4c:	4b42      	ldr	r3, [pc, #264]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x140>)
 8003d4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d50:	e079      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d52:	4b42      	ldr	r3, [pc, #264]	; (8003e5c <HAL_RCC_GetSysClockFreq+0x144>)
 8003d54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d56:	e076      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d5a:	0c9a      	lsrs	r2, r3, #18
 8003d5c:	230f      	movs	r3, #15
 8003d5e:	401a      	ands	r2, r3
 8003d60:	4b3f      	ldr	r3, [pc, #252]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x148>)
 8003d62:	5c9b      	ldrb	r3, [r3, r2]
 8003d64:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d68:	0d9a      	lsrs	r2, r3, #22
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	3301      	adds	r3, #1
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d72:	4b37      	ldr	r3, [pc, #220]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d74:	68da      	ldr	r2, [r3, #12]
 8003d76:	2380      	movs	r3, #128	; 0x80
 8003d78:	025b      	lsls	r3, r3, #9
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d01a      	beq.n	8003db4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
 8003d86:	4a35      	ldr	r2, [pc, #212]	; (8003e5c <HAL_RCC_GetSysClockFreq+0x144>)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	69b8      	ldr	r0, [r7, #24]
 8003d8c:	69f9      	ldr	r1, [r7, #28]
 8003d8e:	f7fc fb63 	bl	8000458 <__aeabi_lmul>
 8003d92:	0002      	movs	r2, r0
 8003d94:	000b      	movs	r3, r1
 8003d96:	0010      	movs	r0, r2
 8003d98:	0019      	movs	r1, r3
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f7fc fb37 	bl	8000418 <__aeabi_uldivmod>
 8003daa:	0002      	movs	r2, r0
 8003dac:	000b      	movs	r3, r1
 8003dae:	0013      	movs	r3, r2
 8003db0:	637b      	str	r3, [r7, #52]	; 0x34
 8003db2:	e037      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003db4:	4b26      	ldr	r3, [pc, #152]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2210      	movs	r2, #16
 8003dba:	4013      	ands	r3, r2
 8003dbc:	d01a      	beq.n	8003df4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	4a23      	ldr	r2, [pc, #140]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003dc8:	2300      	movs	r3, #0
 8003dca:	68b8      	ldr	r0, [r7, #8]
 8003dcc:	68f9      	ldr	r1, [r7, #12]
 8003dce:	f7fc fb43 	bl	8000458 <__aeabi_lmul>
 8003dd2:	0002      	movs	r2, r0
 8003dd4:	000b      	movs	r3, r1
 8003dd6:	0010      	movs	r0, r2
 8003dd8:	0019      	movs	r1, r3
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	603b      	str	r3, [r7, #0]
 8003dde:	2300      	movs	r3, #0
 8003de0:	607b      	str	r3, [r7, #4]
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f7fc fb17 	bl	8000418 <__aeabi_uldivmod>
 8003dea:	0002      	movs	r2, r0
 8003dec:	000b      	movs	r3, r1
 8003dee:	0013      	movs	r3, r2
 8003df0:	637b      	str	r3, [r7, #52]	; 0x34
 8003df2:	e017      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df6:	0018      	movs	r0, r3
 8003df8:	2300      	movs	r3, #0
 8003dfa:	0019      	movs	r1, r3
 8003dfc:	4a16      	ldr	r2, [pc, #88]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x140>)
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f7fc fb2a 	bl	8000458 <__aeabi_lmul>
 8003e04:	0002      	movs	r2, r0
 8003e06:	000b      	movs	r3, r1
 8003e08:	0010      	movs	r0, r2
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	001c      	movs	r4, r3
 8003e10:	2300      	movs	r3, #0
 8003e12:	001d      	movs	r5, r3
 8003e14:	0022      	movs	r2, r4
 8003e16:	002b      	movs	r3, r5
 8003e18:	f7fc fafe 	bl	8000418 <__aeabi_uldivmod>
 8003e1c:	0002      	movs	r2, r0
 8003e1e:	000b      	movs	r3, r1
 8003e20:	0013      	movs	r3, r2
 8003e22:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003e24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e26:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e28:	e00d      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003e2a:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	0b5b      	lsrs	r3, r3, #13
 8003e30:	2207      	movs	r2, #7
 8003e32:	4013      	ands	r3, r2
 8003e34:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003e36:	6a3b      	ldr	r3, [r7, #32]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	2280      	movs	r2, #128	; 0x80
 8003e3c:	0212      	lsls	r2, r2, #8
 8003e3e:	409a      	lsls	r2, r3
 8003e40:	0013      	movs	r3, r2
 8003e42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e44:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003e48:	0018      	movs	r0, r3
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	b00e      	add	sp, #56	; 0x38
 8003e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e50:	40021000 	.word	0x40021000
 8003e54:	003d0900 	.word	0x003d0900
 8003e58:	00f42400 	.word	0x00f42400
 8003e5c:	017d7840 	.word	0x017d7840
 8003e60:	08005da4 	.word	0x08005da4

08003e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e68:	4b02      	ldr	r3, [pc, #8]	; (8003e74 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
}
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	20000184 	.word	0x20000184

08003e78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e7c:	f7ff fff2 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003e80:	0001      	movs	r1, r0
 8003e82:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	0a1b      	lsrs	r3, r3, #8
 8003e88:	2207      	movs	r2, #7
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	4a04      	ldr	r2, [pc, #16]	; (8003ea0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e8e:	5cd3      	ldrb	r3, [r2, r3]
 8003e90:	40d9      	lsrs	r1, r3
 8003e92:	000b      	movs	r3, r1
}
 8003e94:	0018      	movs	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	08005d9c 	.word	0x08005d9c

08003ea4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ea8:	f7ff ffdc 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003eac:	0001      	movs	r1, r0
 8003eae:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	0adb      	lsrs	r3, r3, #11
 8003eb4:	2207      	movs	r2, #7
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	4a04      	ldr	r2, [pc, #16]	; (8003ecc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003eba:	5cd3      	ldrb	r3, [r2, r3]
 8003ebc:	40d9      	lsrs	r1, r3
 8003ebe:	000b      	movs	r3, r1
}
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	08005d9c 	.word	0x08005d9c

08003ed0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003ed8:	2017      	movs	r0, #23
 8003eda:	183b      	adds	r3, r7, r0
 8003edc:	2200      	movs	r2, #0
 8003ede:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	d100      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003eea:	e0c2      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eec:	4b81      	ldr	r3, [pc, #516]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003eee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ef0:	2380      	movs	r3, #128	; 0x80
 8003ef2:	055b      	lsls	r3, r3, #21
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d109      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ef8:	4b7e      	ldr	r3, [pc, #504]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003efa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003efc:	4b7d      	ldr	r3, [pc, #500]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003efe:	2180      	movs	r1, #128	; 0x80
 8003f00:	0549      	lsls	r1, r1, #21
 8003f02:	430a      	orrs	r2, r1
 8003f04:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003f06:	183b      	adds	r3, r7, r0
 8003f08:	2201      	movs	r2, #1
 8003f0a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0c:	4b7a      	ldr	r3, [pc, #488]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	2380      	movs	r3, #128	; 0x80
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	4013      	ands	r3, r2
 8003f16:	d11a      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f18:	4b77      	ldr	r3, [pc, #476]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b76      	ldr	r3, [pc, #472]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003f1e:	2180      	movs	r1, #128	; 0x80
 8003f20:	0049      	lsls	r1, r1, #1
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f26:	f7fe fa6b 	bl	8002400 <HAL_GetTick>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f2e:	e008      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f30:	f7fe fa66 	bl	8002400 <HAL_GetTick>
 8003f34:	0002      	movs	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b64      	cmp	r3, #100	; 0x64
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e0d4      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f42:	4b6d      	ldr	r3, [pc, #436]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d0f0      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003f4e:	4b69      	ldr	r3, [pc, #420]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	23c0      	movs	r3, #192	; 0xc0
 8003f54:	039b      	lsls	r3, r3, #14
 8003f56:	4013      	ands	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685a      	ldr	r2, [r3, #4]
 8003f5e:	23c0      	movs	r3, #192	; 0xc0
 8003f60:	039b      	lsls	r3, r3, #14
 8003f62:	4013      	ands	r3, r2
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d013      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	23c0      	movs	r3, #192	; 0xc0
 8003f70:	029b      	lsls	r3, r3, #10
 8003f72:	401a      	ands	r2, r3
 8003f74:	23c0      	movs	r3, #192	; 0xc0
 8003f76:	029b      	lsls	r3, r3, #10
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d10a      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003f7c:	4b5d      	ldr	r3, [pc, #372]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	2380      	movs	r3, #128	; 0x80
 8003f82:	029b      	lsls	r3, r3, #10
 8003f84:	401a      	ands	r2, r3
 8003f86:	2380      	movs	r3, #128	; 0x80
 8003f88:	029b      	lsls	r3, r3, #10
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d101      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e0ac      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003f92:	4b58      	ldr	r3, [pc, #352]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003f94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f96:	23c0      	movs	r3, #192	; 0xc0
 8003f98:	029b      	lsls	r3, r3, #10
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d03b      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	23c0      	movs	r3, #192	; 0xc0
 8003faa:	029b      	lsls	r3, r3, #10
 8003fac:	4013      	ands	r3, r2
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d033      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d02e      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003fbe:	4b4d      	ldr	r3, [pc, #308]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fc2:	4a4e      	ldr	r2, [pc, #312]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fc8:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003fcc:	4b49      	ldr	r3, [pc, #292]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fce:	2180      	movs	r1, #128	; 0x80
 8003fd0:	0309      	lsls	r1, r1, #12
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fd6:	4b47      	ldr	r3, [pc, #284]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003fda:	4b46      	ldr	r3, [pc, #280]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fdc:	4948      	ldr	r1, [pc, #288]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003fde:	400a      	ands	r2, r1
 8003fe0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003fe2:	4b44      	ldr	r3, [pc, #272]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	2380      	movs	r3, #128	; 0x80
 8003fec:	005b      	lsls	r3, r3, #1
 8003fee:	4013      	ands	r3, r2
 8003ff0:	d014      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff2:	f7fe fa05 	bl	8002400 <HAL_GetTick>
 8003ff6:	0003      	movs	r3, r0
 8003ff8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ffa:	e009      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ffc:	f7fe fa00 	bl	8002400 <HAL_GetTick>
 8004000:	0002      	movs	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	4a3f      	ldr	r2, [pc, #252]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d901      	bls.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e06d      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004010:	4b38      	ldr	r3, [pc, #224]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004012:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004014:	2380      	movs	r3, #128	; 0x80
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4013      	ands	r3, r2
 800401a:	d0ef      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	23c0      	movs	r3, #192	; 0xc0
 8004022:	029b      	lsls	r3, r3, #10
 8004024:	401a      	ands	r2, r3
 8004026:	23c0      	movs	r3, #192	; 0xc0
 8004028:	029b      	lsls	r3, r3, #10
 800402a:	429a      	cmp	r2, r3
 800402c:	d10c      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800402e:	4b31      	ldr	r3, [pc, #196]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a35      	ldr	r2, [pc, #212]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004034:	4013      	ands	r3, r2
 8004036:	0019      	movs	r1, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	23c0      	movs	r3, #192	; 0xc0
 800403e:	039b      	lsls	r3, r3, #14
 8004040:	401a      	ands	r2, r3
 8004042:	4b2c      	ldr	r3, [pc, #176]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004044:	430a      	orrs	r2, r1
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	4b2a      	ldr	r3, [pc, #168]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800404a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	23c0      	movs	r3, #192	; 0xc0
 8004052:	029b      	lsls	r3, r3, #10
 8004054:	401a      	ands	r2, r3
 8004056:	4b27      	ldr	r3, [pc, #156]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004058:	430a      	orrs	r2, r1
 800405a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800405c:	2317      	movs	r3, #23
 800405e:	18fb      	adds	r3, r7, r3
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d105      	bne.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004066:	4b23      	ldr	r3, [pc, #140]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800406a:	4b22      	ldr	r3, [pc, #136]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800406c:	4927      	ldr	r1, [pc, #156]	; (800410c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800406e:	400a      	ands	r2, r1
 8004070:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2202      	movs	r2, #2
 8004078:	4013      	ands	r3, r2
 800407a:	d009      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800407c:	4b1d      	ldr	r3, [pc, #116]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800407e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004080:	220c      	movs	r2, #12
 8004082:	4393      	bics	r3, r2
 8004084:	0019      	movs	r1, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800408c:	430a      	orrs	r2, r1
 800408e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2204      	movs	r2, #4
 8004096:	4013      	ands	r3, r2
 8004098:	d009      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800409a:	4b16      	ldr	r3, [pc, #88]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800409c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409e:	4a1c      	ldr	r2, [pc, #112]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	0019      	movs	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68da      	ldr	r2, [r3, #12]
 80040a8:	4b12      	ldr	r3, [pc, #72]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040aa:	430a      	orrs	r2, r1
 80040ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2208      	movs	r2, #8
 80040b4:	4013      	ands	r3, r2
 80040b6:	d009      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040b8:	4b0e      	ldr	r3, [pc, #56]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040bc:	4a15      	ldr	r2, [pc, #84]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80040be:	4013      	ands	r3, r2
 80040c0:	0019      	movs	r1, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	4b0b      	ldr	r3, [pc, #44]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040c8:	430a      	orrs	r2, r1
 80040ca:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2280      	movs	r2, #128	; 0x80
 80040d2:	4013      	ands	r3, r2
 80040d4:	d009      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80040d6:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040da:	4a0f      	ldr	r2, [pc, #60]	; (8004118 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80040dc:	4013      	ands	r3, r2
 80040de:	0019      	movs	r1, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	4b03      	ldr	r3, [pc, #12]	; (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040e6:	430a      	orrs	r2, r1
 80040e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	0018      	movs	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	b006      	add	sp, #24
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40021000 	.word	0x40021000
 80040f8:	40007000 	.word	0x40007000
 80040fc:	fffcffff 	.word	0xfffcffff
 8004100:	fff7ffff 	.word	0xfff7ffff
 8004104:	00001388 	.word	0x00001388
 8004108:	ffcfffff 	.word	0xffcfffff
 800410c:	efffffff 	.word	0xefffffff
 8004110:	fffff3ff 	.word	0xfffff3ff
 8004114:	ffffcfff 	.word	0xffffcfff
 8004118:	fff3ffff 	.word	0xfff3ffff

0800411c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e044      	b.n	80041b8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004132:	2b00      	cmp	r3, #0
 8004134:	d107      	bne.n	8004146 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2274      	movs	r2, #116	; 0x74
 800413a:	2100      	movs	r1, #0
 800413c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	0018      	movs	r0, r3
 8004142:	f7fd ff95 	bl	8002070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2224      	movs	r2, #36	; 0x24
 800414a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2101      	movs	r1, #1
 8004158:	438a      	bics	r2, r1
 800415a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	0018      	movs	r0, r3
 8004160:	f000 f8d8 	bl	8004314 <UART_SetConfig>
 8004164:	0003      	movs	r3, r0
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e024      	b.n	80041b8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	0018      	movs	r0, r3
 800417a:	f000 fb2d 	bl	80047d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	490d      	ldr	r1, [pc, #52]	; (80041c0 <HAL_UART_Init+0xa4>)
 800418a:	400a      	ands	r2, r1
 800418c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689a      	ldr	r2, [r3, #8]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	212a      	movs	r1, #42	; 0x2a
 800419a:	438a      	bics	r2, r1
 800419c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2101      	movs	r1, #1
 80041aa:	430a      	orrs	r2, r1
 80041ac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	0018      	movs	r0, r3
 80041b2:	f000 fbc5 	bl	8004940 <UART_CheckIdleState>
 80041b6:	0003      	movs	r3, r0
}
 80041b8:	0018      	movs	r0, r3
 80041ba:	46bd      	mov	sp, r7
 80041bc:	b002      	add	sp, #8
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	ffffb7ff 	.word	0xffffb7ff

080041c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08a      	sub	sp, #40	; 0x28
 80041c8:	af02      	add	r7, sp, #8
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	1dbb      	adds	r3, r7, #6
 80041d2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041d8:	2b20      	cmp	r3, #32
 80041da:	d000      	beq.n	80041de <HAL_UART_Transmit+0x1a>
 80041dc:	e095      	b.n	800430a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_UART_Transmit+0x28>
 80041e4:	1dbb      	adds	r3, r7, #6
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e08d      	b.n	800430c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	2380      	movs	r3, #128	; 0x80
 80041f6:	015b      	lsls	r3, r3, #5
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d109      	bne.n	8004210 <HAL_UART_Transmit+0x4c>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2201      	movs	r2, #1
 8004208:	4013      	ands	r3, r2
 800420a:	d001      	beq.n	8004210 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e07d      	b.n	800430c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2274      	movs	r2, #116	; 0x74
 8004214:	5c9b      	ldrb	r3, [r3, r2]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_UART_Transmit+0x5a>
 800421a:	2302      	movs	r3, #2
 800421c:	e076      	b.n	800430c <HAL_UART_Transmit+0x148>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2274      	movs	r2, #116	; 0x74
 8004222:	2101      	movs	r1, #1
 8004224:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2280      	movs	r2, #128	; 0x80
 800422a:	2100      	movs	r1, #0
 800422c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2221      	movs	r2, #33	; 0x21
 8004232:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004234:	f7fe f8e4 	bl	8002400 <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	1dba      	adds	r2, r7, #6
 8004240:	2150      	movs	r1, #80	; 0x50
 8004242:	8812      	ldrh	r2, [r2, #0]
 8004244:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1dba      	adds	r2, r7, #6
 800424a:	2152      	movs	r1, #82	; 0x52
 800424c:	8812      	ldrh	r2, [r2, #0]
 800424e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	2380      	movs	r3, #128	; 0x80
 8004256:	015b      	lsls	r3, r3, #5
 8004258:	429a      	cmp	r2, r3
 800425a:	d108      	bne.n	800426e <HAL_UART_Transmit+0xaa>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d104      	bne.n	800426e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004264:	2300      	movs	r3, #0
 8004266:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	61bb      	str	r3, [r7, #24]
 800426c:	e003      	b.n	8004276 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004272:	2300      	movs	r3, #0
 8004274:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2274      	movs	r2, #116	; 0x74
 800427a:	2100      	movs	r1, #0
 800427c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800427e:	e02c      	b.n	80042da <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	0013      	movs	r3, r2
 800428a:	2200      	movs	r2, #0
 800428c:	2180      	movs	r1, #128	; 0x80
 800428e:	f000 fb9f 	bl	80049d0 <UART_WaitOnFlagUntilTimeout>
 8004292:	1e03      	subs	r3, r0, #0
 8004294:	d001      	beq.n	800429a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e038      	b.n	800430c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10b      	bne.n	80042b8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	881b      	ldrh	r3, [r3, #0]
 80042a4:	001a      	movs	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	05d2      	lsls	r2, r2, #23
 80042ac:	0dd2      	lsrs	r2, r2, #23
 80042ae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	3302      	adds	r3, #2
 80042b4:	61bb      	str	r3, [r7, #24]
 80042b6:	e007      	b.n	80042c8 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3301      	adds	r3, #1
 80042c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2252      	movs	r2, #82	; 0x52
 80042cc:	5a9b      	ldrh	r3, [r3, r2]
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b299      	uxth	r1, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2252      	movs	r2, #82	; 0x52
 80042d8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2252      	movs	r2, #82	; 0x52
 80042de:	5a9b      	ldrh	r3, [r3, r2]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1cc      	bne.n	8004280 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	0013      	movs	r3, r2
 80042f0:	2200      	movs	r2, #0
 80042f2:	2140      	movs	r1, #64	; 0x40
 80042f4:	f000 fb6c 	bl	80049d0 <UART_WaitOnFlagUntilTimeout>
 80042f8:	1e03      	subs	r3, r0, #0
 80042fa:	d001      	beq.n	8004300 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e005      	b.n	800430c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2220      	movs	r2, #32
 8004304:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	e000      	b.n	800430c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800430a:	2302      	movs	r3, #2
  }
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b008      	add	sp, #32
 8004312:	bd80      	pop	{r7, pc}

08004314 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004314:	b5b0      	push	{r4, r5, r7, lr}
 8004316:	b08e      	sub	sp, #56	; 0x38
 8004318:	af00      	add	r7, sp, #0
 800431a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800431c:	231a      	movs	r3, #26
 800431e:	2218      	movs	r2, #24
 8004320:	4694      	mov	ip, r2
 8004322:	44bc      	add	ip, r7
 8004324:	4463      	add	r3, ip
 8004326:	2200      	movs	r2, #0
 8004328:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	689a      	ldr	r2, [r3, #8]
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	431a      	orrs	r2, r3
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	431a      	orrs	r2, r3
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	4313      	orrs	r3, r2
 8004340:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4abc      	ldr	r2, [pc, #752]	; (800463c <UART_SetConfig+0x328>)
 800434a:	4013      	ands	r3, r2
 800434c:	0019      	movs	r1, r3
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004354:	430a      	orrs	r2, r1
 8004356:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	4ab8      	ldr	r2, [pc, #736]	; (8004640 <UART_SetConfig+0x32c>)
 8004360:	4013      	ands	r3, r2
 8004362:	0019      	movs	r1, r3
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	68da      	ldr	r2, [r3, #12]
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4ab2      	ldr	r2, [pc, #712]	; (8004644 <UART_SetConfig+0x330>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d004      	beq.n	800438a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004386:	4313      	orrs	r3, r2
 8004388:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	4aad      	ldr	r2, [pc, #692]	; (8004648 <UART_SetConfig+0x334>)
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800439c:	430a      	orrs	r2, r1
 800439e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4aa9      	ldr	r2, [pc, #676]	; (800464c <UART_SetConfig+0x338>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d136      	bne.n	8004418 <UART_SetConfig+0x104>
 80043aa:	4ba9      	ldr	r3, [pc, #676]	; (8004650 <UART_SetConfig+0x33c>)
 80043ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ae:	220c      	movs	r2, #12
 80043b0:	4013      	ands	r3, r2
 80043b2:	2b0c      	cmp	r3, #12
 80043b4:	d020      	beq.n	80043f8 <UART_SetConfig+0xe4>
 80043b6:	d827      	bhi.n	8004408 <UART_SetConfig+0xf4>
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d00d      	beq.n	80043d8 <UART_SetConfig+0xc4>
 80043bc:	d824      	bhi.n	8004408 <UART_SetConfig+0xf4>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <UART_SetConfig+0xb4>
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d010      	beq.n	80043e8 <UART_SetConfig+0xd4>
 80043c6:	e01f      	b.n	8004408 <UART_SetConfig+0xf4>
 80043c8:	231b      	movs	r3, #27
 80043ca:	2218      	movs	r2, #24
 80043cc:	4694      	mov	ip, r2
 80043ce:	44bc      	add	ip, r7
 80043d0:	4463      	add	r3, ip
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	e06f      	b.n	80044b8 <UART_SetConfig+0x1a4>
 80043d8:	231b      	movs	r3, #27
 80043da:	2218      	movs	r2, #24
 80043dc:	4694      	mov	ip, r2
 80043de:	44bc      	add	ip, r7
 80043e0:	4463      	add	r3, ip
 80043e2:	2202      	movs	r2, #2
 80043e4:	701a      	strb	r2, [r3, #0]
 80043e6:	e067      	b.n	80044b8 <UART_SetConfig+0x1a4>
 80043e8:	231b      	movs	r3, #27
 80043ea:	2218      	movs	r2, #24
 80043ec:	4694      	mov	ip, r2
 80043ee:	44bc      	add	ip, r7
 80043f0:	4463      	add	r3, ip
 80043f2:	2204      	movs	r2, #4
 80043f4:	701a      	strb	r2, [r3, #0]
 80043f6:	e05f      	b.n	80044b8 <UART_SetConfig+0x1a4>
 80043f8:	231b      	movs	r3, #27
 80043fa:	2218      	movs	r2, #24
 80043fc:	4694      	mov	ip, r2
 80043fe:	44bc      	add	ip, r7
 8004400:	4463      	add	r3, ip
 8004402:	2208      	movs	r2, #8
 8004404:	701a      	strb	r2, [r3, #0]
 8004406:	e057      	b.n	80044b8 <UART_SetConfig+0x1a4>
 8004408:	231b      	movs	r3, #27
 800440a:	2218      	movs	r2, #24
 800440c:	4694      	mov	ip, r2
 800440e:	44bc      	add	ip, r7
 8004410:	4463      	add	r3, ip
 8004412:	2210      	movs	r2, #16
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	e04f      	b.n	80044b8 <UART_SetConfig+0x1a4>
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a89      	ldr	r2, [pc, #548]	; (8004644 <UART_SetConfig+0x330>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d143      	bne.n	80044aa <UART_SetConfig+0x196>
 8004422:	4b8b      	ldr	r3, [pc, #556]	; (8004650 <UART_SetConfig+0x33c>)
 8004424:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004426:	23c0      	movs	r3, #192	; 0xc0
 8004428:	011b      	lsls	r3, r3, #4
 800442a:	4013      	ands	r3, r2
 800442c:	22c0      	movs	r2, #192	; 0xc0
 800442e:	0112      	lsls	r2, r2, #4
 8004430:	4293      	cmp	r3, r2
 8004432:	d02a      	beq.n	800448a <UART_SetConfig+0x176>
 8004434:	22c0      	movs	r2, #192	; 0xc0
 8004436:	0112      	lsls	r2, r2, #4
 8004438:	4293      	cmp	r3, r2
 800443a:	d82e      	bhi.n	800449a <UART_SetConfig+0x186>
 800443c:	2280      	movs	r2, #128	; 0x80
 800443e:	0112      	lsls	r2, r2, #4
 8004440:	4293      	cmp	r3, r2
 8004442:	d012      	beq.n	800446a <UART_SetConfig+0x156>
 8004444:	2280      	movs	r2, #128	; 0x80
 8004446:	0112      	lsls	r2, r2, #4
 8004448:	4293      	cmp	r3, r2
 800444a:	d826      	bhi.n	800449a <UART_SetConfig+0x186>
 800444c:	2b00      	cmp	r3, #0
 800444e:	d004      	beq.n	800445a <UART_SetConfig+0x146>
 8004450:	2280      	movs	r2, #128	; 0x80
 8004452:	00d2      	lsls	r2, r2, #3
 8004454:	4293      	cmp	r3, r2
 8004456:	d010      	beq.n	800447a <UART_SetConfig+0x166>
 8004458:	e01f      	b.n	800449a <UART_SetConfig+0x186>
 800445a:	231b      	movs	r3, #27
 800445c:	2218      	movs	r2, #24
 800445e:	4694      	mov	ip, r2
 8004460:	44bc      	add	ip, r7
 8004462:	4463      	add	r3, ip
 8004464:	2200      	movs	r2, #0
 8004466:	701a      	strb	r2, [r3, #0]
 8004468:	e026      	b.n	80044b8 <UART_SetConfig+0x1a4>
 800446a:	231b      	movs	r3, #27
 800446c:	2218      	movs	r2, #24
 800446e:	4694      	mov	ip, r2
 8004470:	44bc      	add	ip, r7
 8004472:	4463      	add	r3, ip
 8004474:	2202      	movs	r2, #2
 8004476:	701a      	strb	r2, [r3, #0]
 8004478:	e01e      	b.n	80044b8 <UART_SetConfig+0x1a4>
 800447a:	231b      	movs	r3, #27
 800447c:	2218      	movs	r2, #24
 800447e:	4694      	mov	ip, r2
 8004480:	44bc      	add	ip, r7
 8004482:	4463      	add	r3, ip
 8004484:	2204      	movs	r2, #4
 8004486:	701a      	strb	r2, [r3, #0]
 8004488:	e016      	b.n	80044b8 <UART_SetConfig+0x1a4>
 800448a:	231b      	movs	r3, #27
 800448c:	2218      	movs	r2, #24
 800448e:	4694      	mov	ip, r2
 8004490:	44bc      	add	ip, r7
 8004492:	4463      	add	r3, ip
 8004494:	2208      	movs	r2, #8
 8004496:	701a      	strb	r2, [r3, #0]
 8004498:	e00e      	b.n	80044b8 <UART_SetConfig+0x1a4>
 800449a:	231b      	movs	r3, #27
 800449c:	2218      	movs	r2, #24
 800449e:	4694      	mov	ip, r2
 80044a0:	44bc      	add	ip, r7
 80044a2:	4463      	add	r3, ip
 80044a4:	2210      	movs	r2, #16
 80044a6:	701a      	strb	r2, [r3, #0]
 80044a8:	e006      	b.n	80044b8 <UART_SetConfig+0x1a4>
 80044aa:	231b      	movs	r3, #27
 80044ac:	2218      	movs	r2, #24
 80044ae:	4694      	mov	ip, r2
 80044b0:	44bc      	add	ip, r7
 80044b2:	4463      	add	r3, ip
 80044b4:	2210      	movs	r2, #16
 80044b6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a61      	ldr	r2, [pc, #388]	; (8004644 <UART_SetConfig+0x330>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d000      	beq.n	80044c4 <UART_SetConfig+0x1b0>
 80044c2:	e088      	b.n	80045d6 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80044c4:	231b      	movs	r3, #27
 80044c6:	2218      	movs	r2, #24
 80044c8:	4694      	mov	ip, r2
 80044ca:	44bc      	add	ip, r7
 80044cc:	4463      	add	r3, ip
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d01d      	beq.n	8004510 <UART_SetConfig+0x1fc>
 80044d4:	dc20      	bgt.n	8004518 <UART_SetConfig+0x204>
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	d015      	beq.n	8004506 <UART_SetConfig+0x1f2>
 80044da:	dc1d      	bgt.n	8004518 <UART_SetConfig+0x204>
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <UART_SetConfig+0x1d2>
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d005      	beq.n	80044f0 <UART_SetConfig+0x1dc>
 80044e4:	e018      	b.n	8004518 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044e6:	f7ff fcc7 	bl	8003e78 <HAL_RCC_GetPCLK1Freq>
 80044ea:	0003      	movs	r3, r0
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044ee:	e01d      	b.n	800452c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044f0:	4b57      	ldr	r3, [pc, #348]	; (8004650 <UART_SetConfig+0x33c>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2210      	movs	r2, #16
 80044f6:	4013      	ands	r3, r2
 80044f8:	d002      	beq.n	8004500 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80044fa:	4b56      	ldr	r3, [pc, #344]	; (8004654 <UART_SetConfig+0x340>)
 80044fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80044fe:	e015      	b.n	800452c <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8004500:	4b55      	ldr	r3, [pc, #340]	; (8004658 <UART_SetConfig+0x344>)
 8004502:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004504:	e012      	b.n	800452c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004506:	f7ff fc07 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 800450a:	0003      	movs	r3, r0
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800450e:	e00d      	b.n	800452c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004510:	2380      	movs	r3, #128	; 0x80
 8004512:	021b      	lsls	r3, r3, #8
 8004514:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004516:	e009      	b.n	800452c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800451c:	231a      	movs	r3, #26
 800451e:	2218      	movs	r2, #24
 8004520:	4694      	mov	ip, r2
 8004522:	44bc      	add	ip, r7
 8004524:	4463      	add	r3, ip
 8004526:	2201      	movs	r2, #1
 8004528:	701a      	strb	r2, [r3, #0]
        break;
 800452a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800452c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d100      	bne.n	8004534 <UART_SetConfig+0x220>
 8004532:	e139      	b.n	80047a8 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	0013      	movs	r3, r2
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	189b      	adds	r3, r3, r2
 800453e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004540:	429a      	cmp	r2, r3
 8004542:	d305      	bcc.n	8004550 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800454a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800454c:	429a      	cmp	r2, r3
 800454e:	d907      	bls.n	8004560 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8004550:	231a      	movs	r3, #26
 8004552:	2218      	movs	r2, #24
 8004554:	4694      	mov	ip, r2
 8004556:	44bc      	add	ip, r7
 8004558:	4463      	add	r3, ip
 800455a:	2201      	movs	r2, #1
 800455c:	701a      	strb	r2, [r3, #0]
 800455e:	e123      	b.n	80047a8 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004562:	613b      	str	r3, [r7, #16]
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	6939      	ldr	r1, [r7, #16]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	000b      	movs	r3, r1
 800456e:	0e1b      	lsrs	r3, r3, #24
 8004570:	0010      	movs	r0, r2
 8004572:	0205      	lsls	r5, r0, #8
 8004574:	431d      	orrs	r5, r3
 8004576:	000b      	movs	r3, r1
 8004578:	021c      	lsls	r4, r3, #8
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	2300      	movs	r3, #0
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68b8      	ldr	r0, [r7, #8]
 8004588:	68f9      	ldr	r1, [r7, #12]
 800458a:	1900      	adds	r0, r0, r4
 800458c:	4169      	adcs	r1, r5
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	603b      	str	r3, [r7, #0]
 8004594:	2300      	movs	r3, #0
 8004596:	607b      	str	r3, [r7, #4]
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f7fb ff3c 	bl	8000418 <__aeabi_uldivmod>
 80045a0:	0002      	movs	r2, r0
 80045a2:	000b      	movs	r3, r1
 80045a4:	0013      	movs	r3, r2
 80045a6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045aa:	23c0      	movs	r3, #192	; 0xc0
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d309      	bcc.n	80045c6 <UART_SetConfig+0x2b2>
 80045b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	035b      	lsls	r3, r3, #13
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d204      	bcs.n	80045c6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045c2:	60da      	str	r2, [r3, #12]
 80045c4:	e0f0      	b.n	80047a8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80045c6:	231a      	movs	r3, #26
 80045c8:	2218      	movs	r2, #24
 80045ca:	4694      	mov	ip, r2
 80045cc:	44bc      	add	ip, r7
 80045ce:	4463      	add	r3, ip
 80045d0:	2201      	movs	r2, #1
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	e0e8      	b.n	80047a8 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	2380      	movs	r3, #128	; 0x80
 80045dc:	021b      	lsls	r3, r3, #8
 80045de:	429a      	cmp	r2, r3
 80045e0:	d000      	beq.n	80045e4 <UART_SetConfig+0x2d0>
 80045e2:	e087      	b.n	80046f4 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 80045e4:	231b      	movs	r3, #27
 80045e6:	2218      	movs	r2, #24
 80045e8:	4694      	mov	ip, r2
 80045ea:	44bc      	add	ip, r7
 80045ec:	4463      	add	r3, ip
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d835      	bhi.n	8004660 <UART_SetConfig+0x34c>
 80045f4:	009a      	lsls	r2, r3, #2
 80045f6:	4b19      	ldr	r3, [pc, #100]	; (800465c <UART_SetConfig+0x348>)
 80045f8:	18d3      	adds	r3, r2, r3
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045fe:	f7ff fc3b 	bl	8003e78 <HAL_RCC_GetPCLK1Freq>
 8004602:	0003      	movs	r3, r0
 8004604:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004606:	e035      	b.n	8004674 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004608:	f7ff fc4c 	bl	8003ea4 <HAL_RCC_GetPCLK2Freq>
 800460c:	0003      	movs	r3, r0
 800460e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004610:	e030      	b.n	8004674 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004612:	4b0f      	ldr	r3, [pc, #60]	; (8004650 <UART_SetConfig+0x33c>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2210      	movs	r2, #16
 8004618:	4013      	ands	r3, r2
 800461a:	d002      	beq.n	8004622 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800461c:	4b0d      	ldr	r3, [pc, #52]	; (8004654 <UART_SetConfig+0x340>)
 800461e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004620:	e028      	b.n	8004674 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8004622:	4b0d      	ldr	r3, [pc, #52]	; (8004658 <UART_SetConfig+0x344>)
 8004624:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004626:	e025      	b.n	8004674 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004628:	f7ff fb76 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 800462c:	0003      	movs	r3, r0
 800462e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004630:	e020      	b.n	8004674 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004632:	2380      	movs	r3, #128	; 0x80
 8004634:	021b      	lsls	r3, r3, #8
 8004636:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004638:	e01c      	b.n	8004674 <UART_SetConfig+0x360>
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	efff69f3 	.word	0xefff69f3
 8004640:	ffffcfff 	.word	0xffffcfff
 8004644:	40004800 	.word	0x40004800
 8004648:	fffff4ff 	.word	0xfffff4ff
 800464c:	40004400 	.word	0x40004400
 8004650:	40021000 	.word	0x40021000
 8004654:	003d0900 	.word	0x003d0900
 8004658:	00f42400 	.word	0x00f42400
 800465c:	08005db0 	.word	0x08005db0
      default:
        pclk = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004664:	231a      	movs	r3, #26
 8004666:	2218      	movs	r2, #24
 8004668:	4694      	mov	ip, r2
 800466a:	44bc      	add	ip, r7
 800466c:	4463      	add	r3, ip
 800466e:	2201      	movs	r2, #1
 8004670:	701a      	strb	r2, [r3, #0]
        break;
 8004672:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004676:	2b00      	cmp	r3, #0
 8004678:	d100      	bne.n	800467c <UART_SetConfig+0x368>
 800467a:	e095      	b.n	80047a8 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800467c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467e:	005a      	lsls	r2, r3, #1
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	085b      	lsrs	r3, r3, #1
 8004686:	18d2      	adds	r2, r2, r3
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	0019      	movs	r1, r3
 800468e:	0010      	movs	r0, r2
 8004690:	f7fb fd4c 	bl	800012c <__udivsi3>
 8004694:	0003      	movs	r3, r0
 8004696:	b29b      	uxth	r3, r3
 8004698:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800469a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469c:	2b0f      	cmp	r3, #15
 800469e:	d921      	bls.n	80046e4 <UART_SetConfig+0x3d0>
 80046a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046a2:	2380      	movs	r3, #128	; 0x80
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d21c      	bcs.n	80046e4 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	200e      	movs	r0, #14
 80046b0:	2418      	movs	r4, #24
 80046b2:	193b      	adds	r3, r7, r4
 80046b4:	181b      	adds	r3, r3, r0
 80046b6:	210f      	movs	r1, #15
 80046b8:	438a      	bics	r2, r1
 80046ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046be:	085b      	lsrs	r3, r3, #1
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2207      	movs	r2, #7
 80046c4:	4013      	ands	r3, r2
 80046c6:	b299      	uxth	r1, r3
 80046c8:	193b      	adds	r3, r7, r4
 80046ca:	181b      	adds	r3, r3, r0
 80046cc:	193a      	adds	r2, r7, r4
 80046ce:	1812      	adds	r2, r2, r0
 80046d0:	8812      	ldrh	r2, [r2, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	193a      	adds	r2, r7, r4
 80046dc:	1812      	adds	r2, r2, r0
 80046de:	8812      	ldrh	r2, [r2, #0]
 80046e0:	60da      	str	r2, [r3, #12]
 80046e2:	e061      	b.n	80047a8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80046e4:	231a      	movs	r3, #26
 80046e6:	2218      	movs	r2, #24
 80046e8:	4694      	mov	ip, r2
 80046ea:	44bc      	add	ip, r7
 80046ec:	4463      	add	r3, ip
 80046ee:	2201      	movs	r2, #1
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	e059      	b.n	80047a8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046f4:	231b      	movs	r3, #27
 80046f6:	2218      	movs	r2, #24
 80046f8:	4694      	mov	ip, r2
 80046fa:	44bc      	add	ip, r7
 80046fc:	4463      	add	r3, ip
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d822      	bhi.n	800474a <UART_SetConfig+0x436>
 8004704:	009a      	lsls	r2, r3, #2
 8004706:	4b30      	ldr	r3, [pc, #192]	; (80047c8 <UART_SetConfig+0x4b4>)
 8004708:	18d3      	adds	r3, r2, r3
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800470e:	f7ff fbb3 	bl	8003e78 <HAL_RCC_GetPCLK1Freq>
 8004712:	0003      	movs	r3, r0
 8004714:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004716:	e022      	b.n	800475e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004718:	f7ff fbc4 	bl	8003ea4 <HAL_RCC_GetPCLK2Freq>
 800471c:	0003      	movs	r3, r0
 800471e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004720:	e01d      	b.n	800475e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004722:	4b2a      	ldr	r3, [pc, #168]	; (80047cc <UART_SetConfig+0x4b8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2210      	movs	r2, #16
 8004728:	4013      	ands	r3, r2
 800472a:	d002      	beq.n	8004732 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800472c:	4b28      	ldr	r3, [pc, #160]	; (80047d0 <UART_SetConfig+0x4bc>)
 800472e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004730:	e015      	b.n	800475e <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8004732:	4b28      	ldr	r3, [pc, #160]	; (80047d4 <UART_SetConfig+0x4c0>)
 8004734:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004736:	e012      	b.n	800475e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004738:	f7ff faee 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 800473c:	0003      	movs	r3, r0
 800473e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004740:	e00d      	b.n	800475e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	021b      	lsls	r3, r3, #8
 8004746:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004748:	e009      	b.n	800475e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800474e:	231a      	movs	r3, #26
 8004750:	2218      	movs	r2, #24
 8004752:	4694      	mov	ip, r2
 8004754:	44bc      	add	ip, r7
 8004756:	4463      	add	r3, ip
 8004758:	2201      	movs	r2, #1
 800475a:	701a      	strb	r2, [r3, #0]
        break;
 800475c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d021      	beq.n	80047a8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	085a      	lsrs	r2, r3, #1
 800476a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476c:	18d2      	adds	r2, r2, r3
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	0019      	movs	r1, r3
 8004774:	0010      	movs	r0, r2
 8004776:	f7fb fcd9 	bl	800012c <__udivsi3>
 800477a:	0003      	movs	r3, r0
 800477c:	b29b      	uxth	r3, r3
 800477e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004782:	2b0f      	cmp	r3, #15
 8004784:	d909      	bls.n	800479a <UART_SetConfig+0x486>
 8004786:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004788:	2380      	movs	r3, #128	; 0x80
 800478a:	025b      	lsls	r3, r3, #9
 800478c:	429a      	cmp	r2, r3
 800478e:	d204      	bcs.n	800479a <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004796:	60da      	str	r2, [r3, #12]
 8004798:	e006      	b.n	80047a8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800479a:	231a      	movs	r3, #26
 800479c:	2218      	movs	r2, #24
 800479e:	4694      	mov	ip, r2
 80047a0:	44bc      	add	ip, r7
 80047a2:	4463      	add	r3, ip
 80047a4:	2201      	movs	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	2200      	movs	r2, #0
 80047ac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	2200      	movs	r2, #0
 80047b2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80047b4:	231a      	movs	r3, #26
 80047b6:	2218      	movs	r2, #24
 80047b8:	4694      	mov	ip, r2
 80047ba:	44bc      	add	ip, r7
 80047bc:	4463      	add	r3, ip
 80047be:	781b      	ldrb	r3, [r3, #0]
}
 80047c0:	0018      	movs	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	b00e      	add	sp, #56	; 0x38
 80047c6:	bdb0      	pop	{r4, r5, r7, pc}
 80047c8:	08005dd4 	.word	0x08005dd4
 80047cc:	40021000 	.word	0x40021000
 80047d0:	003d0900 	.word	0x003d0900
 80047d4:	00f42400 	.word	0x00f42400

080047d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	2201      	movs	r2, #1
 80047e6:	4013      	ands	r3, r2
 80047e8:	d00b      	beq.n	8004802 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a4a      	ldr	r2, [pc, #296]	; (800491c <UART_AdvFeatureConfig+0x144>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	0019      	movs	r1, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	2202      	movs	r2, #2
 8004808:	4013      	ands	r3, r2
 800480a:	d00b      	beq.n	8004824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a43      	ldr	r2, [pc, #268]	; (8004920 <UART_AdvFeatureConfig+0x148>)
 8004814:	4013      	ands	r3, r2
 8004816:	0019      	movs	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	2204      	movs	r2, #4
 800482a:	4013      	ands	r3, r2
 800482c:	d00b      	beq.n	8004846 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	4a3b      	ldr	r2, [pc, #236]	; (8004924 <UART_AdvFeatureConfig+0x14c>)
 8004836:	4013      	ands	r3, r2
 8004838:	0019      	movs	r1, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	2208      	movs	r2, #8
 800484c:	4013      	ands	r3, r2
 800484e:	d00b      	beq.n	8004868 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	4a34      	ldr	r2, [pc, #208]	; (8004928 <UART_AdvFeatureConfig+0x150>)
 8004858:	4013      	ands	r3, r2
 800485a:	0019      	movs	r1, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	2210      	movs	r2, #16
 800486e:	4013      	ands	r3, r2
 8004870:	d00b      	beq.n	800488a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	4a2c      	ldr	r2, [pc, #176]	; (800492c <UART_AdvFeatureConfig+0x154>)
 800487a:	4013      	ands	r3, r2
 800487c:	0019      	movs	r1, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488e:	2220      	movs	r2, #32
 8004890:	4013      	ands	r3, r2
 8004892:	d00b      	beq.n	80048ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	4a25      	ldr	r2, [pc, #148]	; (8004930 <UART_AdvFeatureConfig+0x158>)
 800489c:	4013      	ands	r3, r2
 800489e:	0019      	movs	r1, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b0:	2240      	movs	r2, #64	; 0x40
 80048b2:	4013      	ands	r3, r2
 80048b4:	d01d      	beq.n	80048f2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	4a1d      	ldr	r2, [pc, #116]	; (8004934 <UART_AdvFeatureConfig+0x15c>)
 80048be:	4013      	ands	r3, r2
 80048c0:	0019      	movs	r1, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d2:	2380      	movs	r3, #128	; 0x80
 80048d4:	035b      	lsls	r3, r3, #13
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d10b      	bne.n	80048f2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	4a15      	ldr	r2, [pc, #84]	; (8004938 <UART_AdvFeatureConfig+0x160>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	0019      	movs	r1, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	2280      	movs	r2, #128	; 0x80
 80048f8:	4013      	ands	r3, r2
 80048fa:	d00b      	beq.n	8004914 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	4a0e      	ldr	r2, [pc, #56]	; (800493c <UART_AdvFeatureConfig+0x164>)
 8004904:	4013      	ands	r3, r2
 8004906:	0019      	movs	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	605a      	str	r2, [r3, #4]
  }
}
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	46bd      	mov	sp, r7
 8004918:	b002      	add	sp, #8
 800491a:	bd80      	pop	{r7, pc}
 800491c:	fffdffff 	.word	0xfffdffff
 8004920:	fffeffff 	.word	0xfffeffff
 8004924:	fffbffff 	.word	0xfffbffff
 8004928:	ffff7fff 	.word	0xffff7fff
 800492c:	ffffefff 	.word	0xffffefff
 8004930:	ffffdfff 	.word	0xffffdfff
 8004934:	ffefffff 	.word	0xffefffff
 8004938:	ff9fffff 	.word	0xff9fffff
 800493c:	fff7ffff 	.word	0xfff7ffff

08004940 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af02      	add	r7, sp, #8
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2280      	movs	r2, #128	; 0x80
 800494c:	2100      	movs	r1, #0
 800494e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004950:	f7fd fd56 	bl	8002400 <HAL_GetTick>
 8004954:	0003      	movs	r3, r0
 8004956:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2208      	movs	r2, #8
 8004960:	4013      	ands	r3, r2
 8004962:	2b08      	cmp	r3, #8
 8004964:	d10c      	bne.n	8004980 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2280      	movs	r2, #128	; 0x80
 800496a:	0391      	lsls	r1, r2, #14
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	4a17      	ldr	r2, [pc, #92]	; (80049cc <UART_CheckIdleState+0x8c>)
 8004970:	9200      	str	r2, [sp, #0]
 8004972:	2200      	movs	r2, #0
 8004974:	f000 f82c 	bl	80049d0 <UART_WaitOnFlagUntilTimeout>
 8004978:	1e03      	subs	r3, r0, #0
 800497a:	d001      	beq.n	8004980 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e021      	b.n	80049c4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2204      	movs	r2, #4
 8004988:	4013      	ands	r3, r2
 800498a:	2b04      	cmp	r3, #4
 800498c:	d10c      	bne.n	80049a8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2280      	movs	r2, #128	; 0x80
 8004992:	03d1      	lsls	r1, r2, #15
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	4a0d      	ldr	r2, [pc, #52]	; (80049cc <UART_CheckIdleState+0x8c>)
 8004998:	9200      	str	r2, [sp, #0]
 800499a:	2200      	movs	r2, #0
 800499c:	f000 f818 	bl	80049d0 <UART_WaitOnFlagUntilTimeout>
 80049a0:	1e03      	subs	r3, r0, #0
 80049a2:	d001      	beq.n	80049a8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e00d      	b.n	80049c4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2274      	movs	r2, #116	; 0x74
 80049be:	2100      	movs	r1, #0
 80049c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	0018      	movs	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b004      	add	sp, #16
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	01ffffff 	.word	0x01ffffff

080049d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b094      	sub	sp, #80	; 0x50
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	603b      	str	r3, [r7, #0]
 80049dc:	1dfb      	adds	r3, r7, #7
 80049de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049e0:	e0a3      	b.n	8004b2a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049e4:	3301      	adds	r3, #1
 80049e6:	d100      	bne.n	80049ea <UART_WaitOnFlagUntilTimeout+0x1a>
 80049e8:	e09f      	b.n	8004b2a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ea:	f7fd fd09 	bl	8002400 <HAL_GetTick>
 80049ee:	0002      	movs	r2, r0
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d302      	bcc.n	8004a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80049fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d13d      	bne.n	8004a7c <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a00:	f3ef 8310 	mrs	r3, PRIMASK
 8004a04:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a08:	647b      	str	r3, [r7, #68]	; 0x44
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a10:	f383 8810 	msr	PRIMASK, r3
}
 8004a14:	46c0      	nop			; (mov r8, r8)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	494c      	ldr	r1, [pc, #304]	; (8004b54 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004a22:	400a      	ands	r2, r1
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a28:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2c:	f383 8810 	msr	PRIMASK, r3
}
 8004a30:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a32:	f3ef 8310 	mrs	r3, PRIMASK
 8004a36:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3a:	643b      	str	r3, [r7, #64]	; 0x40
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a42:	f383 8810 	msr	PRIMASK, r3
}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2101      	movs	r1, #1
 8004a54:	438a      	bics	r2, r1
 8004a56:	609a      	str	r2, [r3, #8]
 8004a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a5e:	f383 8810 	msr	PRIMASK, r3
}
 8004a62:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2274      	movs	r2, #116	; 0x74
 8004a74:	2100      	movs	r1, #0
 8004a76:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e067      	b.n	8004b4c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2204      	movs	r2, #4
 8004a84:	4013      	ands	r3, r2
 8004a86:	d050      	beq.n	8004b2a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69da      	ldr	r2, [r3, #28]
 8004a8e:	2380      	movs	r3, #128	; 0x80
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	401a      	ands	r2, r3
 8004a94:	2380      	movs	r3, #128	; 0x80
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d146      	bne.n	8004b2a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2280      	movs	r2, #128	; 0x80
 8004aa2:	0112      	lsls	r2, r2, #4
 8004aa4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aa6:	f3ef 8310 	mrs	r3, PRIMASK
 8004aaa:	613b      	str	r3, [r7, #16]
  return(result);
 8004aac:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f383 8810 	msr	PRIMASK, r3
}
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4923      	ldr	r1, [pc, #140]	; (8004b54 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004ac8:	400a      	ands	r2, r1
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ace:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	f383 8810 	msr	PRIMASK, r3
}
 8004ad6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8004adc:	61fb      	str	r3, [r7, #28]
  return(result);
 8004ade:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae0:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f383 8810 	msr	PRIMASK, r3
}
 8004aec:	46c0      	nop			; (mov r8, r8)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2101      	movs	r1, #1
 8004afa:	438a      	bics	r2, r1
 8004afc:	609a      	str	r2, [r3, #8]
 8004afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	f383 8810 	msr	PRIMASK, r3
}
 8004b08:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2220      	movs	r2, #32
 8004b14:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2280      	movs	r2, #128	; 0x80
 8004b1a:	2120      	movs	r1, #32
 8004b1c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2274      	movs	r2, #116	; 0x74
 8004b22:	2100      	movs	r1, #0
 8004b24:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e010      	b.n	8004b4c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	4013      	ands	r3, r2
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	425a      	negs	r2, r3
 8004b3a:	4153      	adcs	r3, r2
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	001a      	movs	r2, r3
 8004b40:	1dfb      	adds	r3, r7, #7
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d100      	bne.n	8004b4a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004b48:	e74b      	b.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b014      	add	sp, #80	; 0x50
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	fffffe5f 	.word	0xfffffe5f

08004b58 <__errno>:
 8004b58:	4b01      	ldr	r3, [pc, #4]	; (8004b60 <__errno+0x8>)
 8004b5a:	6818      	ldr	r0, [r3, #0]
 8004b5c:	4770      	bx	lr
 8004b5e:	46c0      	nop			; (mov r8, r8)
 8004b60:	20000190 	.word	0x20000190

08004b64 <__libc_init_array>:
 8004b64:	b570      	push	{r4, r5, r6, lr}
 8004b66:	2600      	movs	r6, #0
 8004b68:	4d0c      	ldr	r5, [pc, #48]	; (8004b9c <__libc_init_array+0x38>)
 8004b6a:	4c0d      	ldr	r4, [pc, #52]	; (8004ba0 <__libc_init_array+0x3c>)
 8004b6c:	1b64      	subs	r4, r4, r5
 8004b6e:	10a4      	asrs	r4, r4, #2
 8004b70:	42a6      	cmp	r6, r4
 8004b72:	d109      	bne.n	8004b88 <__libc_init_array+0x24>
 8004b74:	2600      	movs	r6, #0
 8004b76:	f001 f8a9 	bl	8005ccc <_init>
 8004b7a:	4d0a      	ldr	r5, [pc, #40]	; (8004ba4 <__libc_init_array+0x40>)
 8004b7c:	4c0a      	ldr	r4, [pc, #40]	; (8004ba8 <__libc_init_array+0x44>)
 8004b7e:	1b64      	subs	r4, r4, r5
 8004b80:	10a4      	asrs	r4, r4, #2
 8004b82:	42a6      	cmp	r6, r4
 8004b84:	d105      	bne.n	8004b92 <__libc_init_array+0x2e>
 8004b86:	bd70      	pop	{r4, r5, r6, pc}
 8004b88:	00b3      	lsls	r3, r6, #2
 8004b8a:	58eb      	ldr	r3, [r5, r3]
 8004b8c:	4798      	blx	r3
 8004b8e:	3601      	adds	r6, #1
 8004b90:	e7ee      	b.n	8004b70 <__libc_init_array+0xc>
 8004b92:	00b3      	lsls	r3, r6, #2
 8004b94:	58eb      	ldr	r3, [r5, r3]
 8004b96:	4798      	blx	r3
 8004b98:	3601      	adds	r6, #1
 8004b9a:	e7f2      	b.n	8004b82 <__libc_init_array+0x1e>
 8004b9c:	08005e98 	.word	0x08005e98
 8004ba0:	08005e98 	.word	0x08005e98
 8004ba4:	08005e98 	.word	0x08005e98
 8004ba8:	08005e9c 	.word	0x08005e9c

08004bac <memcpy>:
 8004bac:	2300      	movs	r3, #0
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d100      	bne.n	8004bb6 <memcpy+0xa>
 8004bb4:	bd10      	pop	{r4, pc}
 8004bb6:	5ccc      	ldrb	r4, [r1, r3]
 8004bb8:	54c4      	strb	r4, [r0, r3]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	e7f8      	b.n	8004bb0 <memcpy+0x4>

08004bbe <memset>:
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	1882      	adds	r2, r0, r2
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d100      	bne.n	8004bc8 <memset+0xa>
 8004bc6:	4770      	bx	lr
 8004bc8:	7019      	strb	r1, [r3, #0]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	e7f9      	b.n	8004bc2 <memset+0x4>
	...

08004bd0 <_puts_r>:
 8004bd0:	b570      	push	{r4, r5, r6, lr}
 8004bd2:	0005      	movs	r5, r0
 8004bd4:	000e      	movs	r6, r1
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d004      	beq.n	8004be4 <_puts_r+0x14>
 8004bda:	6983      	ldr	r3, [r0, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <_puts_r+0x14>
 8004be0:	f000 faac 	bl	800513c <__sinit>
 8004be4:	69ab      	ldr	r3, [r5, #24]
 8004be6:	68ac      	ldr	r4, [r5, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d102      	bne.n	8004bf2 <_puts_r+0x22>
 8004bec:	0028      	movs	r0, r5
 8004bee:	f000 faa5 	bl	800513c <__sinit>
 8004bf2:	4b2d      	ldr	r3, [pc, #180]	; (8004ca8 <_puts_r+0xd8>)
 8004bf4:	429c      	cmp	r4, r3
 8004bf6:	d122      	bne.n	8004c3e <_puts_r+0x6e>
 8004bf8:	686c      	ldr	r4, [r5, #4]
 8004bfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004bfc:	07db      	lsls	r3, r3, #31
 8004bfe:	d405      	bmi.n	8004c0c <_puts_r+0x3c>
 8004c00:	89a3      	ldrh	r3, [r4, #12]
 8004c02:	059b      	lsls	r3, r3, #22
 8004c04:	d402      	bmi.n	8004c0c <_puts_r+0x3c>
 8004c06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c08:	f000 fb39 	bl	800527e <__retarget_lock_acquire_recursive>
 8004c0c:	89a3      	ldrh	r3, [r4, #12]
 8004c0e:	071b      	lsls	r3, r3, #28
 8004c10:	d502      	bpl.n	8004c18 <_puts_r+0x48>
 8004c12:	6923      	ldr	r3, [r4, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d129      	bne.n	8004c6c <_puts_r+0x9c>
 8004c18:	0021      	movs	r1, r4
 8004c1a:	0028      	movs	r0, r5
 8004c1c:	f000 f8e8 	bl	8004df0 <__swsetup_r>
 8004c20:	2800      	cmp	r0, #0
 8004c22:	d023      	beq.n	8004c6c <_puts_r+0x9c>
 8004c24:	2501      	movs	r5, #1
 8004c26:	426d      	negs	r5, r5
 8004c28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c2a:	07db      	lsls	r3, r3, #31
 8004c2c:	d405      	bmi.n	8004c3a <_puts_r+0x6a>
 8004c2e:	89a3      	ldrh	r3, [r4, #12]
 8004c30:	059b      	lsls	r3, r3, #22
 8004c32:	d402      	bmi.n	8004c3a <_puts_r+0x6a>
 8004c34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c36:	f000 fb23 	bl	8005280 <__retarget_lock_release_recursive>
 8004c3a:	0028      	movs	r0, r5
 8004c3c:	bd70      	pop	{r4, r5, r6, pc}
 8004c3e:	4b1b      	ldr	r3, [pc, #108]	; (8004cac <_puts_r+0xdc>)
 8004c40:	429c      	cmp	r4, r3
 8004c42:	d101      	bne.n	8004c48 <_puts_r+0x78>
 8004c44:	68ac      	ldr	r4, [r5, #8]
 8004c46:	e7d8      	b.n	8004bfa <_puts_r+0x2a>
 8004c48:	4b19      	ldr	r3, [pc, #100]	; (8004cb0 <_puts_r+0xe0>)
 8004c4a:	429c      	cmp	r4, r3
 8004c4c:	d1d5      	bne.n	8004bfa <_puts_r+0x2a>
 8004c4e:	68ec      	ldr	r4, [r5, #12]
 8004c50:	e7d3      	b.n	8004bfa <_puts_r+0x2a>
 8004c52:	3601      	adds	r6, #1
 8004c54:	60a3      	str	r3, [r4, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	da04      	bge.n	8004c64 <_puts_r+0x94>
 8004c5a:	69a2      	ldr	r2, [r4, #24]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	dc16      	bgt.n	8004c8e <_puts_r+0xbe>
 8004c60:	290a      	cmp	r1, #10
 8004c62:	d014      	beq.n	8004c8e <_puts_r+0xbe>
 8004c64:	6823      	ldr	r3, [r4, #0]
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	6022      	str	r2, [r4, #0]
 8004c6a:	7019      	strb	r1, [r3, #0]
 8004c6c:	68a3      	ldr	r3, [r4, #8]
 8004c6e:	7831      	ldrb	r1, [r6, #0]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	2900      	cmp	r1, #0
 8004c74:	d1ed      	bne.n	8004c52 <_puts_r+0x82>
 8004c76:	60a3      	str	r3, [r4, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	da0f      	bge.n	8004c9c <_puts_r+0xcc>
 8004c7c:	0028      	movs	r0, r5
 8004c7e:	0022      	movs	r2, r4
 8004c80:	310a      	adds	r1, #10
 8004c82:	f000 f85f 	bl	8004d44 <__swbuf_r>
 8004c86:	250a      	movs	r5, #10
 8004c88:	1c43      	adds	r3, r0, #1
 8004c8a:	d1cd      	bne.n	8004c28 <_puts_r+0x58>
 8004c8c:	e7ca      	b.n	8004c24 <_puts_r+0x54>
 8004c8e:	0022      	movs	r2, r4
 8004c90:	0028      	movs	r0, r5
 8004c92:	f000 f857 	bl	8004d44 <__swbuf_r>
 8004c96:	1c43      	adds	r3, r0, #1
 8004c98:	d1e8      	bne.n	8004c6c <_puts_r+0x9c>
 8004c9a:	e7c3      	b.n	8004c24 <_puts_r+0x54>
 8004c9c:	250a      	movs	r5, #10
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	6022      	str	r2, [r4, #0]
 8004ca4:	701d      	strb	r5, [r3, #0]
 8004ca6:	e7bf      	b.n	8004c28 <_puts_r+0x58>
 8004ca8:	08005e1c 	.word	0x08005e1c
 8004cac:	08005e3c 	.word	0x08005e3c
 8004cb0:	08005dfc 	.word	0x08005dfc

08004cb4 <puts>:
 8004cb4:	b510      	push	{r4, lr}
 8004cb6:	4b03      	ldr	r3, [pc, #12]	; (8004cc4 <puts+0x10>)
 8004cb8:	0001      	movs	r1, r0
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	f7ff ff88 	bl	8004bd0 <_puts_r>
 8004cc0:	bd10      	pop	{r4, pc}
 8004cc2:	46c0      	nop			; (mov r8, r8)
 8004cc4:	20000190 	.word	0x20000190

08004cc8 <siprintf>:
 8004cc8:	b40e      	push	{r1, r2, r3}
 8004cca:	b500      	push	{lr}
 8004ccc:	490b      	ldr	r1, [pc, #44]	; (8004cfc <siprintf+0x34>)
 8004cce:	b09c      	sub	sp, #112	; 0x70
 8004cd0:	ab1d      	add	r3, sp, #116	; 0x74
 8004cd2:	9002      	str	r0, [sp, #8]
 8004cd4:	9006      	str	r0, [sp, #24]
 8004cd6:	9107      	str	r1, [sp, #28]
 8004cd8:	9104      	str	r1, [sp, #16]
 8004cda:	4809      	ldr	r0, [pc, #36]	; (8004d00 <siprintf+0x38>)
 8004cdc:	4909      	ldr	r1, [pc, #36]	; (8004d04 <siprintf+0x3c>)
 8004cde:	cb04      	ldmia	r3!, {r2}
 8004ce0:	9105      	str	r1, [sp, #20]
 8004ce2:	6800      	ldr	r0, [r0, #0]
 8004ce4:	a902      	add	r1, sp, #8
 8004ce6:	9301      	str	r3, [sp, #4]
 8004ce8:	f000 fc42 	bl	8005570 <_svfiprintf_r>
 8004cec:	2300      	movs	r3, #0
 8004cee:	9a02      	ldr	r2, [sp, #8]
 8004cf0:	7013      	strb	r3, [r2, #0]
 8004cf2:	b01c      	add	sp, #112	; 0x70
 8004cf4:	bc08      	pop	{r3}
 8004cf6:	b003      	add	sp, #12
 8004cf8:	4718      	bx	r3
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	7fffffff 	.word	0x7fffffff
 8004d00:	20000190 	.word	0x20000190
 8004d04:	ffff0208 	.word	0xffff0208

08004d08 <strcpy>:
 8004d08:	0003      	movs	r3, r0
 8004d0a:	780a      	ldrb	r2, [r1, #0]
 8004d0c:	3101      	adds	r1, #1
 8004d0e:	701a      	strb	r2, [r3, #0]
 8004d10:	3301      	adds	r3, #1
 8004d12:	2a00      	cmp	r2, #0
 8004d14:	d1f9      	bne.n	8004d0a <strcpy+0x2>
 8004d16:	4770      	bx	lr

08004d18 <strncat>:
 8004d18:	0003      	movs	r3, r0
 8004d1a:	b530      	push	{r4, r5, lr}
 8004d1c:	781c      	ldrb	r4, [r3, #0]
 8004d1e:	2c00      	cmp	r4, #0
 8004d20:	d108      	bne.n	8004d34 <strncat+0x1c>
 8004d22:	1889      	adds	r1, r1, r2
 8004d24:	2a00      	cmp	r2, #0
 8004d26:	d004      	beq.n	8004d32 <strncat+0x1a>
 8004d28:	4255      	negs	r5, r2
 8004d2a:	5d4d      	ldrb	r5, [r1, r5]
 8004d2c:	701d      	strb	r5, [r3, #0]
 8004d2e:	2d00      	cmp	r5, #0
 8004d30:	d102      	bne.n	8004d38 <strncat+0x20>
 8004d32:	bd30      	pop	{r4, r5, pc}
 8004d34:	3301      	adds	r3, #1
 8004d36:	e7f1      	b.n	8004d1c <strncat+0x4>
 8004d38:	2a01      	cmp	r2, #1
 8004d3a:	d100      	bne.n	8004d3e <strncat+0x26>
 8004d3c:	705c      	strb	r4, [r3, #1]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	3a01      	subs	r2, #1
 8004d42:	e7ef      	b.n	8004d24 <strncat+0xc>

08004d44 <__swbuf_r>:
 8004d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d46:	0005      	movs	r5, r0
 8004d48:	000e      	movs	r6, r1
 8004d4a:	0014      	movs	r4, r2
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	d004      	beq.n	8004d5a <__swbuf_r+0x16>
 8004d50:	6983      	ldr	r3, [r0, #24]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <__swbuf_r+0x16>
 8004d56:	f000 f9f1 	bl	800513c <__sinit>
 8004d5a:	4b22      	ldr	r3, [pc, #136]	; (8004de4 <__swbuf_r+0xa0>)
 8004d5c:	429c      	cmp	r4, r3
 8004d5e:	d12e      	bne.n	8004dbe <__swbuf_r+0x7a>
 8004d60:	686c      	ldr	r4, [r5, #4]
 8004d62:	69a3      	ldr	r3, [r4, #24]
 8004d64:	60a3      	str	r3, [r4, #8]
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	071b      	lsls	r3, r3, #28
 8004d6a:	d532      	bpl.n	8004dd2 <__swbuf_r+0x8e>
 8004d6c:	6923      	ldr	r3, [r4, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d02f      	beq.n	8004dd2 <__swbuf_r+0x8e>
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	6922      	ldr	r2, [r4, #16]
 8004d76:	b2f7      	uxtb	r7, r6
 8004d78:	1a98      	subs	r0, r3, r2
 8004d7a:	6963      	ldr	r3, [r4, #20]
 8004d7c:	b2f6      	uxtb	r6, r6
 8004d7e:	4283      	cmp	r3, r0
 8004d80:	dc05      	bgt.n	8004d8e <__swbuf_r+0x4a>
 8004d82:	0021      	movs	r1, r4
 8004d84:	0028      	movs	r0, r5
 8004d86:	f000 f937 	bl	8004ff8 <_fflush_r>
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	d127      	bne.n	8004dde <__swbuf_r+0x9a>
 8004d8e:	68a3      	ldr	r3, [r4, #8]
 8004d90:	3001      	adds	r0, #1
 8004d92:	3b01      	subs	r3, #1
 8004d94:	60a3      	str	r3, [r4, #8]
 8004d96:	6823      	ldr	r3, [r4, #0]
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	6022      	str	r2, [r4, #0]
 8004d9c:	701f      	strb	r7, [r3, #0]
 8004d9e:	6963      	ldr	r3, [r4, #20]
 8004da0:	4283      	cmp	r3, r0
 8004da2:	d004      	beq.n	8004dae <__swbuf_r+0x6a>
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	07db      	lsls	r3, r3, #31
 8004da8:	d507      	bpl.n	8004dba <__swbuf_r+0x76>
 8004daa:	2e0a      	cmp	r6, #10
 8004dac:	d105      	bne.n	8004dba <__swbuf_r+0x76>
 8004dae:	0021      	movs	r1, r4
 8004db0:	0028      	movs	r0, r5
 8004db2:	f000 f921 	bl	8004ff8 <_fflush_r>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d111      	bne.n	8004dde <__swbuf_r+0x9a>
 8004dba:	0030      	movs	r0, r6
 8004dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dbe:	4b0a      	ldr	r3, [pc, #40]	; (8004de8 <__swbuf_r+0xa4>)
 8004dc0:	429c      	cmp	r4, r3
 8004dc2:	d101      	bne.n	8004dc8 <__swbuf_r+0x84>
 8004dc4:	68ac      	ldr	r4, [r5, #8]
 8004dc6:	e7cc      	b.n	8004d62 <__swbuf_r+0x1e>
 8004dc8:	4b08      	ldr	r3, [pc, #32]	; (8004dec <__swbuf_r+0xa8>)
 8004dca:	429c      	cmp	r4, r3
 8004dcc:	d1c9      	bne.n	8004d62 <__swbuf_r+0x1e>
 8004dce:	68ec      	ldr	r4, [r5, #12]
 8004dd0:	e7c7      	b.n	8004d62 <__swbuf_r+0x1e>
 8004dd2:	0021      	movs	r1, r4
 8004dd4:	0028      	movs	r0, r5
 8004dd6:	f000 f80b 	bl	8004df0 <__swsetup_r>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d0c9      	beq.n	8004d72 <__swbuf_r+0x2e>
 8004dde:	2601      	movs	r6, #1
 8004de0:	4276      	negs	r6, r6
 8004de2:	e7ea      	b.n	8004dba <__swbuf_r+0x76>
 8004de4:	08005e1c 	.word	0x08005e1c
 8004de8:	08005e3c 	.word	0x08005e3c
 8004dec:	08005dfc 	.word	0x08005dfc

08004df0 <__swsetup_r>:
 8004df0:	4b37      	ldr	r3, [pc, #220]	; (8004ed0 <__swsetup_r+0xe0>)
 8004df2:	b570      	push	{r4, r5, r6, lr}
 8004df4:	681d      	ldr	r5, [r3, #0]
 8004df6:	0006      	movs	r6, r0
 8004df8:	000c      	movs	r4, r1
 8004dfa:	2d00      	cmp	r5, #0
 8004dfc:	d005      	beq.n	8004e0a <__swsetup_r+0x1a>
 8004dfe:	69ab      	ldr	r3, [r5, #24]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <__swsetup_r+0x1a>
 8004e04:	0028      	movs	r0, r5
 8004e06:	f000 f999 	bl	800513c <__sinit>
 8004e0a:	4b32      	ldr	r3, [pc, #200]	; (8004ed4 <__swsetup_r+0xe4>)
 8004e0c:	429c      	cmp	r4, r3
 8004e0e:	d10f      	bne.n	8004e30 <__swsetup_r+0x40>
 8004e10:	686c      	ldr	r4, [r5, #4]
 8004e12:	230c      	movs	r3, #12
 8004e14:	5ee2      	ldrsh	r2, [r4, r3]
 8004e16:	b293      	uxth	r3, r2
 8004e18:	0711      	lsls	r1, r2, #28
 8004e1a:	d42d      	bmi.n	8004e78 <__swsetup_r+0x88>
 8004e1c:	06d9      	lsls	r1, r3, #27
 8004e1e:	d411      	bmi.n	8004e44 <__swsetup_r+0x54>
 8004e20:	2309      	movs	r3, #9
 8004e22:	2001      	movs	r0, #1
 8004e24:	6033      	str	r3, [r6, #0]
 8004e26:	3337      	adds	r3, #55	; 0x37
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	81a3      	strh	r3, [r4, #12]
 8004e2c:	4240      	negs	r0, r0
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}
 8004e30:	4b29      	ldr	r3, [pc, #164]	; (8004ed8 <__swsetup_r+0xe8>)
 8004e32:	429c      	cmp	r4, r3
 8004e34:	d101      	bne.n	8004e3a <__swsetup_r+0x4a>
 8004e36:	68ac      	ldr	r4, [r5, #8]
 8004e38:	e7eb      	b.n	8004e12 <__swsetup_r+0x22>
 8004e3a:	4b28      	ldr	r3, [pc, #160]	; (8004edc <__swsetup_r+0xec>)
 8004e3c:	429c      	cmp	r4, r3
 8004e3e:	d1e8      	bne.n	8004e12 <__swsetup_r+0x22>
 8004e40:	68ec      	ldr	r4, [r5, #12]
 8004e42:	e7e6      	b.n	8004e12 <__swsetup_r+0x22>
 8004e44:	075b      	lsls	r3, r3, #29
 8004e46:	d513      	bpl.n	8004e70 <__swsetup_r+0x80>
 8004e48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e4a:	2900      	cmp	r1, #0
 8004e4c:	d008      	beq.n	8004e60 <__swsetup_r+0x70>
 8004e4e:	0023      	movs	r3, r4
 8004e50:	3344      	adds	r3, #68	; 0x44
 8004e52:	4299      	cmp	r1, r3
 8004e54:	d002      	beq.n	8004e5c <__swsetup_r+0x6c>
 8004e56:	0030      	movs	r0, r6
 8004e58:	f000 fa80 	bl	800535c <_free_r>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	6363      	str	r3, [r4, #52]	; 0x34
 8004e60:	2224      	movs	r2, #36	; 0x24
 8004e62:	89a3      	ldrh	r3, [r4, #12]
 8004e64:	4393      	bics	r3, r2
 8004e66:	81a3      	strh	r3, [r4, #12]
 8004e68:	2300      	movs	r3, #0
 8004e6a:	6063      	str	r3, [r4, #4]
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	6023      	str	r3, [r4, #0]
 8004e70:	2308      	movs	r3, #8
 8004e72:	89a2      	ldrh	r2, [r4, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	81a3      	strh	r3, [r4, #12]
 8004e78:	6923      	ldr	r3, [r4, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10b      	bne.n	8004e96 <__swsetup_r+0xa6>
 8004e7e:	21a0      	movs	r1, #160	; 0xa0
 8004e80:	2280      	movs	r2, #128	; 0x80
 8004e82:	89a3      	ldrh	r3, [r4, #12]
 8004e84:	0089      	lsls	r1, r1, #2
 8004e86:	0092      	lsls	r2, r2, #2
 8004e88:	400b      	ands	r3, r1
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d003      	beq.n	8004e96 <__swsetup_r+0xa6>
 8004e8e:	0021      	movs	r1, r4
 8004e90:	0030      	movs	r0, r6
 8004e92:	f000 fa1f 	bl	80052d4 <__smakebuf_r>
 8004e96:	220c      	movs	r2, #12
 8004e98:	5ea3      	ldrsh	r3, [r4, r2]
 8004e9a:	2001      	movs	r0, #1
 8004e9c:	001a      	movs	r2, r3
 8004e9e:	b299      	uxth	r1, r3
 8004ea0:	4002      	ands	r2, r0
 8004ea2:	4203      	tst	r3, r0
 8004ea4:	d00f      	beq.n	8004ec6 <__swsetup_r+0xd6>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	60a2      	str	r2, [r4, #8]
 8004eaa:	6962      	ldr	r2, [r4, #20]
 8004eac:	4252      	negs	r2, r2
 8004eae:	61a2      	str	r2, [r4, #24]
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	6922      	ldr	r2, [r4, #16]
 8004eb4:	4282      	cmp	r2, r0
 8004eb6:	d1ba      	bne.n	8004e2e <__swsetup_r+0x3e>
 8004eb8:	060a      	lsls	r2, r1, #24
 8004eba:	d5b8      	bpl.n	8004e2e <__swsetup_r+0x3e>
 8004ebc:	2240      	movs	r2, #64	; 0x40
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	81a3      	strh	r3, [r4, #12]
 8004ec2:	3801      	subs	r0, #1
 8004ec4:	e7b3      	b.n	8004e2e <__swsetup_r+0x3e>
 8004ec6:	0788      	lsls	r0, r1, #30
 8004ec8:	d400      	bmi.n	8004ecc <__swsetup_r+0xdc>
 8004eca:	6962      	ldr	r2, [r4, #20]
 8004ecc:	60a2      	str	r2, [r4, #8]
 8004ece:	e7ef      	b.n	8004eb0 <__swsetup_r+0xc0>
 8004ed0:	20000190 	.word	0x20000190
 8004ed4:	08005e1c 	.word	0x08005e1c
 8004ed8:	08005e3c 	.word	0x08005e3c
 8004edc:	08005dfc 	.word	0x08005dfc

08004ee0 <__sflush_r>:
 8004ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ee2:	898b      	ldrh	r3, [r1, #12]
 8004ee4:	0005      	movs	r5, r0
 8004ee6:	000c      	movs	r4, r1
 8004ee8:	071a      	lsls	r2, r3, #28
 8004eea:	d45f      	bmi.n	8004fac <__sflush_r+0xcc>
 8004eec:	684a      	ldr	r2, [r1, #4]
 8004eee:	2a00      	cmp	r2, #0
 8004ef0:	dc04      	bgt.n	8004efc <__sflush_r+0x1c>
 8004ef2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004ef4:	2a00      	cmp	r2, #0
 8004ef6:	dc01      	bgt.n	8004efc <__sflush_r+0x1c>
 8004ef8:	2000      	movs	r0, #0
 8004efa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004efc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004efe:	2f00      	cmp	r7, #0
 8004f00:	d0fa      	beq.n	8004ef8 <__sflush_r+0x18>
 8004f02:	2200      	movs	r2, #0
 8004f04:	2180      	movs	r1, #128	; 0x80
 8004f06:	682e      	ldr	r6, [r5, #0]
 8004f08:	602a      	str	r2, [r5, #0]
 8004f0a:	001a      	movs	r2, r3
 8004f0c:	0149      	lsls	r1, r1, #5
 8004f0e:	400a      	ands	r2, r1
 8004f10:	420b      	tst	r3, r1
 8004f12:	d034      	beq.n	8004f7e <__sflush_r+0x9e>
 8004f14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f16:	89a3      	ldrh	r3, [r4, #12]
 8004f18:	075b      	lsls	r3, r3, #29
 8004f1a:	d506      	bpl.n	8004f2a <__sflush_r+0x4a>
 8004f1c:	6863      	ldr	r3, [r4, #4]
 8004f1e:	1ac0      	subs	r0, r0, r3
 8004f20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <__sflush_r+0x4a>
 8004f26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f28:	1ac0      	subs	r0, r0, r3
 8004f2a:	0002      	movs	r2, r0
 8004f2c:	6a21      	ldr	r1, [r4, #32]
 8004f2e:	2300      	movs	r3, #0
 8004f30:	0028      	movs	r0, r5
 8004f32:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004f34:	47b8      	blx	r7
 8004f36:	89a1      	ldrh	r1, [r4, #12]
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d106      	bne.n	8004f4a <__sflush_r+0x6a>
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	2b1d      	cmp	r3, #29
 8004f40:	d831      	bhi.n	8004fa6 <__sflush_r+0xc6>
 8004f42:	4a2c      	ldr	r2, [pc, #176]	; (8004ff4 <__sflush_r+0x114>)
 8004f44:	40da      	lsrs	r2, r3
 8004f46:	07d3      	lsls	r3, r2, #31
 8004f48:	d52d      	bpl.n	8004fa6 <__sflush_r+0xc6>
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	6063      	str	r3, [r4, #4]
 8004f4e:	6923      	ldr	r3, [r4, #16]
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	04cb      	lsls	r3, r1, #19
 8004f54:	d505      	bpl.n	8004f62 <__sflush_r+0x82>
 8004f56:	1c43      	adds	r3, r0, #1
 8004f58:	d102      	bne.n	8004f60 <__sflush_r+0x80>
 8004f5a:	682b      	ldr	r3, [r5, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d100      	bne.n	8004f62 <__sflush_r+0x82>
 8004f60:	6560      	str	r0, [r4, #84]	; 0x54
 8004f62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f64:	602e      	str	r6, [r5, #0]
 8004f66:	2900      	cmp	r1, #0
 8004f68:	d0c6      	beq.n	8004ef8 <__sflush_r+0x18>
 8004f6a:	0023      	movs	r3, r4
 8004f6c:	3344      	adds	r3, #68	; 0x44
 8004f6e:	4299      	cmp	r1, r3
 8004f70:	d002      	beq.n	8004f78 <__sflush_r+0x98>
 8004f72:	0028      	movs	r0, r5
 8004f74:	f000 f9f2 	bl	800535c <_free_r>
 8004f78:	2000      	movs	r0, #0
 8004f7a:	6360      	str	r0, [r4, #52]	; 0x34
 8004f7c:	e7bd      	b.n	8004efa <__sflush_r+0x1a>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	0028      	movs	r0, r5
 8004f82:	6a21      	ldr	r1, [r4, #32]
 8004f84:	47b8      	blx	r7
 8004f86:	1c43      	adds	r3, r0, #1
 8004f88:	d1c5      	bne.n	8004f16 <__sflush_r+0x36>
 8004f8a:	682b      	ldr	r3, [r5, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0c2      	beq.n	8004f16 <__sflush_r+0x36>
 8004f90:	2b1d      	cmp	r3, #29
 8004f92:	d001      	beq.n	8004f98 <__sflush_r+0xb8>
 8004f94:	2b16      	cmp	r3, #22
 8004f96:	d101      	bne.n	8004f9c <__sflush_r+0xbc>
 8004f98:	602e      	str	r6, [r5, #0]
 8004f9a:	e7ad      	b.n	8004ef8 <__sflush_r+0x18>
 8004f9c:	2340      	movs	r3, #64	; 0x40
 8004f9e:	89a2      	ldrh	r2, [r4, #12]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	81a3      	strh	r3, [r4, #12]
 8004fa4:	e7a9      	b.n	8004efa <__sflush_r+0x1a>
 8004fa6:	2340      	movs	r3, #64	; 0x40
 8004fa8:	430b      	orrs	r3, r1
 8004faa:	e7fa      	b.n	8004fa2 <__sflush_r+0xc2>
 8004fac:	690f      	ldr	r7, [r1, #16]
 8004fae:	2f00      	cmp	r7, #0
 8004fb0:	d0a2      	beq.n	8004ef8 <__sflush_r+0x18>
 8004fb2:	680a      	ldr	r2, [r1, #0]
 8004fb4:	600f      	str	r7, [r1, #0]
 8004fb6:	1bd2      	subs	r2, r2, r7
 8004fb8:	9201      	str	r2, [sp, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	079b      	lsls	r3, r3, #30
 8004fbe:	d100      	bne.n	8004fc2 <__sflush_r+0xe2>
 8004fc0:	694a      	ldr	r2, [r1, #20]
 8004fc2:	60a2      	str	r2, [r4, #8]
 8004fc4:	9b01      	ldr	r3, [sp, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	dc00      	bgt.n	8004fcc <__sflush_r+0xec>
 8004fca:	e795      	b.n	8004ef8 <__sflush_r+0x18>
 8004fcc:	003a      	movs	r2, r7
 8004fce:	0028      	movs	r0, r5
 8004fd0:	9b01      	ldr	r3, [sp, #4]
 8004fd2:	6a21      	ldr	r1, [r4, #32]
 8004fd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004fd6:	47b0      	blx	r6
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	dc06      	bgt.n	8004fea <__sflush_r+0x10a>
 8004fdc:	2340      	movs	r3, #64	; 0x40
 8004fde:	2001      	movs	r0, #1
 8004fe0:	89a2      	ldrh	r2, [r4, #12]
 8004fe2:	4240      	negs	r0, r0
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	81a3      	strh	r3, [r4, #12]
 8004fe8:	e787      	b.n	8004efa <__sflush_r+0x1a>
 8004fea:	9b01      	ldr	r3, [sp, #4]
 8004fec:	183f      	adds	r7, r7, r0
 8004fee:	1a1b      	subs	r3, r3, r0
 8004ff0:	9301      	str	r3, [sp, #4]
 8004ff2:	e7e7      	b.n	8004fc4 <__sflush_r+0xe4>
 8004ff4:	20400001 	.word	0x20400001

08004ff8 <_fflush_r>:
 8004ff8:	690b      	ldr	r3, [r1, #16]
 8004ffa:	b570      	push	{r4, r5, r6, lr}
 8004ffc:	0005      	movs	r5, r0
 8004ffe:	000c      	movs	r4, r1
 8005000:	2b00      	cmp	r3, #0
 8005002:	d102      	bne.n	800500a <_fflush_r+0x12>
 8005004:	2500      	movs	r5, #0
 8005006:	0028      	movs	r0, r5
 8005008:	bd70      	pop	{r4, r5, r6, pc}
 800500a:	2800      	cmp	r0, #0
 800500c:	d004      	beq.n	8005018 <_fflush_r+0x20>
 800500e:	6983      	ldr	r3, [r0, #24]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <_fflush_r+0x20>
 8005014:	f000 f892 	bl	800513c <__sinit>
 8005018:	4b14      	ldr	r3, [pc, #80]	; (800506c <_fflush_r+0x74>)
 800501a:	429c      	cmp	r4, r3
 800501c:	d11b      	bne.n	8005056 <_fflush_r+0x5e>
 800501e:	686c      	ldr	r4, [r5, #4]
 8005020:	220c      	movs	r2, #12
 8005022:	5ea3      	ldrsh	r3, [r4, r2]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d0ed      	beq.n	8005004 <_fflush_r+0xc>
 8005028:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800502a:	07d2      	lsls	r2, r2, #31
 800502c:	d404      	bmi.n	8005038 <_fflush_r+0x40>
 800502e:	059b      	lsls	r3, r3, #22
 8005030:	d402      	bmi.n	8005038 <_fflush_r+0x40>
 8005032:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005034:	f000 f923 	bl	800527e <__retarget_lock_acquire_recursive>
 8005038:	0028      	movs	r0, r5
 800503a:	0021      	movs	r1, r4
 800503c:	f7ff ff50 	bl	8004ee0 <__sflush_r>
 8005040:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005042:	0005      	movs	r5, r0
 8005044:	07db      	lsls	r3, r3, #31
 8005046:	d4de      	bmi.n	8005006 <_fflush_r+0xe>
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	059b      	lsls	r3, r3, #22
 800504c:	d4db      	bmi.n	8005006 <_fflush_r+0xe>
 800504e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005050:	f000 f916 	bl	8005280 <__retarget_lock_release_recursive>
 8005054:	e7d7      	b.n	8005006 <_fflush_r+0xe>
 8005056:	4b06      	ldr	r3, [pc, #24]	; (8005070 <_fflush_r+0x78>)
 8005058:	429c      	cmp	r4, r3
 800505a:	d101      	bne.n	8005060 <_fflush_r+0x68>
 800505c:	68ac      	ldr	r4, [r5, #8]
 800505e:	e7df      	b.n	8005020 <_fflush_r+0x28>
 8005060:	4b04      	ldr	r3, [pc, #16]	; (8005074 <_fflush_r+0x7c>)
 8005062:	429c      	cmp	r4, r3
 8005064:	d1dc      	bne.n	8005020 <_fflush_r+0x28>
 8005066:	68ec      	ldr	r4, [r5, #12]
 8005068:	e7da      	b.n	8005020 <_fflush_r+0x28>
 800506a:	46c0      	nop			; (mov r8, r8)
 800506c:	08005e1c 	.word	0x08005e1c
 8005070:	08005e3c 	.word	0x08005e3c
 8005074:	08005dfc 	.word	0x08005dfc

08005078 <std>:
 8005078:	2300      	movs	r3, #0
 800507a:	b510      	push	{r4, lr}
 800507c:	0004      	movs	r4, r0
 800507e:	6003      	str	r3, [r0, #0]
 8005080:	6043      	str	r3, [r0, #4]
 8005082:	6083      	str	r3, [r0, #8]
 8005084:	8181      	strh	r1, [r0, #12]
 8005086:	6643      	str	r3, [r0, #100]	; 0x64
 8005088:	0019      	movs	r1, r3
 800508a:	81c2      	strh	r2, [r0, #14]
 800508c:	6103      	str	r3, [r0, #16]
 800508e:	6143      	str	r3, [r0, #20]
 8005090:	6183      	str	r3, [r0, #24]
 8005092:	2208      	movs	r2, #8
 8005094:	305c      	adds	r0, #92	; 0x5c
 8005096:	f7ff fd92 	bl	8004bbe <memset>
 800509a:	4b05      	ldr	r3, [pc, #20]	; (80050b0 <std+0x38>)
 800509c:	6263      	str	r3, [r4, #36]	; 0x24
 800509e:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <std+0x3c>)
 80050a0:	6224      	str	r4, [r4, #32]
 80050a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80050a4:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <std+0x40>)
 80050a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050a8:	4b04      	ldr	r3, [pc, #16]	; (80050bc <std+0x44>)
 80050aa:	6323      	str	r3, [r4, #48]	; 0x30
 80050ac:	bd10      	pop	{r4, pc}
 80050ae:	46c0      	nop			; (mov r8, r8)
 80050b0:	08005a99 	.word	0x08005a99
 80050b4:	08005ac1 	.word	0x08005ac1
 80050b8:	08005af9 	.word	0x08005af9
 80050bc:	08005b25 	.word	0x08005b25

080050c0 <_cleanup_r>:
 80050c0:	b510      	push	{r4, lr}
 80050c2:	4902      	ldr	r1, [pc, #8]	; (80050cc <_cleanup_r+0xc>)
 80050c4:	f000 f8ba 	bl	800523c <_fwalk_reent>
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	46c0      	nop			; (mov r8, r8)
 80050cc:	08004ff9 	.word	0x08004ff9

080050d0 <__sfmoreglue>:
 80050d0:	b570      	push	{r4, r5, r6, lr}
 80050d2:	2568      	movs	r5, #104	; 0x68
 80050d4:	1e4a      	subs	r2, r1, #1
 80050d6:	4355      	muls	r5, r2
 80050d8:	000e      	movs	r6, r1
 80050da:	0029      	movs	r1, r5
 80050dc:	3174      	adds	r1, #116	; 0x74
 80050de:	f000 f987 	bl	80053f0 <_malloc_r>
 80050e2:	1e04      	subs	r4, r0, #0
 80050e4:	d008      	beq.n	80050f8 <__sfmoreglue+0x28>
 80050e6:	2100      	movs	r1, #0
 80050e8:	002a      	movs	r2, r5
 80050ea:	6001      	str	r1, [r0, #0]
 80050ec:	6046      	str	r6, [r0, #4]
 80050ee:	300c      	adds	r0, #12
 80050f0:	60a0      	str	r0, [r4, #8]
 80050f2:	3268      	adds	r2, #104	; 0x68
 80050f4:	f7ff fd63 	bl	8004bbe <memset>
 80050f8:	0020      	movs	r0, r4
 80050fa:	bd70      	pop	{r4, r5, r6, pc}

080050fc <__sfp_lock_acquire>:
 80050fc:	b510      	push	{r4, lr}
 80050fe:	4802      	ldr	r0, [pc, #8]	; (8005108 <__sfp_lock_acquire+0xc>)
 8005100:	f000 f8bd 	bl	800527e <__retarget_lock_acquire_recursive>
 8005104:	bd10      	pop	{r4, pc}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	20000350 	.word	0x20000350

0800510c <__sfp_lock_release>:
 800510c:	b510      	push	{r4, lr}
 800510e:	4802      	ldr	r0, [pc, #8]	; (8005118 <__sfp_lock_release+0xc>)
 8005110:	f000 f8b6 	bl	8005280 <__retarget_lock_release_recursive>
 8005114:	bd10      	pop	{r4, pc}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	20000350 	.word	0x20000350

0800511c <__sinit_lock_acquire>:
 800511c:	b510      	push	{r4, lr}
 800511e:	4802      	ldr	r0, [pc, #8]	; (8005128 <__sinit_lock_acquire+0xc>)
 8005120:	f000 f8ad 	bl	800527e <__retarget_lock_acquire_recursive>
 8005124:	bd10      	pop	{r4, pc}
 8005126:	46c0      	nop			; (mov r8, r8)
 8005128:	2000034b 	.word	0x2000034b

0800512c <__sinit_lock_release>:
 800512c:	b510      	push	{r4, lr}
 800512e:	4802      	ldr	r0, [pc, #8]	; (8005138 <__sinit_lock_release+0xc>)
 8005130:	f000 f8a6 	bl	8005280 <__retarget_lock_release_recursive>
 8005134:	bd10      	pop	{r4, pc}
 8005136:	46c0      	nop			; (mov r8, r8)
 8005138:	2000034b 	.word	0x2000034b

0800513c <__sinit>:
 800513c:	b513      	push	{r0, r1, r4, lr}
 800513e:	0004      	movs	r4, r0
 8005140:	f7ff ffec 	bl	800511c <__sinit_lock_acquire>
 8005144:	69a3      	ldr	r3, [r4, #24]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <__sinit+0x14>
 800514a:	f7ff ffef 	bl	800512c <__sinit_lock_release>
 800514e:	bd13      	pop	{r0, r1, r4, pc}
 8005150:	64a3      	str	r3, [r4, #72]	; 0x48
 8005152:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005154:	6523      	str	r3, [r4, #80]	; 0x50
 8005156:	4b13      	ldr	r3, [pc, #76]	; (80051a4 <__sinit+0x68>)
 8005158:	4a13      	ldr	r2, [pc, #76]	; (80051a8 <__sinit+0x6c>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	62a2      	str	r2, [r4, #40]	; 0x28
 800515e:	9301      	str	r3, [sp, #4]
 8005160:	42a3      	cmp	r3, r4
 8005162:	d101      	bne.n	8005168 <__sinit+0x2c>
 8005164:	2301      	movs	r3, #1
 8005166:	61a3      	str	r3, [r4, #24]
 8005168:	0020      	movs	r0, r4
 800516a:	f000 f81f 	bl	80051ac <__sfp>
 800516e:	6060      	str	r0, [r4, #4]
 8005170:	0020      	movs	r0, r4
 8005172:	f000 f81b 	bl	80051ac <__sfp>
 8005176:	60a0      	str	r0, [r4, #8]
 8005178:	0020      	movs	r0, r4
 800517a:	f000 f817 	bl	80051ac <__sfp>
 800517e:	2200      	movs	r2, #0
 8005180:	2104      	movs	r1, #4
 8005182:	60e0      	str	r0, [r4, #12]
 8005184:	6860      	ldr	r0, [r4, #4]
 8005186:	f7ff ff77 	bl	8005078 <std>
 800518a:	2201      	movs	r2, #1
 800518c:	2109      	movs	r1, #9
 800518e:	68a0      	ldr	r0, [r4, #8]
 8005190:	f7ff ff72 	bl	8005078 <std>
 8005194:	2202      	movs	r2, #2
 8005196:	2112      	movs	r1, #18
 8005198:	68e0      	ldr	r0, [r4, #12]
 800519a:	f7ff ff6d 	bl	8005078 <std>
 800519e:	2301      	movs	r3, #1
 80051a0:	61a3      	str	r3, [r4, #24]
 80051a2:	e7d2      	b.n	800514a <__sinit+0xe>
 80051a4:	08005df8 	.word	0x08005df8
 80051a8:	080050c1 	.word	0x080050c1

080051ac <__sfp>:
 80051ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ae:	0007      	movs	r7, r0
 80051b0:	f7ff ffa4 	bl	80050fc <__sfp_lock_acquire>
 80051b4:	4b1f      	ldr	r3, [pc, #124]	; (8005234 <__sfp+0x88>)
 80051b6:	681e      	ldr	r6, [r3, #0]
 80051b8:	69b3      	ldr	r3, [r6, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d102      	bne.n	80051c4 <__sfp+0x18>
 80051be:	0030      	movs	r0, r6
 80051c0:	f7ff ffbc 	bl	800513c <__sinit>
 80051c4:	3648      	adds	r6, #72	; 0x48
 80051c6:	68b4      	ldr	r4, [r6, #8]
 80051c8:	6873      	ldr	r3, [r6, #4]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	d504      	bpl.n	80051d8 <__sfp+0x2c>
 80051ce:	6833      	ldr	r3, [r6, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d022      	beq.n	800521a <__sfp+0x6e>
 80051d4:	6836      	ldr	r6, [r6, #0]
 80051d6:	e7f6      	b.n	80051c6 <__sfp+0x1a>
 80051d8:	220c      	movs	r2, #12
 80051da:	5ea5      	ldrsh	r5, [r4, r2]
 80051dc:	2d00      	cmp	r5, #0
 80051de:	d11a      	bne.n	8005216 <__sfp+0x6a>
 80051e0:	0020      	movs	r0, r4
 80051e2:	4b15      	ldr	r3, [pc, #84]	; (8005238 <__sfp+0x8c>)
 80051e4:	3058      	adds	r0, #88	; 0x58
 80051e6:	60e3      	str	r3, [r4, #12]
 80051e8:	6665      	str	r5, [r4, #100]	; 0x64
 80051ea:	f000 f847 	bl	800527c <__retarget_lock_init_recursive>
 80051ee:	f7ff ff8d 	bl	800510c <__sfp_lock_release>
 80051f2:	0020      	movs	r0, r4
 80051f4:	2208      	movs	r2, #8
 80051f6:	0029      	movs	r1, r5
 80051f8:	6025      	str	r5, [r4, #0]
 80051fa:	60a5      	str	r5, [r4, #8]
 80051fc:	6065      	str	r5, [r4, #4]
 80051fe:	6125      	str	r5, [r4, #16]
 8005200:	6165      	str	r5, [r4, #20]
 8005202:	61a5      	str	r5, [r4, #24]
 8005204:	305c      	adds	r0, #92	; 0x5c
 8005206:	f7ff fcda 	bl	8004bbe <memset>
 800520a:	6365      	str	r5, [r4, #52]	; 0x34
 800520c:	63a5      	str	r5, [r4, #56]	; 0x38
 800520e:	64a5      	str	r5, [r4, #72]	; 0x48
 8005210:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005212:	0020      	movs	r0, r4
 8005214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005216:	3468      	adds	r4, #104	; 0x68
 8005218:	e7d7      	b.n	80051ca <__sfp+0x1e>
 800521a:	2104      	movs	r1, #4
 800521c:	0038      	movs	r0, r7
 800521e:	f7ff ff57 	bl	80050d0 <__sfmoreglue>
 8005222:	1e04      	subs	r4, r0, #0
 8005224:	6030      	str	r0, [r6, #0]
 8005226:	d1d5      	bne.n	80051d4 <__sfp+0x28>
 8005228:	f7ff ff70 	bl	800510c <__sfp_lock_release>
 800522c:	230c      	movs	r3, #12
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	e7ef      	b.n	8005212 <__sfp+0x66>
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	08005df8 	.word	0x08005df8
 8005238:	ffff0001 	.word	0xffff0001

0800523c <_fwalk_reent>:
 800523c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800523e:	0004      	movs	r4, r0
 8005240:	0006      	movs	r6, r0
 8005242:	2700      	movs	r7, #0
 8005244:	9101      	str	r1, [sp, #4]
 8005246:	3448      	adds	r4, #72	; 0x48
 8005248:	6863      	ldr	r3, [r4, #4]
 800524a:	68a5      	ldr	r5, [r4, #8]
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	9b00      	ldr	r3, [sp, #0]
 8005250:	3b01      	subs	r3, #1
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	d504      	bpl.n	8005260 <_fwalk_reent+0x24>
 8005256:	6824      	ldr	r4, [r4, #0]
 8005258:	2c00      	cmp	r4, #0
 800525a:	d1f5      	bne.n	8005248 <_fwalk_reent+0xc>
 800525c:	0038      	movs	r0, r7
 800525e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005260:	89ab      	ldrh	r3, [r5, #12]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d908      	bls.n	8005278 <_fwalk_reent+0x3c>
 8005266:	220e      	movs	r2, #14
 8005268:	5eab      	ldrsh	r3, [r5, r2]
 800526a:	3301      	adds	r3, #1
 800526c:	d004      	beq.n	8005278 <_fwalk_reent+0x3c>
 800526e:	0029      	movs	r1, r5
 8005270:	0030      	movs	r0, r6
 8005272:	9b01      	ldr	r3, [sp, #4]
 8005274:	4798      	blx	r3
 8005276:	4307      	orrs	r7, r0
 8005278:	3568      	adds	r5, #104	; 0x68
 800527a:	e7e8      	b.n	800524e <_fwalk_reent+0x12>

0800527c <__retarget_lock_init_recursive>:
 800527c:	4770      	bx	lr

0800527e <__retarget_lock_acquire_recursive>:
 800527e:	4770      	bx	lr

08005280 <__retarget_lock_release_recursive>:
 8005280:	4770      	bx	lr
	...

08005284 <__swhatbuf_r>:
 8005284:	b570      	push	{r4, r5, r6, lr}
 8005286:	000e      	movs	r6, r1
 8005288:	001d      	movs	r5, r3
 800528a:	230e      	movs	r3, #14
 800528c:	5ec9      	ldrsh	r1, [r1, r3]
 800528e:	0014      	movs	r4, r2
 8005290:	b096      	sub	sp, #88	; 0x58
 8005292:	2900      	cmp	r1, #0
 8005294:	da07      	bge.n	80052a6 <__swhatbuf_r+0x22>
 8005296:	2300      	movs	r3, #0
 8005298:	602b      	str	r3, [r5, #0]
 800529a:	89b3      	ldrh	r3, [r6, #12]
 800529c:	061b      	lsls	r3, r3, #24
 800529e:	d411      	bmi.n	80052c4 <__swhatbuf_r+0x40>
 80052a0:	2380      	movs	r3, #128	; 0x80
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	e00f      	b.n	80052c6 <__swhatbuf_r+0x42>
 80052a6:	466a      	mov	r2, sp
 80052a8:	f000 fc68 	bl	8005b7c <_fstat_r>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	dbf2      	blt.n	8005296 <__swhatbuf_r+0x12>
 80052b0:	23f0      	movs	r3, #240	; 0xf0
 80052b2:	9901      	ldr	r1, [sp, #4]
 80052b4:	021b      	lsls	r3, r3, #8
 80052b6:	4019      	ands	r1, r3
 80052b8:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <__swhatbuf_r+0x4c>)
 80052ba:	18c9      	adds	r1, r1, r3
 80052bc:	424b      	negs	r3, r1
 80052be:	4159      	adcs	r1, r3
 80052c0:	6029      	str	r1, [r5, #0]
 80052c2:	e7ed      	b.n	80052a0 <__swhatbuf_r+0x1c>
 80052c4:	2340      	movs	r3, #64	; 0x40
 80052c6:	2000      	movs	r0, #0
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	b016      	add	sp, #88	; 0x58
 80052cc:	bd70      	pop	{r4, r5, r6, pc}
 80052ce:	46c0      	nop			; (mov r8, r8)
 80052d0:	ffffe000 	.word	0xffffe000

080052d4 <__smakebuf_r>:
 80052d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052d6:	2602      	movs	r6, #2
 80052d8:	898b      	ldrh	r3, [r1, #12]
 80052da:	0005      	movs	r5, r0
 80052dc:	000c      	movs	r4, r1
 80052de:	4233      	tst	r3, r6
 80052e0:	d006      	beq.n	80052f0 <__smakebuf_r+0x1c>
 80052e2:	0023      	movs	r3, r4
 80052e4:	3347      	adds	r3, #71	; 0x47
 80052e6:	6023      	str	r3, [r4, #0]
 80052e8:	6123      	str	r3, [r4, #16]
 80052ea:	2301      	movs	r3, #1
 80052ec:	6163      	str	r3, [r4, #20]
 80052ee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80052f0:	466a      	mov	r2, sp
 80052f2:	ab01      	add	r3, sp, #4
 80052f4:	f7ff ffc6 	bl	8005284 <__swhatbuf_r>
 80052f8:	9900      	ldr	r1, [sp, #0]
 80052fa:	0007      	movs	r7, r0
 80052fc:	0028      	movs	r0, r5
 80052fe:	f000 f877 	bl	80053f0 <_malloc_r>
 8005302:	2800      	cmp	r0, #0
 8005304:	d108      	bne.n	8005318 <__smakebuf_r+0x44>
 8005306:	220c      	movs	r2, #12
 8005308:	5ea3      	ldrsh	r3, [r4, r2]
 800530a:	059a      	lsls	r2, r3, #22
 800530c:	d4ef      	bmi.n	80052ee <__smakebuf_r+0x1a>
 800530e:	2203      	movs	r2, #3
 8005310:	4393      	bics	r3, r2
 8005312:	431e      	orrs	r6, r3
 8005314:	81a6      	strh	r6, [r4, #12]
 8005316:	e7e4      	b.n	80052e2 <__smakebuf_r+0xe>
 8005318:	4b0f      	ldr	r3, [pc, #60]	; (8005358 <__smakebuf_r+0x84>)
 800531a:	62ab      	str	r3, [r5, #40]	; 0x28
 800531c:	2380      	movs	r3, #128	; 0x80
 800531e:	89a2      	ldrh	r2, [r4, #12]
 8005320:	6020      	str	r0, [r4, #0]
 8005322:	4313      	orrs	r3, r2
 8005324:	81a3      	strh	r3, [r4, #12]
 8005326:	9b00      	ldr	r3, [sp, #0]
 8005328:	6120      	str	r0, [r4, #16]
 800532a:	6163      	str	r3, [r4, #20]
 800532c:	9b01      	ldr	r3, [sp, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00d      	beq.n	800534e <__smakebuf_r+0x7a>
 8005332:	0028      	movs	r0, r5
 8005334:	230e      	movs	r3, #14
 8005336:	5ee1      	ldrsh	r1, [r4, r3]
 8005338:	f000 fc32 	bl	8005ba0 <_isatty_r>
 800533c:	2800      	cmp	r0, #0
 800533e:	d006      	beq.n	800534e <__smakebuf_r+0x7a>
 8005340:	2203      	movs	r2, #3
 8005342:	89a3      	ldrh	r3, [r4, #12]
 8005344:	4393      	bics	r3, r2
 8005346:	001a      	movs	r2, r3
 8005348:	2301      	movs	r3, #1
 800534a:	4313      	orrs	r3, r2
 800534c:	81a3      	strh	r3, [r4, #12]
 800534e:	89a0      	ldrh	r0, [r4, #12]
 8005350:	4307      	orrs	r7, r0
 8005352:	81a7      	strh	r7, [r4, #12]
 8005354:	e7cb      	b.n	80052ee <__smakebuf_r+0x1a>
 8005356:	46c0      	nop			; (mov r8, r8)
 8005358:	080050c1 	.word	0x080050c1

0800535c <_free_r>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	0005      	movs	r5, r0
 8005360:	2900      	cmp	r1, #0
 8005362:	d010      	beq.n	8005386 <_free_r+0x2a>
 8005364:	1f0c      	subs	r4, r1, #4
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	da00      	bge.n	800536e <_free_r+0x12>
 800536c:	18e4      	adds	r4, r4, r3
 800536e:	0028      	movs	r0, r5
 8005370:	f000 fc5a 	bl	8005c28 <__malloc_lock>
 8005374:	4a1d      	ldr	r2, [pc, #116]	; (80053ec <_free_r+0x90>)
 8005376:	6813      	ldr	r3, [r2, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d105      	bne.n	8005388 <_free_r+0x2c>
 800537c:	6063      	str	r3, [r4, #4]
 800537e:	6014      	str	r4, [r2, #0]
 8005380:	0028      	movs	r0, r5
 8005382:	f000 fc59 	bl	8005c38 <__malloc_unlock>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	42a3      	cmp	r3, r4
 800538a:	d908      	bls.n	800539e <_free_r+0x42>
 800538c:	6821      	ldr	r1, [r4, #0]
 800538e:	1860      	adds	r0, r4, r1
 8005390:	4283      	cmp	r3, r0
 8005392:	d1f3      	bne.n	800537c <_free_r+0x20>
 8005394:	6818      	ldr	r0, [r3, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	1841      	adds	r1, r0, r1
 800539a:	6021      	str	r1, [r4, #0]
 800539c:	e7ee      	b.n	800537c <_free_r+0x20>
 800539e:	001a      	movs	r2, r3
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <_free_r+0x4e>
 80053a6:	42a3      	cmp	r3, r4
 80053a8:	d9f9      	bls.n	800539e <_free_r+0x42>
 80053aa:	6811      	ldr	r1, [r2, #0]
 80053ac:	1850      	adds	r0, r2, r1
 80053ae:	42a0      	cmp	r0, r4
 80053b0:	d10b      	bne.n	80053ca <_free_r+0x6e>
 80053b2:	6820      	ldr	r0, [r4, #0]
 80053b4:	1809      	adds	r1, r1, r0
 80053b6:	1850      	adds	r0, r2, r1
 80053b8:	6011      	str	r1, [r2, #0]
 80053ba:	4283      	cmp	r3, r0
 80053bc:	d1e0      	bne.n	8005380 <_free_r+0x24>
 80053be:	6818      	ldr	r0, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	1841      	adds	r1, r0, r1
 80053c4:	6011      	str	r1, [r2, #0]
 80053c6:	6053      	str	r3, [r2, #4]
 80053c8:	e7da      	b.n	8005380 <_free_r+0x24>
 80053ca:	42a0      	cmp	r0, r4
 80053cc:	d902      	bls.n	80053d4 <_free_r+0x78>
 80053ce:	230c      	movs	r3, #12
 80053d0:	602b      	str	r3, [r5, #0]
 80053d2:	e7d5      	b.n	8005380 <_free_r+0x24>
 80053d4:	6821      	ldr	r1, [r4, #0]
 80053d6:	1860      	adds	r0, r4, r1
 80053d8:	4283      	cmp	r3, r0
 80053da:	d103      	bne.n	80053e4 <_free_r+0x88>
 80053dc:	6818      	ldr	r0, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	1841      	adds	r1, r0, r1
 80053e2:	6021      	str	r1, [r4, #0]
 80053e4:	6063      	str	r3, [r4, #4]
 80053e6:	6054      	str	r4, [r2, #4]
 80053e8:	e7ca      	b.n	8005380 <_free_r+0x24>
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	20000260 	.word	0x20000260

080053f0 <_malloc_r>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	2303      	movs	r3, #3
 80053f4:	1ccd      	adds	r5, r1, #3
 80053f6:	439d      	bics	r5, r3
 80053f8:	3508      	adds	r5, #8
 80053fa:	0006      	movs	r6, r0
 80053fc:	2d0c      	cmp	r5, #12
 80053fe:	d21f      	bcs.n	8005440 <_malloc_r+0x50>
 8005400:	250c      	movs	r5, #12
 8005402:	42a9      	cmp	r1, r5
 8005404:	d81e      	bhi.n	8005444 <_malloc_r+0x54>
 8005406:	0030      	movs	r0, r6
 8005408:	f000 fc0e 	bl	8005c28 <__malloc_lock>
 800540c:	4925      	ldr	r1, [pc, #148]	; (80054a4 <_malloc_r+0xb4>)
 800540e:	680a      	ldr	r2, [r1, #0]
 8005410:	0014      	movs	r4, r2
 8005412:	2c00      	cmp	r4, #0
 8005414:	d11a      	bne.n	800544c <_malloc_r+0x5c>
 8005416:	4f24      	ldr	r7, [pc, #144]	; (80054a8 <_malloc_r+0xb8>)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d104      	bne.n	8005428 <_malloc_r+0x38>
 800541e:	0021      	movs	r1, r4
 8005420:	0030      	movs	r0, r6
 8005422:	f000 fb27 	bl	8005a74 <_sbrk_r>
 8005426:	6038      	str	r0, [r7, #0]
 8005428:	0029      	movs	r1, r5
 800542a:	0030      	movs	r0, r6
 800542c:	f000 fb22 	bl	8005a74 <_sbrk_r>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	d12b      	bne.n	800548c <_malloc_r+0x9c>
 8005434:	230c      	movs	r3, #12
 8005436:	0030      	movs	r0, r6
 8005438:	6033      	str	r3, [r6, #0]
 800543a:	f000 fbfd 	bl	8005c38 <__malloc_unlock>
 800543e:	e003      	b.n	8005448 <_malloc_r+0x58>
 8005440:	2d00      	cmp	r5, #0
 8005442:	dade      	bge.n	8005402 <_malloc_r+0x12>
 8005444:	230c      	movs	r3, #12
 8005446:	6033      	str	r3, [r6, #0]
 8005448:	2000      	movs	r0, #0
 800544a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	1b5b      	subs	r3, r3, r5
 8005450:	d419      	bmi.n	8005486 <_malloc_r+0x96>
 8005452:	2b0b      	cmp	r3, #11
 8005454:	d903      	bls.n	800545e <_malloc_r+0x6e>
 8005456:	6023      	str	r3, [r4, #0]
 8005458:	18e4      	adds	r4, r4, r3
 800545a:	6025      	str	r5, [r4, #0]
 800545c:	e003      	b.n	8005466 <_malloc_r+0x76>
 800545e:	6863      	ldr	r3, [r4, #4]
 8005460:	42a2      	cmp	r2, r4
 8005462:	d10e      	bne.n	8005482 <_malloc_r+0x92>
 8005464:	600b      	str	r3, [r1, #0]
 8005466:	0030      	movs	r0, r6
 8005468:	f000 fbe6 	bl	8005c38 <__malloc_unlock>
 800546c:	0020      	movs	r0, r4
 800546e:	2207      	movs	r2, #7
 8005470:	300b      	adds	r0, #11
 8005472:	1d23      	adds	r3, r4, #4
 8005474:	4390      	bics	r0, r2
 8005476:	1ac2      	subs	r2, r0, r3
 8005478:	4298      	cmp	r0, r3
 800547a:	d0e6      	beq.n	800544a <_malloc_r+0x5a>
 800547c:	1a1b      	subs	r3, r3, r0
 800547e:	50a3      	str	r3, [r4, r2]
 8005480:	e7e3      	b.n	800544a <_malloc_r+0x5a>
 8005482:	6053      	str	r3, [r2, #4]
 8005484:	e7ef      	b.n	8005466 <_malloc_r+0x76>
 8005486:	0022      	movs	r2, r4
 8005488:	6864      	ldr	r4, [r4, #4]
 800548a:	e7c2      	b.n	8005412 <_malloc_r+0x22>
 800548c:	2303      	movs	r3, #3
 800548e:	1cc4      	adds	r4, r0, #3
 8005490:	439c      	bics	r4, r3
 8005492:	42a0      	cmp	r0, r4
 8005494:	d0e1      	beq.n	800545a <_malloc_r+0x6a>
 8005496:	1a21      	subs	r1, r4, r0
 8005498:	0030      	movs	r0, r6
 800549a:	f000 faeb 	bl	8005a74 <_sbrk_r>
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	d1db      	bne.n	800545a <_malloc_r+0x6a>
 80054a2:	e7c7      	b.n	8005434 <_malloc_r+0x44>
 80054a4:	20000260 	.word	0x20000260
 80054a8:	20000264 	.word	0x20000264

080054ac <__ssputs_r>:
 80054ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ae:	688e      	ldr	r6, [r1, #8]
 80054b0:	b085      	sub	sp, #20
 80054b2:	0007      	movs	r7, r0
 80054b4:	000c      	movs	r4, r1
 80054b6:	9203      	str	r2, [sp, #12]
 80054b8:	9301      	str	r3, [sp, #4]
 80054ba:	429e      	cmp	r6, r3
 80054bc:	d83c      	bhi.n	8005538 <__ssputs_r+0x8c>
 80054be:	2390      	movs	r3, #144	; 0x90
 80054c0:	898a      	ldrh	r2, [r1, #12]
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	421a      	tst	r2, r3
 80054c6:	d034      	beq.n	8005532 <__ssputs_r+0x86>
 80054c8:	2503      	movs	r5, #3
 80054ca:	6909      	ldr	r1, [r1, #16]
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	1a5b      	subs	r3, r3, r1
 80054d0:	9302      	str	r3, [sp, #8]
 80054d2:	6963      	ldr	r3, [r4, #20]
 80054d4:	9802      	ldr	r0, [sp, #8]
 80054d6:	435d      	muls	r5, r3
 80054d8:	0feb      	lsrs	r3, r5, #31
 80054da:	195d      	adds	r5, r3, r5
 80054dc:	9b01      	ldr	r3, [sp, #4]
 80054de:	106d      	asrs	r5, r5, #1
 80054e0:	3301      	adds	r3, #1
 80054e2:	181b      	adds	r3, r3, r0
 80054e4:	42ab      	cmp	r3, r5
 80054e6:	d900      	bls.n	80054ea <__ssputs_r+0x3e>
 80054e8:	001d      	movs	r5, r3
 80054ea:	0553      	lsls	r3, r2, #21
 80054ec:	d532      	bpl.n	8005554 <__ssputs_r+0xa8>
 80054ee:	0029      	movs	r1, r5
 80054f0:	0038      	movs	r0, r7
 80054f2:	f7ff ff7d 	bl	80053f0 <_malloc_r>
 80054f6:	1e06      	subs	r6, r0, #0
 80054f8:	d109      	bne.n	800550e <__ssputs_r+0x62>
 80054fa:	230c      	movs	r3, #12
 80054fc:	603b      	str	r3, [r7, #0]
 80054fe:	2340      	movs	r3, #64	; 0x40
 8005500:	2001      	movs	r0, #1
 8005502:	89a2      	ldrh	r2, [r4, #12]
 8005504:	4240      	negs	r0, r0
 8005506:	4313      	orrs	r3, r2
 8005508:	81a3      	strh	r3, [r4, #12]
 800550a:	b005      	add	sp, #20
 800550c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800550e:	9a02      	ldr	r2, [sp, #8]
 8005510:	6921      	ldr	r1, [r4, #16]
 8005512:	f7ff fb4b 	bl	8004bac <memcpy>
 8005516:	89a3      	ldrh	r3, [r4, #12]
 8005518:	4a14      	ldr	r2, [pc, #80]	; (800556c <__ssputs_r+0xc0>)
 800551a:	401a      	ands	r2, r3
 800551c:	2380      	movs	r3, #128	; 0x80
 800551e:	4313      	orrs	r3, r2
 8005520:	81a3      	strh	r3, [r4, #12]
 8005522:	9b02      	ldr	r3, [sp, #8]
 8005524:	6126      	str	r6, [r4, #16]
 8005526:	18f6      	adds	r6, r6, r3
 8005528:	6026      	str	r6, [r4, #0]
 800552a:	6165      	str	r5, [r4, #20]
 800552c:	9e01      	ldr	r6, [sp, #4]
 800552e:	1aed      	subs	r5, r5, r3
 8005530:	60a5      	str	r5, [r4, #8]
 8005532:	9b01      	ldr	r3, [sp, #4]
 8005534:	429e      	cmp	r6, r3
 8005536:	d900      	bls.n	800553a <__ssputs_r+0x8e>
 8005538:	9e01      	ldr	r6, [sp, #4]
 800553a:	0032      	movs	r2, r6
 800553c:	9903      	ldr	r1, [sp, #12]
 800553e:	6820      	ldr	r0, [r4, #0]
 8005540:	f000 fb5f 	bl	8005c02 <memmove>
 8005544:	68a3      	ldr	r3, [r4, #8]
 8005546:	2000      	movs	r0, #0
 8005548:	1b9b      	subs	r3, r3, r6
 800554a:	60a3      	str	r3, [r4, #8]
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	199e      	adds	r6, r3, r6
 8005550:	6026      	str	r6, [r4, #0]
 8005552:	e7da      	b.n	800550a <__ssputs_r+0x5e>
 8005554:	002a      	movs	r2, r5
 8005556:	0038      	movs	r0, r7
 8005558:	f000 fb76 	bl	8005c48 <_realloc_r>
 800555c:	1e06      	subs	r6, r0, #0
 800555e:	d1e0      	bne.n	8005522 <__ssputs_r+0x76>
 8005560:	0038      	movs	r0, r7
 8005562:	6921      	ldr	r1, [r4, #16]
 8005564:	f7ff fefa 	bl	800535c <_free_r>
 8005568:	e7c7      	b.n	80054fa <__ssputs_r+0x4e>
 800556a:	46c0      	nop			; (mov r8, r8)
 800556c:	fffffb7f 	.word	0xfffffb7f

08005570 <_svfiprintf_r>:
 8005570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005572:	b0a1      	sub	sp, #132	; 0x84
 8005574:	9003      	str	r0, [sp, #12]
 8005576:	001d      	movs	r5, r3
 8005578:	898b      	ldrh	r3, [r1, #12]
 800557a:	000f      	movs	r7, r1
 800557c:	0016      	movs	r6, r2
 800557e:	061b      	lsls	r3, r3, #24
 8005580:	d511      	bpl.n	80055a6 <_svfiprintf_r+0x36>
 8005582:	690b      	ldr	r3, [r1, #16]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10e      	bne.n	80055a6 <_svfiprintf_r+0x36>
 8005588:	2140      	movs	r1, #64	; 0x40
 800558a:	f7ff ff31 	bl	80053f0 <_malloc_r>
 800558e:	6038      	str	r0, [r7, #0]
 8005590:	6138      	str	r0, [r7, #16]
 8005592:	2800      	cmp	r0, #0
 8005594:	d105      	bne.n	80055a2 <_svfiprintf_r+0x32>
 8005596:	230c      	movs	r3, #12
 8005598:	9a03      	ldr	r2, [sp, #12]
 800559a:	3801      	subs	r0, #1
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	b021      	add	sp, #132	; 0x84
 80055a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a2:	2340      	movs	r3, #64	; 0x40
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	2300      	movs	r3, #0
 80055a8:	ac08      	add	r4, sp, #32
 80055aa:	6163      	str	r3, [r4, #20]
 80055ac:	3320      	adds	r3, #32
 80055ae:	7663      	strb	r3, [r4, #25]
 80055b0:	3310      	adds	r3, #16
 80055b2:	76a3      	strb	r3, [r4, #26]
 80055b4:	9507      	str	r5, [sp, #28]
 80055b6:	0035      	movs	r5, r6
 80055b8:	782b      	ldrb	r3, [r5, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <_svfiprintf_r+0x52>
 80055be:	2b25      	cmp	r3, #37	; 0x25
 80055c0:	d147      	bne.n	8005652 <_svfiprintf_r+0xe2>
 80055c2:	1bab      	subs	r3, r5, r6
 80055c4:	9305      	str	r3, [sp, #20]
 80055c6:	42b5      	cmp	r5, r6
 80055c8:	d00c      	beq.n	80055e4 <_svfiprintf_r+0x74>
 80055ca:	0032      	movs	r2, r6
 80055cc:	0039      	movs	r1, r7
 80055ce:	9803      	ldr	r0, [sp, #12]
 80055d0:	f7ff ff6c 	bl	80054ac <__ssputs_r>
 80055d4:	1c43      	adds	r3, r0, #1
 80055d6:	d100      	bne.n	80055da <_svfiprintf_r+0x6a>
 80055d8:	e0ae      	b.n	8005738 <_svfiprintf_r+0x1c8>
 80055da:	6962      	ldr	r2, [r4, #20]
 80055dc:	9b05      	ldr	r3, [sp, #20]
 80055de:	4694      	mov	ip, r2
 80055e0:	4463      	add	r3, ip
 80055e2:	6163      	str	r3, [r4, #20]
 80055e4:	782b      	ldrb	r3, [r5, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d100      	bne.n	80055ec <_svfiprintf_r+0x7c>
 80055ea:	e0a5      	b.n	8005738 <_svfiprintf_r+0x1c8>
 80055ec:	2201      	movs	r2, #1
 80055ee:	2300      	movs	r3, #0
 80055f0:	4252      	negs	r2, r2
 80055f2:	6062      	str	r2, [r4, #4]
 80055f4:	a904      	add	r1, sp, #16
 80055f6:	3254      	adds	r2, #84	; 0x54
 80055f8:	1852      	adds	r2, r2, r1
 80055fa:	1c6e      	adds	r6, r5, #1
 80055fc:	6023      	str	r3, [r4, #0]
 80055fe:	60e3      	str	r3, [r4, #12]
 8005600:	60a3      	str	r3, [r4, #8]
 8005602:	7013      	strb	r3, [r2, #0]
 8005604:	65a3      	str	r3, [r4, #88]	; 0x58
 8005606:	2205      	movs	r2, #5
 8005608:	7831      	ldrb	r1, [r6, #0]
 800560a:	4854      	ldr	r0, [pc, #336]	; (800575c <_svfiprintf_r+0x1ec>)
 800560c:	f000 faee 	bl	8005bec <memchr>
 8005610:	1c75      	adds	r5, r6, #1
 8005612:	2800      	cmp	r0, #0
 8005614:	d11f      	bne.n	8005656 <_svfiprintf_r+0xe6>
 8005616:	6822      	ldr	r2, [r4, #0]
 8005618:	06d3      	lsls	r3, r2, #27
 800561a:	d504      	bpl.n	8005626 <_svfiprintf_r+0xb6>
 800561c:	2353      	movs	r3, #83	; 0x53
 800561e:	a904      	add	r1, sp, #16
 8005620:	185b      	adds	r3, r3, r1
 8005622:	2120      	movs	r1, #32
 8005624:	7019      	strb	r1, [r3, #0]
 8005626:	0713      	lsls	r3, r2, #28
 8005628:	d504      	bpl.n	8005634 <_svfiprintf_r+0xc4>
 800562a:	2353      	movs	r3, #83	; 0x53
 800562c:	a904      	add	r1, sp, #16
 800562e:	185b      	adds	r3, r3, r1
 8005630:	212b      	movs	r1, #43	; 0x2b
 8005632:	7019      	strb	r1, [r3, #0]
 8005634:	7833      	ldrb	r3, [r6, #0]
 8005636:	2b2a      	cmp	r3, #42	; 0x2a
 8005638:	d016      	beq.n	8005668 <_svfiprintf_r+0xf8>
 800563a:	0035      	movs	r5, r6
 800563c:	2100      	movs	r1, #0
 800563e:	200a      	movs	r0, #10
 8005640:	68e3      	ldr	r3, [r4, #12]
 8005642:	782a      	ldrb	r2, [r5, #0]
 8005644:	1c6e      	adds	r6, r5, #1
 8005646:	3a30      	subs	r2, #48	; 0x30
 8005648:	2a09      	cmp	r2, #9
 800564a:	d94e      	bls.n	80056ea <_svfiprintf_r+0x17a>
 800564c:	2900      	cmp	r1, #0
 800564e:	d111      	bne.n	8005674 <_svfiprintf_r+0x104>
 8005650:	e017      	b.n	8005682 <_svfiprintf_r+0x112>
 8005652:	3501      	adds	r5, #1
 8005654:	e7b0      	b.n	80055b8 <_svfiprintf_r+0x48>
 8005656:	4b41      	ldr	r3, [pc, #260]	; (800575c <_svfiprintf_r+0x1ec>)
 8005658:	6822      	ldr	r2, [r4, #0]
 800565a:	1ac0      	subs	r0, r0, r3
 800565c:	2301      	movs	r3, #1
 800565e:	4083      	lsls	r3, r0
 8005660:	4313      	orrs	r3, r2
 8005662:	002e      	movs	r6, r5
 8005664:	6023      	str	r3, [r4, #0]
 8005666:	e7ce      	b.n	8005606 <_svfiprintf_r+0x96>
 8005668:	9b07      	ldr	r3, [sp, #28]
 800566a:	1d19      	adds	r1, r3, #4
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	9107      	str	r1, [sp, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	db01      	blt.n	8005678 <_svfiprintf_r+0x108>
 8005674:	930b      	str	r3, [sp, #44]	; 0x2c
 8005676:	e004      	b.n	8005682 <_svfiprintf_r+0x112>
 8005678:	425b      	negs	r3, r3
 800567a:	60e3      	str	r3, [r4, #12]
 800567c:	2302      	movs	r3, #2
 800567e:	4313      	orrs	r3, r2
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	782b      	ldrb	r3, [r5, #0]
 8005684:	2b2e      	cmp	r3, #46	; 0x2e
 8005686:	d10a      	bne.n	800569e <_svfiprintf_r+0x12e>
 8005688:	786b      	ldrb	r3, [r5, #1]
 800568a:	2b2a      	cmp	r3, #42	; 0x2a
 800568c:	d135      	bne.n	80056fa <_svfiprintf_r+0x18a>
 800568e:	9b07      	ldr	r3, [sp, #28]
 8005690:	3502      	adds	r5, #2
 8005692:	1d1a      	adds	r2, r3, #4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	9207      	str	r2, [sp, #28]
 8005698:	2b00      	cmp	r3, #0
 800569a:	db2b      	blt.n	80056f4 <_svfiprintf_r+0x184>
 800569c:	9309      	str	r3, [sp, #36]	; 0x24
 800569e:	4e30      	ldr	r6, [pc, #192]	; (8005760 <_svfiprintf_r+0x1f0>)
 80056a0:	2203      	movs	r2, #3
 80056a2:	0030      	movs	r0, r6
 80056a4:	7829      	ldrb	r1, [r5, #0]
 80056a6:	f000 faa1 	bl	8005bec <memchr>
 80056aa:	2800      	cmp	r0, #0
 80056ac:	d006      	beq.n	80056bc <_svfiprintf_r+0x14c>
 80056ae:	2340      	movs	r3, #64	; 0x40
 80056b0:	1b80      	subs	r0, r0, r6
 80056b2:	4083      	lsls	r3, r0
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	3501      	adds	r5, #1
 80056b8:	4313      	orrs	r3, r2
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	7829      	ldrb	r1, [r5, #0]
 80056be:	2206      	movs	r2, #6
 80056c0:	4828      	ldr	r0, [pc, #160]	; (8005764 <_svfiprintf_r+0x1f4>)
 80056c2:	1c6e      	adds	r6, r5, #1
 80056c4:	7621      	strb	r1, [r4, #24]
 80056c6:	f000 fa91 	bl	8005bec <memchr>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	d03c      	beq.n	8005748 <_svfiprintf_r+0x1d8>
 80056ce:	4b26      	ldr	r3, [pc, #152]	; (8005768 <_svfiprintf_r+0x1f8>)
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d125      	bne.n	8005720 <_svfiprintf_r+0x1b0>
 80056d4:	2207      	movs	r2, #7
 80056d6:	9b07      	ldr	r3, [sp, #28]
 80056d8:	3307      	adds	r3, #7
 80056da:	4393      	bics	r3, r2
 80056dc:	3308      	adds	r3, #8
 80056de:	9307      	str	r3, [sp, #28]
 80056e0:	6963      	ldr	r3, [r4, #20]
 80056e2:	9a04      	ldr	r2, [sp, #16]
 80056e4:	189b      	adds	r3, r3, r2
 80056e6:	6163      	str	r3, [r4, #20]
 80056e8:	e765      	b.n	80055b6 <_svfiprintf_r+0x46>
 80056ea:	4343      	muls	r3, r0
 80056ec:	0035      	movs	r5, r6
 80056ee:	2101      	movs	r1, #1
 80056f0:	189b      	adds	r3, r3, r2
 80056f2:	e7a6      	b.n	8005642 <_svfiprintf_r+0xd2>
 80056f4:	2301      	movs	r3, #1
 80056f6:	425b      	negs	r3, r3
 80056f8:	e7d0      	b.n	800569c <_svfiprintf_r+0x12c>
 80056fa:	2300      	movs	r3, #0
 80056fc:	200a      	movs	r0, #10
 80056fe:	001a      	movs	r2, r3
 8005700:	3501      	adds	r5, #1
 8005702:	6063      	str	r3, [r4, #4]
 8005704:	7829      	ldrb	r1, [r5, #0]
 8005706:	1c6e      	adds	r6, r5, #1
 8005708:	3930      	subs	r1, #48	; 0x30
 800570a:	2909      	cmp	r1, #9
 800570c:	d903      	bls.n	8005716 <_svfiprintf_r+0x1a6>
 800570e:	2b00      	cmp	r3, #0
 8005710:	d0c5      	beq.n	800569e <_svfiprintf_r+0x12e>
 8005712:	9209      	str	r2, [sp, #36]	; 0x24
 8005714:	e7c3      	b.n	800569e <_svfiprintf_r+0x12e>
 8005716:	4342      	muls	r2, r0
 8005718:	0035      	movs	r5, r6
 800571a:	2301      	movs	r3, #1
 800571c:	1852      	adds	r2, r2, r1
 800571e:	e7f1      	b.n	8005704 <_svfiprintf_r+0x194>
 8005720:	ab07      	add	r3, sp, #28
 8005722:	9300      	str	r3, [sp, #0]
 8005724:	003a      	movs	r2, r7
 8005726:	0021      	movs	r1, r4
 8005728:	4b10      	ldr	r3, [pc, #64]	; (800576c <_svfiprintf_r+0x1fc>)
 800572a:	9803      	ldr	r0, [sp, #12]
 800572c:	e000      	b.n	8005730 <_svfiprintf_r+0x1c0>
 800572e:	bf00      	nop
 8005730:	9004      	str	r0, [sp, #16]
 8005732:	9b04      	ldr	r3, [sp, #16]
 8005734:	3301      	adds	r3, #1
 8005736:	d1d3      	bne.n	80056e0 <_svfiprintf_r+0x170>
 8005738:	89bb      	ldrh	r3, [r7, #12]
 800573a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800573c:	065b      	lsls	r3, r3, #25
 800573e:	d400      	bmi.n	8005742 <_svfiprintf_r+0x1d2>
 8005740:	e72d      	b.n	800559e <_svfiprintf_r+0x2e>
 8005742:	2001      	movs	r0, #1
 8005744:	4240      	negs	r0, r0
 8005746:	e72a      	b.n	800559e <_svfiprintf_r+0x2e>
 8005748:	ab07      	add	r3, sp, #28
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	003a      	movs	r2, r7
 800574e:	0021      	movs	r1, r4
 8005750:	4b06      	ldr	r3, [pc, #24]	; (800576c <_svfiprintf_r+0x1fc>)
 8005752:	9803      	ldr	r0, [sp, #12]
 8005754:	f000 f87c 	bl	8005850 <_printf_i>
 8005758:	e7ea      	b.n	8005730 <_svfiprintf_r+0x1c0>
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	08005e5c 	.word	0x08005e5c
 8005760:	08005e62 	.word	0x08005e62
 8005764:	08005e66 	.word	0x08005e66
 8005768:	00000000 	.word	0x00000000
 800576c:	080054ad 	.word	0x080054ad

08005770 <_printf_common>:
 8005770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005772:	0015      	movs	r5, r2
 8005774:	9301      	str	r3, [sp, #4]
 8005776:	688a      	ldr	r2, [r1, #8]
 8005778:	690b      	ldr	r3, [r1, #16]
 800577a:	000c      	movs	r4, r1
 800577c:	9000      	str	r0, [sp, #0]
 800577e:	4293      	cmp	r3, r2
 8005780:	da00      	bge.n	8005784 <_printf_common+0x14>
 8005782:	0013      	movs	r3, r2
 8005784:	0022      	movs	r2, r4
 8005786:	602b      	str	r3, [r5, #0]
 8005788:	3243      	adds	r2, #67	; 0x43
 800578a:	7812      	ldrb	r2, [r2, #0]
 800578c:	2a00      	cmp	r2, #0
 800578e:	d001      	beq.n	8005794 <_printf_common+0x24>
 8005790:	3301      	adds	r3, #1
 8005792:	602b      	str	r3, [r5, #0]
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	069b      	lsls	r3, r3, #26
 8005798:	d502      	bpl.n	80057a0 <_printf_common+0x30>
 800579a:	682b      	ldr	r3, [r5, #0]
 800579c:	3302      	adds	r3, #2
 800579e:	602b      	str	r3, [r5, #0]
 80057a0:	6822      	ldr	r2, [r4, #0]
 80057a2:	2306      	movs	r3, #6
 80057a4:	0017      	movs	r7, r2
 80057a6:	401f      	ands	r7, r3
 80057a8:	421a      	tst	r2, r3
 80057aa:	d027      	beq.n	80057fc <_printf_common+0x8c>
 80057ac:	0023      	movs	r3, r4
 80057ae:	3343      	adds	r3, #67	; 0x43
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	1e5a      	subs	r2, r3, #1
 80057b4:	4193      	sbcs	r3, r2
 80057b6:	6822      	ldr	r2, [r4, #0]
 80057b8:	0692      	lsls	r2, r2, #26
 80057ba:	d430      	bmi.n	800581e <_printf_common+0xae>
 80057bc:	0022      	movs	r2, r4
 80057be:	9901      	ldr	r1, [sp, #4]
 80057c0:	9800      	ldr	r0, [sp, #0]
 80057c2:	9e08      	ldr	r6, [sp, #32]
 80057c4:	3243      	adds	r2, #67	; 0x43
 80057c6:	47b0      	blx	r6
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d025      	beq.n	8005818 <_printf_common+0xa8>
 80057cc:	2306      	movs	r3, #6
 80057ce:	6820      	ldr	r0, [r4, #0]
 80057d0:	682a      	ldr	r2, [r5, #0]
 80057d2:	68e1      	ldr	r1, [r4, #12]
 80057d4:	2500      	movs	r5, #0
 80057d6:	4003      	ands	r3, r0
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d103      	bne.n	80057e4 <_printf_common+0x74>
 80057dc:	1a8d      	subs	r5, r1, r2
 80057de:	43eb      	mvns	r3, r5
 80057e0:	17db      	asrs	r3, r3, #31
 80057e2:	401d      	ands	r5, r3
 80057e4:	68a3      	ldr	r3, [r4, #8]
 80057e6:	6922      	ldr	r2, [r4, #16]
 80057e8:	4293      	cmp	r3, r2
 80057ea:	dd01      	ble.n	80057f0 <_printf_common+0x80>
 80057ec:	1a9b      	subs	r3, r3, r2
 80057ee:	18ed      	adds	r5, r5, r3
 80057f0:	2700      	movs	r7, #0
 80057f2:	42bd      	cmp	r5, r7
 80057f4:	d120      	bne.n	8005838 <_printf_common+0xc8>
 80057f6:	2000      	movs	r0, #0
 80057f8:	e010      	b.n	800581c <_printf_common+0xac>
 80057fa:	3701      	adds	r7, #1
 80057fc:	68e3      	ldr	r3, [r4, #12]
 80057fe:	682a      	ldr	r2, [r5, #0]
 8005800:	1a9b      	subs	r3, r3, r2
 8005802:	42bb      	cmp	r3, r7
 8005804:	ddd2      	ble.n	80057ac <_printf_common+0x3c>
 8005806:	0022      	movs	r2, r4
 8005808:	2301      	movs	r3, #1
 800580a:	9901      	ldr	r1, [sp, #4]
 800580c:	9800      	ldr	r0, [sp, #0]
 800580e:	9e08      	ldr	r6, [sp, #32]
 8005810:	3219      	adds	r2, #25
 8005812:	47b0      	blx	r6
 8005814:	1c43      	adds	r3, r0, #1
 8005816:	d1f0      	bne.n	80057fa <_printf_common+0x8a>
 8005818:	2001      	movs	r0, #1
 800581a:	4240      	negs	r0, r0
 800581c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800581e:	2030      	movs	r0, #48	; 0x30
 8005820:	18e1      	adds	r1, r4, r3
 8005822:	3143      	adds	r1, #67	; 0x43
 8005824:	7008      	strb	r0, [r1, #0]
 8005826:	0021      	movs	r1, r4
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	3145      	adds	r1, #69	; 0x45
 800582c:	7809      	ldrb	r1, [r1, #0]
 800582e:	18a2      	adds	r2, r4, r2
 8005830:	3243      	adds	r2, #67	; 0x43
 8005832:	3302      	adds	r3, #2
 8005834:	7011      	strb	r1, [r2, #0]
 8005836:	e7c1      	b.n	80057bc <_printf_common+0x4c>
 8005838:	0022      	movs	r2, r4
 800583a:	2301      	movs	r3, #1
 800583c:	9901      	ldr	r1, [sp, #4]
 800583e:	9800      	ldr	r0, [sp, #0]
 8005840:	9e08      	ldr	r6, [sp, #32]
 8005842:	321a      	adds	r2, #26
 8005844:	47b0      	blx	r6
 8005846:	1c43      	adds	r3, r0, #1
 8005848:	d0e6      	beq.n	8005818 <_printf_common+0xa8>
 800584a:	3701      	adds	r7, #1
 800584c:	e7d1      	b.n	80057f2 <_printf_common+0x82>
	...

08005850 <_printf_i>:
 8005850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005852:	b08b      	sub	sp, #44	; 0x2c
 8005854:	9206      	str	r2, [sp, #24]
 8005856:	000a      	movs	r2, r1
 8005858:	3243      	adds	r2, #67	; 0x43
 800585a:	9307      	str	r3, [sp, #28]
 800585c:	9005      	str	r0, [sp, #20]
 800585e:	9204      	str	r2, [sp, #16]
 8005860:	7e0a      	ldrb	r2, [r1, #24]
 8005862:	000c      	movs	r4, r1
 8005864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005866:	2a78      	cmp	r2, #120	; 0x78
 8005868:	d806      	bhi.n	8005878 <_printf_i+0x28>
 800586a:	2a62      	cmp	r2, #98	; 0x62
 800586c:	d808      	bhi.n	8005880 <_printf_i+0x30>
 800586e:	2a00      	cmp	r2, #0
 8005870:	d100      	bne.n	8005874 <_printf_i+0x24>
 8005872:	e0c0      	b.n	80059f6 <_printf_i+0x1a6>
 8005874:	2a58      	cmp	r2, #88	; 0x58
 8005876:	d052      	beq.n	800591e <_printf_i+0xce>
 8005878:	0026      	movs	r6, r4
 800587a:	3642      	adds	r6, #66	; 0x42
 800587c:	7032      	strb	r2, [r6, #0]
 800587e:	e022      	b.n	80058c6 <_printf_i+0x76>
 8005880:	0010      	movs	r0, r2
 8005882:	3863      	subs	r0, #99	; 0x63
 8005884:	2815      	cmp	r0, #21
 8005886:	d8f7      	bhi.n	8005878 <_printf_i+0x28>
 8005888:	f7fa fc46 	bl	8000118 <__gnu_thumb1_case_shi>
 800588c:	001f0016 	.word	0x001f0016
 8005890:	fff6fff6 	.word	0xfff6fff6
 8005894:	fff6fff6 	.word	0xfff6fff6
 8005898:	fff6001f 	.word	0xfff6001f
 800589c:	fff6fff6 	.word	0xfff6fff6
 80058a0:	00a8fff6 	.word	0x00a8fff6
 80058a4:	009a0036 	.word	0x009a0036
 80058a8:	fff6fff6 	.word	0xfff6fff6
 80058ac:	fff600b9 	.word	0xfff600b9
 80058b0:	fff60036 	.word	0xfff60036
 80058b4:	009efff6 	.word	0x009efff6
 80058b8:	0026      	movs	r6, r4
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	3642      	adds	r6, #66	; 0x42
 80058be:	1d11      	adds	r1, r2, #4
 80058c0:	6019      	str	r1, [r3, #0]
 80058c2:	6813      	ldr	r3, [r2, #0]
 80058c4:	7033      	strb	r3, [r6, #0]
 80058c6:	2301      	movs	r3, #1
 80058c8:	e0a7      	b.n	8005a1a <_printf_i+0x1ca>
 80058ca:	6808      	ldr	r0, [r1, #0]
 80058cc:	6819      	ldr	r1, [r3, #0]
 80058ce:	1d0a      	adds	r2, r1, #4
 80058d0:	0605      	lsls	r5, r0, #24
 80058d2:	d50b      	bpl.n	80058ec <_printf_i+0x9c>
 80058d4:	680d      	ldr	r5, [r1, #0]
 80058d6:	601a      	str	r2, [r3, #0]
 80058d8:	2d00      	cmp	r5, #0
 80058da:	da03      	bge.n	80058e4 <_printf_i+0x94>
 80058dc:	232d      	movs	r3, #45	; 0x2d
 80058de:	9a04      	ldr	r2, [sp, #16]
 80058e0:	426d      	negs	r5, r5
 80058e2:	7013      	strb	r3, [r2, #0]
 80058e4:	4b61      	ldr	r3, [pc, #388]	; (8005a6c <_printf_i+0x21c>)
 80058e6:	270a      	movs	r7, #10
 80058e8:	9303      	str	r3, [sp, #12]
 80058ea:	e032      	b.n	8005952 <_printf_i+0x102>
 80058ec:	680d      	ldr	r5, [r1, #0]
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	0641      	lsls	r1, r0, #25
 80058f2:	d5f1      	bpl.n	80058d8 <_printf_i+0x88>
 80058f4:	b22d      	sxth	r5, r5
 80058f6:	e7ef      	b.n	80058d8 <_printf_i+0x88>
 80058f8:	680d      	ldr	r5, [r1, #0]
 80058fa:	6819      	ldr	r1, [r3, #0]
 80058fc:	1d08      	adds	r0, r1, #4
 80058fe:	6018      	str	r0, [r3, #0]
 8005900:	062e      	lsls	r6, r5, #24
 8005902:	d501      	bpl.n	8005908 <_printf_i+0xb8>
 8005904:	680d      	ldr	r5, [r1, #0]
 8005906:	e003      	b.n	8005910 <_printf_i+0xc0>
 8005908:	066d      	lsls	r5, r5, #25
 800590a:	d5fb      	bpl.n	8005904 <_printf_i+0xb4>
 800590c:	680d      	ldr	r5, [r1, #0]
 800590e:	b2ad      	uxth	r5, r5
 8005910:	4b56      	ldr	r3, [pc, #344]	; (8005a6c <_printf_i+0x21c>)
 8005912:	270a      	movs	r7, #10
 8005914:	9303      	str	r3, [sp, #12]
 8005916:	2a6f      	cmp	r2, #111	; 0x6f
 8005918:	d117      	bne.n	800594a <_printf_i+0xfa>
 800591a:	2708      	movs	r7, #8
 800591c:	e015      	b.n	800594a <_printf_i+0xfa>
 800591e:	3145      	adds	r1, #69	; 0x45
 8005920:	700a      	strb	r2, [r1, #0]
 8005922:	4a52      	ldr	r2, [pc, #328]	; (8005a6c <_printf_i+0x21c>)
 8005924:	9203      	str	r2, [sp, #12]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	6821      	ldr	r1, [r4, #0]
 800592a:	ca20      	ldmia	r2!, {r5}
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	0608      	lsls	r0, r1, #24
 8005930:	d550      	bpl.n	80059d4 <_printf_i+0x184>
 8005932:	07cb      	lsls	r3, r1, #31
 8005934:	d502      	bpl.n	800593c <_printf_i+0xec>
 8005936:	2320      	movs	r3, #32
 8005938:	4319      	orrs	r1, r3
 800593a:	6021      	str	r1, [r4, #0]
 800593c:	2710      	movs	r7, #16
 800593e:	2d00      	cmp	r5, #0
 8005940:	d103      	bne.n	800594a <_printf_i+0xfa>
 8005942:	2320      	movs	r3, #32
 8005944:	6822      	ldr	r2, [r4, #0]
 8005946:	439a      	bics	r2, r3
 8005948:	6022      	str	r2, [r4, #0]
 800594a:	0023      	movs	r3, r4
 800594c:	2200      	movs	r2, #0
 800594e:	3343      	adds	r3, #67	; 0x43
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	6863      	ldr	r3, [r4, #4]
 8005954:	60a3      	str	r3, [r4, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	db03      	blt.n	8005962 <_printf_i+0x112>
 800595a:	2204      	movs	r2, #4
 800595c:	6821      	ldr	r1, [r4, #0]
 800595e:	4391      	bics	r1, r2
 8005960:	6021      	str	r1, [r4, #0]
 8005962:	2d00      	cmp	r5, #0
 8005964:	d102      	bne.n	800596c <_printf_i+0x11c>
 8005966:	9e04      	ldr	r6, [sp, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00c      	beq.n	8005986 <_printf_i+0x136>
 800596c:	9e04      	ldr	r6, [sp, #16]
 800596e:	0028      	movs	r0, r5
 8005970:	0039      	movs	r1, r7
 8005972:	f7fa fc61 	bl	8000238 <__aeabi_uidivmod>
 8005976:	9b03      	ldr	r3, [sp, #12]
 8005978:	3e01      	subs	r6, #1
 800597a:	5c5b      	ldrb	r3, [r3, r1]
 800597c:	7033      	strb	r3, [r6, #0]
 800597e:	002b      	movs	r3, r5
 8005980:	0005      	movs	r5, r0
 8005982:	429f      	cmp	r7, r3
 8005984:	d9f3      	bls.n	800596e <_printf_i+0x11e>
 8005986:	2f08      	cmp	r7, #8
 8005988:	d109      	bne.n	800599e <_printf_i+0x14e>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	07db      	lsls	r3, r3, #31
 800598e:	d506      	bpl.n	800599e <_printf_i+0x14e>
 8005990:	6863      	ldr	r3, [r4, #4]
 8005992:	6922      	ldr	r2, [r4, #16]
 8005994:	4293      	cmp	r3, r2
 8005996:	dc02      	bgt.n	800599e <_printf_i+0x14e>
 8005998:	2330      	movs	r3, #48	; 0x30
 800599a:	3e01      	subs	r6, #1
 800599c:	7033      	strb	r3, [r6, #0]
 800599e:	9b04      	ldr	r3, [sp, #16]
 80059a0:	1b9b      	subs	r3, r3, r6
 80059a2:	6123      	str	r3, [r4, #16]
 80059a4:	9b07      	ldr	r3, [sp, #28]
 80059a6:	0021      	movs	r1, r4
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	9805      	ldr	r0, [sp, #20]
 80059ac:	9b06      	ldr	r3, [sp, #24]
 80059ae:	aa09      	add	r2, sp, #36	; 0x24
 80059b0:	f7ff fede 	bl	8005770 <_printf_common>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d135      	bne.n	8005a24 <_printf_i+0x1d4>
 80059b8:	2001      	movs	r0, #1
 80059ba:	4240      	negs	r0, r0
 80059bc:	b00b      	add	sp, #44	; 0x2c
 80059be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059c0:	2220      	movs	r2, #32
 80059c2:	6809      	ldr	r1, [r1, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	6022      	str	r2, [r4, #0]
 80059c8:	0022      	movs	r2, r4
 80059ca:	2178      	movs	r1, #120	; 0x78
 80059cc:	3245      	adds	r2, #69	; 0x45
 80059ce:	7011      	strb	r1, [r2, #0]
 80059d0:	4a27      	ldr	r2, [pc, #156]	; (8005a70 <_printf_i+0x220>)
 80059d2:	e7a7      	b.n	8005924 <_printf_i+0xd4>
 80059d4:	0648      	lsls	r0, r1, #25
 80059d6:	d5ac      	bpl.n	8005932 <_printf_i+0xe2>
 80059d8:	b2ad      	uxth	r5, r5
 80059da:	e7aa      	b.n	8005932 <_printf_i+0xe2>
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	680d      	ldr	r5, [r1, #0]
 80059e0:	1d10      	adds	r0, r2, #4
 80059e2:	6949      	ldr	r1, [r1, #20]
 80059e4:	6018      	str	r0, [r3, #0]
 80059e6:	6813      	ldr	r3, [r2, #0]
 80059e8:	062e      	lsls	r6, r5, #24
 80059ea:	d501      	bpl.n	80059f0 <_printf_i+0x1a0>
 80059ec:	6019      	str	r1, [r3, #0]
 80059ee:	e002      	b.n	80059f6 <_printf_i+0x1a6>
 80059f0:	066d      	lsls	r5, r5, #25
 80059f2:	d5fb      	bpl.n	80059ec <_printf_i+0x19c>
 80059f4:	8019      	strh	r1, [r3, #0]
 80059f6:	2300      	movs	r3, #0
 80059f8:	9e04      	ldr	r6, [sp, #16]
 80059fa:	6123      	str	r3, [r4, #16]
 80059fc:	e7d2      	b.n	80059a4 <_printf_i+0x154>
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	1d11      	adds	r1, r2, #4
 8005a02:	6019      	str	r1, [r3, #0]
 8005a04:	6816      	ldr	r6, [r2, #0]
 8005a06:	2100      	movs	r1, #0
 8005a08:	0030      	movs	r0, r6
 8005a0a:	6862      	ldr	r2, [r4, #4]
 8005a0c:	f000 f8ee 	bl	8005bec <memchr>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	d001      	beq.n	8005a18 <_printf_i+0x1c8>
 8005a14:	1b80      	subs	r0, r0, r6
 8005a16:	6060      	str	r0, [r4, #4]
 8005a18:	6863      	ldr	r3, [r4, #4]
 8005a1a:	6123      	str	r3, [r4, #16]
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	9a04      	ldr	r2, [sp, #16]
 8005a20:	7013      	strb	r3, [r2, #0]
 8005a22:	e7bf      	b.n	80059a4 <_printf_i+0x154>
 8005a24:	6923      	ldr	r3, [r4, #16]
 8005a26:	0032      	movs	r2, r6
 8005a28:	9906      	ldr	r1, [sp, #24]
 8005a2a:	9805      	ldr	r0, [sp, #20]
 8005a2c:	9d07      	ldr	r5, [sp, #28]
 8005a2e:	47a8      	blx	r5
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d0c1      	beq.n	80059b8 <_printf_i+0x168>
 8005a34:	6823      	ldr	r3, [r4, #0]
 8005a36:	079b      	lsls	r3, r3, #30
 8005a38:	d415      	bmi.n	8005a66 <_printf_i+0x216>
 8005a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3c:	68e0      	ldr	r0, [r4, #12]
 8005a3e:	4298      	cmp	r0, r3
 8005a40:	dabc      	bge.n	80059bc <_printf_i+0x16c>
 8005a42:	0018      	movs	r0, r3
 8005a44:	e7ba      	b.n	80059bc <_printf_i+0x16c>
 8005a46:	0022      	movs	r2, r4
 8005a48:	2301      	movs	r3, #1
 8005a4a:	9906      	ldr	r1, [sp, #24]
 8005a4c:	9805      	ldr	r0, [sp, #20]
 8005a4e:	9e07      	ldr	r6, [sp, #28]
 8005a50:	3219      	adds	r2, #25
 8005a52:	47b0      	blx	r6
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	d0af      	beq.n	80059b8 <_printf_i+0x168>
 8005a58:	3501      	adds	r5, #1
 8005a5a:	68e3      	ldr	r3, [r4, #12]
 8005a5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	42ab      	cmp	r3, r5
 8005a62:	dcf0      	bgt.n	8005a46 <_printf_i+0x1f6>
 8005a64:	e7e9      	b.n	8005a3a <_printf_i+0x1ea>
 8005a66:	2500      	movs	r5, #0
 8005a68:	e7f7      	b.n	8005a5a <_printf_i+0x20a>
 8005a6a:	46c0      	nop			; (mov r8, r8)
 8005a6c:	08005e6d 	.word	0x08005e6d
 8005a70:	08005e7e 	.word	0x08005e7e

08005a74 <_sbrk_r>:
 8005a74:	2300      	movs	r3, #0
 8005a76:	b570      	push	{r4, r5, r6, lr}
 8005a78:	4d06      	ldr	r5, [pc, #24]	; (8005a94 <_sbrk_r+0x20>)
 8005a7a:	0004      	movs	r4, r0
 8005a7c:	0008      	movs	r0, r1
 8005a7e:	602b      	str	r3, [r5, #0]
 8005a80:	f7fc fbda 	bl	8002238 <_sbrk>
 8005a84:	1c43      	adds	r3, r0, #1
 8005a86:	d103      	bne.n	8005a90 <_sbrk_r+0x1c>
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d000      	beq.n	8005a90 <_sbrk_r+0x1c>
 8005a8e:	6023      	str	r3, [r4, #0]
 8005a90:	bd70      	pop	{r4, r5, r6, pc}
 8005a92:	46c0      	nop			; (mov r8, r8)
 8005a94:	20000354 	.word	0x20000354

08005a98 <__sread>:
 8005a98:	b570      	push	{r4, r5, r6, lr}
 8005a9a:	000c      	movs	r4, r1
 8005a9c:	250e      	movs	r5, #14
 8005a9e:	5f49      	ldrsh	r1, [r1, r5]
 8005aa0:	f000 f8f8 	bl	8005c94 <_read_r>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	db03      	blt.n	8005ab0 <__sread+0x18>
 8005aa8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005aaa:	181b      	adds	r3, r3, r0
 8005aac:	6563      	str	r3, [r4, #84]	; 0x54
 8005aae:	bd70      	pop	{r4, r5, r6, pc}
 8005ab0:	89a3      	ldrh	r3, [r4, #12]
 8005ab2:	4a02      	ldr	r2, [pc, #8]	; (8005abc <__sread+0x24>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	81a3      	strh	r3, [r4, #12]
 8005ab8:	e7f9      	b.n	8005aae <__sread+0x16>
 8005aba:	46c0      	nop			; (mov r8, r8)
 8005abc:	ffffefff 	.word	0xffffefff

08005ac0 <__swrite>:
 8005ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ac2:	001f      	movs	r7, r3
 8005ac4:	898b      	ldrh	r3, [r1, #12]
 8005ac6:	0005      	movs	r5, r0
 8005ac8:	000c      	movs	r4, r1
 8005aca:	0016      	movs	r6, r2
 8005acc:	05db      	lsls	r3, r3, #23
 8005ace:	d505      	bpl.n	8005adc <__swrite+0x1c>
 8005ad0:	230e      	movs	r3, #14
 8005ad2:	5ec9      	ldrsh	r1, [r1, r3]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	f000 f874 	bl	8005bc4 <_lseek_r>
 8005adc:	89a3      	ldrh	r3, [r4, #12]
 8005ade:	4a05      	ldr	r2, [pc, #20]	; (8005af4 <__swrite+0x34>)
 8005ae0:	0028      	movs	r0, r5
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	81a3      	strh	r3, [r4, #12]
 8005ae6:	0032      	movs	r2, r6
 8005ae8:	230e      	movs	r3, #14
 8005aea:	5ee1      	ldrsh	r1, [r4, r3]
 8005aec:	003b      	movs	r3, r7
 8005aee:	f000 f81f 	bl	8005b30 <_write_r>
 8005af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005af4:	ffffefff 	.word	0xffffefff

08005af8 <__sseek>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	000c      	movs	r4, r1
 8005afc:	250e      	movs	r5, #14
 8005afe:	5f49      	ldrsh	r1, [r1, r5]
 8005b00:	f000 f860 	bl	8005bc4 <_lseek_r>
 8005b04:	89a3      	ldrh	r3, [r4, #12]
 8005b06:	1c42      	adds	r2, r0, #1
 8005b08:	d103      	bne.n	8005b12 <__sseek+0x1a>
 8005b0a:	4a05      	ldr	r2, [pc, #20]	; (8005b20 <__sseek+0x28>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	81a3      	strh	r3, [r4, #12]
 8005b10:	bd70      	pop	{r4, r5, r6, pc}
 8005b12:	2280      	movs	r2, #128	; 0x80
 8005b14:	0152      	lsls	r2, r2, #5
 8005b16:	4313      	orrs	r3, r2
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	6560      	str	r0, [r4, #84]	; 0x54
 8005b1c:	e7f8      	b.n	8005b10 <__sseek+0x18>
 8005b1e:	46c0      	nop			; (mov r8, r8)
 8005b20:	ffffefff 	.word	0xffffefff

08005b24 <__sclose>:
 8005b24:	b510      	push	{r4, lr}
 8005b26:	230e      	movs	r3, #14
 8005b28:	5ec9      	ldrsh	r1, [r1, r3]
 8005b2a:	f000 f815 	bl	8005b58 <_close_r>
 8005b2e:	bd10      	pop	{r4, pc}

08005b30 <_write_r>:
 8005b30:	b570      	push	{r4, r5, r6, lr}
 8005b32:	0004      	movs	r4, r0
 8005b34:	0008      	movs	r0, r1
 8005b36:	0011      	movs	r1, r2
 8005b38:	001a      	movs	r2, r3
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	4d05      	ldr	r5, [pc, #20]	; (8005b54 <_write_r+0x24>)
 8005b3e:	602b      	str	r3, [r5, #0]
 8005b40:	f7fc fb32 	bl	80021a8 <_write>
 8005b44:	1c43      	adds	r3, r0, #1
 8005b46:	d103      	bne.n	8005b50 <_write_r+0x20>
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d000      	beq.n	8005b50 <_write_r+0x20>
 8005b4e:	6023      	str	r3, [r4, #0]
 8005b50:	bd70      	pop	{r4, r5, r6, pc}
 8005b52:	46c0      	nop			; (mov r8, r8)
 8005b54:	20000354 	.word	0x20000354

08005b58 <_close_r>:
 8005b58:	2300      	movs	r3, #0
 8005b5a:	b570      	push	{r4, r5, r6, lr}
 8005b5c:	4d06      	ldr	r5, [pc, #24]	; (8005b78 <_close_r+0x20>)
 8005b5e:	0004      	movs	r4, r0
 8005b60:	0008      	movs	r0, r1
 8005b62:	602b      	str	r3, [r5, #0]
 8005b64:	f7fc fb3c 	bl	80021e0 <_close>
 8005b68:	1c43      	adds	r3, r0, #1
 8005b6a:	d103      	bne.n	8005b74 <_close_r+0x1c>
 8005b6c:	682b      	ldr	r3, [r5, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d000      	beq.n	8005b74 <_close_r+0x1c>
 8005b72:	6023      	str	r3, [r4, #0]
 8005b74:	bd70      	pop	{r4, r5, r6, pc}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	20000354 	.word	0x20000354

08005b7c <_fstat_r>:
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	b570      	push	{r4, r5, r6, lr}
 8005b80:	4d06      	ldr	r5, [pc, #24]	; (8005b9c <_fstat_r+0x20>)
 8005b82:	0004      	movs	r4, r0
 8005b84:	0008      	movs	r0, r1
 8005b86:	0011      	movs	r1, r2
 8005b88:	602b      	str	r3, [r5, #0]
 8005b8a:	f7fc fb33 	bl	80021f4 <_fstat>
 8005b8e:	1c43      	adds	r3, r0, #1
 8005b90:	d103      	bne.n	8005b9a <_fstat_r+0x1e>
 8005b92:	682b      	ldr	r3, [r5, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d000      	beq.n	8005b9a <_fstat_r+0x1e>
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
 8005b9c:	20000354 	.word	0x20000354

08005ba0 <_isatty_r>:
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	b570      	push	{r4, r5, r6, lr}
 8005ba4:	4d06      	ldr	r5, [pc, #24]	; (8005bc0 <_isatty_r+0x20>)
 8005ba6:	0004      	movs	r4, r0
 8005ba8:	0008      	movs	r0, r1
 8005baa:	602b      	str	r3, [r5, #0]
 8005bac:	f7fc fb30 	bl	8002210 <_isatty>
 8005bb0:	1c43      	adds	r3, r0, #1
 8005bb2:	d103      	bne.n	8005bbc <_isatty_r+0x1c>
 8005bb4:	682b      	ldr	r3, [r5, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d000      	beq.n	8005bbc <_isatty_r+0x1c>
 8005bba:	6023      	str	r3, [r4, #0]
 8005bbc:	bd70      	pop	{r4, r5, r6, pc}
 8005bbe:	46c0      	nop			; (mov r8, r8)
 8005bc0:	20000354 	.word	0x20000354

08005bc4 <_lseek_r>:
 8005bc4:	b570      	push	{r4, r5, r6, lr}
 8005bc6:	0004      	movs	r4, r0
 8005bc8:	0008      	movs	r0, r1
 8005bca:	0011      	movs	r1, r2
 8005bcc:	001a      	movs	r2, r3
 8005bce:	2300      	movs	r3, #0
 8005bd0:	4d05      	ldr	r5, [pc, #20]	; (8005be8 <_lseek_r+0x24>)
 8005bd2:	602b      	str	r3, [r5, #0]
 8005bd4:	f7fc fb25 	bl	8002222 <_lseek>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d103      	bne.n	8005be4 <_lseek_r+0x20>
 8005bdc:	682b      	ldr	r3, [r5, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d000      	beq.n	8005be4 <_lseek_r+0x20>
 8005be2:	6023      	str	r3, [r4, #0]
 8005be4:	bd70      	pop	{r4, r5, r6, pc}
 8005be6:	46c0      	nop			; (mov r8, r8)
 8005be8:	20000354 	.word	0x20000354

08005bec <memchr>:
 8005bec:	b2c9      	uxtb	r1, r1
 8005bee:	1882      	adds	r2, r0, r2
 8005bf0:	4290      	cmp	r0, r2
 8005bf2:	d101      	bne.n	8005bf8 <memchr+0xc>
 8005bf4:	2000      	movs	r0, #0
 8005bf6:	4770      	bx	lr
 8005bf8:	7803      	ldrb	r3, [r0, #0]
 8005bfa:	428b      	cmp	r3, r1
 8005bfc:	d0fb      	beq.n	8005bf6 <memchr+0xa>
 8005bfe:	3001      	adds	r0, #1
 8005c00:	e7f6      	b.n	8005bf0 <memchr+0x4>

08005c02 <memmove>:
 8005c02:	b510      	push	{r4, lr}
 8005c04:	4288      	cmp	r0, r1
 8005c06:	d902      	bls.n	8005c0e <memmove+0xc>
 8005c08:	188b      	adds	r3, r1, r2
 8005c0a:	4298      	cmp	r0, r3
 8005c0c:	d303      	bcc.n	8005c16 <memmove+0x14>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	e007      	b.n	8005c22 <memmove+0x20>
 8005c12:	5c8b      	ldrb	r3, [r1, r2]
 8005c14:	5483      	strb	r3, [r0, r2]
 8005c16:	3a01      	subs	r2, #1
 8005c18:	d2fb      	bcs.n	8005c12 <memmove+0x10>
 8005c1a:	bd10      	pop	{r4, pc}
 8005c1c:	5ccc      	ldrb	r4, [r1, r3]
 8005c1e:	54c4      	strb	r4, [r0, r3]
 8005c20:	3301      	adds	r3, #1
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d1fa      	bne.n	8005c1c <memmove+0x1a>
 8005c26:	e7f8      	b.n	8005c1a <memmove+0x18>

08005c28 <__malloc_lock>:
 8005c28:	b510      	push	{r4, lr}
 8005c2a:	4802      	ldr	r0, [pc, #8]	; (8005c34 <__malloc_lock+0xc>)
 8005c2c:	f7ff fb27 	bl	800527e <__retarget_lock_acquire_recursive>
 8005c30:	bd10      	pop	{r4, pc}
 8005c32:	46c0      	nop			; (mov r8, r8)
 8005c34:	2000034c 	.word	0x2000034c

08005c38 <__malloc_unlock>:
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	4802      	ldr	r0, [pc, #8]	; (8005c44 <__malloc_unlock+0xc>)
 8005c3c:	f7ff fb20 	bl	8005280 <__retarget_lock_release_recursive>
 8005c40:	bd10      	pop	{r4, pc}
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	2000034c 	.word	0x2000034c

08005c48 <_realloc_r>:
 8005c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c4a:	0007      	movs	r7, r0
 8005c4c:	000d      	movs	r5, r1
 8005c4e:	0016      	movs	r6, r2
 8005c50:	2900      	cmp	r1, #0
 8005c52:	d105      	bne.n	8005c60 <_realloc_r+0x18>
 8005c54:	0011      	movs	r1, r2
 8005c56:	f7ff fbcb 	bl	80053f0 <_malloc_r>
 8005c5a:	0004      	movs	r4, r0
 8005c5c:	0020      	movs	r0, r4
 8005c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c60:	2a00      	cmp	r2, #0
 8005c62:	d103      	bne.n	8005c6c <_realloc_r+0x24>
 8005c64:	f7ff fb7a 	bl	800535c <_free_r>
 8005c68:	0034      	movs	r4, r6
 8005c6a:	e7f7      	b.n	8005c5c <_realloc_r+0x14>
 8005c6c:	f000 f826 	bl	8005cbc <_malloc_usable_size_r>
 8005c70:	002c      	movs	r4, r5
 8005c72:	42b0      	cmp	r0, r6
 8005c74:	d2f2      	bcs.n	8005c5c <_realloc_r+0x14>
 8005c76:	0031      	movs	r1, r6
 8005c78:	0038      	movs	r0, r7
 8005c7a:	f7ff fbb9 	bl	80053f0 <_malloc_r>
 8005c7e:	1e04      	subs	r4, r0, #0
 8005c80:	d0ec      	beq.n	8005c5c <_realloc_r+0x14>
 8005c82:	0029      	movs	r1, r5
 8005c84:	0032      	movs	r2, r6
 8005c86:	f7fe ff91 	bl	8004bac <memcpy>
 8005c8a:	0029      	movs	r1, r5
 8005c8c:	0038      	movs	r0, r7
 8005c8e:	f7ff fb65 	bl	800535c <_free_r>
 8005c92:	e7e3      	b.n	8005c5c <_realloc_r+0x14>

08005c94 <_read_r>:
 8005c94:	b570      	push	{r4, r5, r6, lr}
 8005c96:	0004      	movs	r4, r0
 8005c98:	0008      	movs	r0, r1
 8005c9a:	0011      	movs	r1, r2
 8005c9c:	001a      	movs	r2, r3
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	4d05      	ldr	r5, [pc, #20]	; (8005cb8 <_read_r+0x24>)
 8005ca2:	602b      	str	r3, [r5, #0]
 8005ca4:	f7fc fa63 	bl	800216e <_read>
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	d103      	bne.n	8005cb4 <_read_r+0x20>
 8005cac:	682b      	ldr	r3, [r5, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d000      	beq.n	8005cb4 <_read_r+0x20>
 8005cb2:	6023      	str	r3, [r4, #0]
 8005cb4:	bd70      	pop	{r4, r5, r6, pc}
 8005cb6:	46c0      	nop			; (mov r8, r8)
 8005cb8:	20000354 	.word	0x20000354

08005cbc <_malloc_usable_size_r>:
 8005cbc:	1f0b      	subs	r3, r1, #4
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	1f18      	subs	r0, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	da01      	bge.n	8005cca <_malloc_usable_size_r+0xe>
 8005cc6:	580b      	ldr	r3, [r1, r0]
 8005cc8:	18c0      	adds	r0, r0, r3
 8005cca:	4770      	bx	lr

08005ccc <_init>:
 8005ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cce:	46c0      	nop			; (mov r8, r8)
 8005cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cd2:	bc08      	pop	{r3}
 8005cd4:	469e      	mov	lr, r3
 8005cd6:	4770      	bx	lr

08005cd8 <_fini>:
 8005cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cda:	46c0      	nop			; (mov r8, r8)
 8005cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cde:	bc08      	pop	{r3}
 8005ce0:	469e      	mov	lr, r3
 8005ce2:	4770      	bx	lr
