AArch64 MP+dmb.stpt+tcib-tagfault-po
Variant=memtag,sync
{
0:X1=x; 0:X3=y:green; 0:X2=y:red;
1:X1=x; 1:X3=y:green;
}
P0          | P1          | P1.F        ;
MOV W0,#1   | LDR W2,[X3] | MOV W4,#1   ;
STR W0,[X1] |             | LDR W0,[X1] ;
DMB ST      |             |             ;
STG X2,[X3] |             |             ;
exists 1:X4=1 /\ 1:X0=0
