# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:07:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:07:17 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:17 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:07:17 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:07:18 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:19 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:07:19 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:19 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:07:19 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:19 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:07:19 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:19 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:07:19 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:07:21 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:07:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:07:43 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:07:44 on Apr 19,2023, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:07:44 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:55 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:08:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:08:57 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:08:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:08:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:08:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:08:58 on Apr 19,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:08:58 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Invalid time value: 10s
# Executing ONERROR command at macro ./TB_SYSTEM.do line 78
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:10:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:14 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:10:14 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:10:15 on Apr 19,2023, Elapsed time: 0:01:17
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:10:15 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:12:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:12:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:12:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:12:31 on Apr 19,2023, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:12:31 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:14:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:14:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:14:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:14:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:14:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:14:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:14:58 on Apr 19,2023, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:14:58 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:15:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:15:52 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:15:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:15:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:15:52 on Apr 19,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:15:52 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
# ** Error: invalid command name "7"
# Executing ONERROR command at macro ./TB_SYSTEM.do line 98
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:16:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:16:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:16:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:16:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:16:52 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:52 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:53 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:16:53 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:16:54 on Apr 19,2023, Elapsed time: 0:01:02
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:16:54 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:06 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:19:06 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:06 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:19:06 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:19:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:19:08 on Apr 19,2023, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:19:08 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:24:28 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:24:28 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:24:29 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:24:30 on Apr 19,2023, Elapsed time: 0:05:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:24:30 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:50 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:25:50 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:50 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:25:50 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:50 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:25:51 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:25:52 on Apr 19,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:25:52 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:27:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:27:31 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:27:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:27:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# ** Error: C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt(18): Error in `timescale directive.  <time_precision> must be at least as precise as <time_unit>.
# -- Compiling module TB_SYSTEM
# ** Error: C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt(105): Error in timescale or timeprecision statement.  <timeprecision> must be at least as precise as <timeunit>.
# End time: 15:27:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./BB_SYSTEM_run_msim_rtl_verilog.do line 22
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Program..."
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:29:16 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:29:17 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:29:17 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:29:17 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:29:17 on Apr 19,2023, Elapsed time: 0:03:25
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:29:17 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
# Running testbench
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
# Executing ONERROR command at macro ./TB_SYSTEM.do line 78
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:29:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:29:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:29:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:29:30 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:30 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:31 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:29:31 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:29:32 on Apr 19,2023, Elapsed time: 0:00:15
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:29:32 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
# Error in macro ./BB_SYSTEM_run_msim_rtl_verilog.do line 29
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:29:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:29:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:29:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:29:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:56 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:29:56 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# ** Error: (vlog-13069) C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt(26): near "00002": syntax error, unexpected INTEGER NUMBER, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:29:57 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./BB_SYSTEM_run_msim_rtl_verilog.do line 22
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Program..."
cls
# 
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:39 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:30:39 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:40 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:30:40 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:30:41 on Apr 19,2023, Elapsed time: 0:01:09
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:30:41 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:34:07 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:07 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:34:08 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:08 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:34:08 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:34:08 on Apr 19,2023, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:34:08 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:41 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 15:47:41 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim {C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:42 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim" C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 15:47:42 on Apr 19,2023, Elapsed time: 0:13:34
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 15:47:43 on Apr 19,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
# End time: 15:53:37 on Apr 19,2023, Elapsed time: 0:05:54
# Errors: 0, Warnings: 0
