##########################################################################
#
# Application : compile_simlib (2022.2)
# File name   : compile_simlib.log
#
# #########################################################################
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.....
INFO: [export_ip_compile_order-Tcl-23] Data extracted from repository. Inspected 620 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible questasim simulator installation version '2021.2_1'! The supported simulator version for the current Vivado release is '2022.2'.
INFO: [Vivado 12-12197] Finding GCC compiler executables...
INFO: [Vivado 12-12200] Using GCC executables set by -gcc_exec_path from '/tools/questasim/gcc-7.4.0-linux_x86_64/bin'
INFO: [Vivado 12-12198] GCC version '7.4.0'
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'questasim' simulator in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa'

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:secureip)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap secureip /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/secureip 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:17 on Jul 13,2023
vlog -source -64 -work secureip -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/secureip/.cxl.verilog.secureip.secureip.lin64.cmf 
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module B_ISERDESE2
-- Compiling module OSERDESE2_WRAP
-- Compiling module B_OSERDESE2
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module GTPE2_CHANNEL_WRAP
-- Compiling module GTPE2_COMMON_WRAP

Top level modules:
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	GTPE2_CHANNEL_WRAP
	GTPE2_COMMON_WRAP
End time: 11:23:22 on Jul 13,2023, Elapsed time: 0:00:05
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:secureip)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 0.19 % complete

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unisim)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unisim /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisim 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:23 on Jul 13,2023
vcom -source -93 -64 -work unisim -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf 
-- Loading package STANDARD
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Compiling entity BIBUF
-- Compiling architecture BIBUF_V of BIBUF
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCE_LEAF
-- Compiling architecture BUFCE_LEAF_V of BUFCE_LEAF
-- Compiling entity BUFCE_ROW
-- Compiling architecture BUFCE_ROW_V of BUFCE_ROW
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_DIV
-- Compiling architecture BUFGCE_DIV_V of BUFGCE_DIV
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFG_GT
-- Compiling architecture BUFG_GT_V of BUFG_GT
-- Compiling entity BUFG_GT_SYNC
-- Compiling architecture BUFG_GT_SYNC_V of BUFG_GT_SYNC
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Loading package std_logic_arith
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CARRY8
-- Compiling architecture CARRY8_V of CARRY8
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity DIFFINBUF
-- Compiling architecture DIFFINBUF_V of DIFFINBUF
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity DNA_PORTE2
-- Compiling architecture DNA_PORTE2_V of DNA_PORTE2
-- Compiling entity DPHY_DIFFINBUF
-- Compiling architecture DPHY_DIFFINBUF_V of DPHY_DIFFINBUF
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity DSP48E2
-- Compiling architecture DSP48E2_V of DSP48E2
-- Compiling entity DSP_ALU
-- Compiling architecture DSP_ALU_V of DSP_ALU
-- Compiling entity DSP_A_B_DATA
-- Compiling architecture DSP_A_B_DATA_V of DSP_A_B_DATA
-- Compiling entity DSP_C_DATA
-- Compiling architecture DSP_C_DATA_V of DSP_C_DATA
-- Compiling entity DSP_MULTIPLIER
-- Compiling architecture DSP_MULTIPLIER_V of DSP_MULTIPLIER
-- Compiling entity DSP_M_DATA
-- Compiling architecture DSP_M_DATA_V of DSP_M_DATA
-- Compiling entity DSP_OUTPUT
-- Compiling architecture DSP_OUTPUT_V of DSP_OUTPUT
-- Compiling entity DSP_PREADD
-- Compiling architecture DSP_PREADD_V of DSP_PREADD
-- Compiling entity DSP_PREADD_DATA
-- Compiling architecture DSP_PREADD_DATA_V of DSP_PREADD_DATA
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FIFO18E2
-- Compiling architecture FIFO18E2_V of FIFO18E2
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Compiling entity FIFO36E2
-- Compiling architecture FIFO36E2_V of FIFO36E2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity FRAME_ECCE3
-- Compiling architecture FRAME_ECCE3_V of FRAME_ECCE3
-- Compiling entity GLBL_VHD
-- Compiling architecture GLBL_VHD_V of GLBL_VHD
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity HARD_SYNC
-- Compiling architecture HARD_SYNC_V of HARD_SYNC
-- Loading package std_logic_textio
-- Compiling entity HPIO_VREF
-- Compiling architecture HPIO_VREF_V of HPIO_VREF
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFCTRL
-- Compiling architecture IBUFCTRL_V of IBUFCTRL
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDSE3
-- Compiling architecture IBUFDSE3_V of IBUFDSE3
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_GTE3
-- Compiling architecture IBUFDS_GTE3_V of IBUFDS_GTE3
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_IBUFDISABLE_INT
-- Compiling architecture IBUFDS_IBUFDISABLE_INT_V of IBUFDS_IBUFDISABLE_INT
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE_INT
-- Compiling architecture IBUFDS_INTERMDISABLE_INT_V of IBUFDS_INTERMDISABLE_INT
-- Compiling entity IBUFE3
-- Compiling architecture IBUFE3_V of IBUFE3
-- Compiling entity IBUF_ANALOG
-- Compiling architecture IBUF_ANALOG_V of IBUF_ANALOG
-- Compiling entity IOBUF_ANALOG
-- Compiling architecture IOBUF_ANALOG_V of IOBUF_ANALOG
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity ICAPE3
-- Compiling architecture ICAPE3_V of ICAPE3
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDDRE1
-- Compiling architecture IDDRE1_V of IDDRE1
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IDELAYE3
-- Compiling architecture IDELAYE3_V of IDELAYE3
-- Compiling entity INBUF
-- Compiling architecture INBUF_V of INBUF
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDSE3
-- Compiling architecture IOBUFDSE3_V of IOBUFDSE3
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUFE3
-- Compiling architecture IOBUFE3_V of IOBUFE3
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity MASTER_JTAG
-- Compiling architecture MASTER_JTAG_V of MASTER_JTAG
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity MMCME3_ADV
-- Compiling architecture MMCME3_ADV_V of MMCME3_ADV
-- Compiling entity MMCME3_BASE
-- Compiling architecture MMCME3_BASE_V of MMCME3_BASE
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF9
-- Compiling architecture MUXF9_V of MUXF9
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_GTE3
-- Compiling architecture OBUFDS_GTE3_V of OBUFDS_GTE3
-- Compiling entity OBUFDS_GTE3_ADV
-- Compiling architecture OBUFDS_GTE3_ADV_V of OBUFDS_GTE3_ADV
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_DCIEN
-- Compiling architecture OBUFTDS_DCIEN_V of OBUFTDS_DCIEN
-- Compiling entity OBUFT_DCIEN
-- Compiling architecture OBUFT_DCIEN_V of OBUFT_DCIEN
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity ODDRE1
-- Compiling architecture ODDRE1_V of ODDRE1
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity ODELAYE3
-- Compiling architecture ODELAYE3_V of ODELAYE3
###### /tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/ODELAYE3.vhd(534):   variable idelay_count_var : integer := ODELAYE3_InitDelayCount(DELAY_FORMAT,DELAY_VALUE,PER_BIT_FINE_DELAY);
** Warning: /tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/ODELAYE3.vhd(534): (vcom-1013) Initial value of "idelay_count_var" depends on value of signal "PER_BIT_FINE_DELAY".
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity PLLE3_ADV
-- Compiling architecture PLLE3_ADV_V of PLLE3_ADV
-- Compiling entity PLLE3_BASE
-- Compiling architecture PLLE3_BASE_V of PLLE3_BASE
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM256X1D
-- Compiling architecture RAM256X1D_V of RAM256X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM32M16
-- Compiling architecture RAM32M16_V of RAM32M16
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM512X1S
-- Compiling architecture RAM512X1S_V of RAM512X1S
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAM64M8
-- Compiling architecture RAM64M8_V of RAM64M8
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X8SW
-- Compiling architecture RAM64X8SW_V of RAM64X8SW
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RAMB18E2
-- Compiling architecture RAMB18E2_V of RAMB18E2
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity RAMB36E2
-- Compiling architecture RAMB36E2_V of RAMB36E2
-- Compiling entity RAMD32
-- Compiling architecture RAMD32_V of RAMD32
-- Compiling entity RAMD64E
-- Compiling architecture RAMD64E_V of RAMD64E
-- Compiling entity RAMS32
-- Compiling architecture RAMS32_V of RAMS32
-- Compiling entity RAMS64E
-- Compiling architecture RAMS64E_V of RAMS64E
-- Compiling entity RAMS64E1
-- Compiling architecture RAMS64E1_V of RAMS64E1
-- Compiling entity RIU_OR
-- Compiling architecture RIU_OR_V of RIU_OR
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity SIM_CONFIGE3
-- Compiling architecture SIM_CONFIGE3_V of SIM_CONFIGE3
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity STARTUPE3
-- Compiling architecture STARTUPE3_V of STARTUPE3
-- Compiling entity SYSMONE1
-- Compiling architecture SYSMONE1_V of SYSMONE1
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity BUFG_PS
-- Compiling architecture BUFG_PS_V of BUFG_PS
-- Compiling entity FRAME_ECCE4
-- Compiling architecture FRAME_ECCE4_V of FRAME_ECCE4
-- Compiling entity IBUFDS_DPHY
-- Compiling architecture IBUFDS_DPHY_V of IBUFDS_DPHY
-- Compiling entity IBUFDS_GTE4
-- Compiling architecture IBUFDS_GTE4_V of IBUFDS_GTE4
-- Compiling entity OBUFDS_DPHY
-- Compiling architecture OBUFDS_DPHY_V of OBUFDS_DPHY
-- Compiling entity OBUFDS_GTE4
-- Compiling architecture OBUFDS_GTE4_V of OBUFDS_GTE4
-- Compiling entity OBUFDS_GTE4_ADV
-- Compiling architecture OBUFDS_GTE4_ADV_V of OBUFDS_GTE4_ADV
-- Compiling entity SYSMONE4
-- Compiling architecture SYSMONE4_V of SYSMONE4
-- Compiling entity URAM288
-- Compiling architecture URAM288_V of URAM288
-- Compiling entity URAM288_BASE
-- Compiling architecture URAM288_BASE_V of URAM288_BASE
-- Compiling entity MMCME4_ADV
-- Compiling architecture MMCME4_ADV_V of MMCME4_ADV
-- Compiling entity MMCME4_BASE
-- Compiling architecture MMCME4_BASE_V of MMCME4_BASE
-- Compiling entity PLLE4_ADV
-- Compiling architecture PLLE4_ADV_V of PLLE4_ADV
-- Compiling entity PLLE4_BASE
-- Compiling architecture PLLE4_BASE_V of PLLE4_BASE
-- Compiling entity VCU
-- Compiling architecture VCU_V of VCU
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity SRL32E
-- Compiling architecture SRL32E_V of SRL32E
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity GTPE2_CHANNEL
-- Compiling architecture GTPE2_CHANNEL_V of GTPE2_CHANNEL
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
-- Compiling entity GTPE2_COMMON
-- Compiling architecture GTPE2_COMMON_V of GTPE2_COMMON
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
End time: 11:23:29 on Jul 13,2023, Elapsed time: 0:00:06
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:unisim)
==============================================================================

 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unimacro /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:29 on Jul 13,2023
vcom -source -93 -64 -work unimacro -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 11:23:30 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unifast)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unifast /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unifast 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:31 on Jul 13,2023
vcom -source -93 -64 -work unifast -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
End time: 11:23:32 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 1 warning(s), 0.38 % complete

Compiling verilog library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unisim)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unisims_ver /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisims_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:32 on Jul 13,2023
vlog -source -64 -work unisims_ver -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module HBM_MC
-- Compiling module IBUFDSE3
-- Compiling module ISERDESE1
-- Compiling module bscntrl_iserdese1_vlog
-- Compiling module ice_iserdese1_vlog
-- Compiling module JTAG_SIME2
-- Compiling module NOC2_NPS5555
-- Compiling module GTHE4_CHANNEL
-- Compiling module NOC2_XBR4X2
-- Compiling module CMAC
-- Compiling module GTPE2_CHANNEL
-- Compiling module GTYE4_CHANNEL
-- Compiling module BUFG_GT
-- Compiling module DFE_PQ_DECIM
-- Compiling module HBM_PHY_MS
-- Compiling module PHASER_REF
-- Compiling module CARRY4
-- Compiling module DSP_FP_SRCMX_OPTINV
-- Compiling module NOC_NPS_VNOC
-- Compiling module ME_NOC_M_AXI
-- Compiling module ODELAYE3
-- Compiling module PULLDOWN
-- Compiling module GTXE2_CHANNEL
-- Compiling module FRAME_ECCE2
-- Compiling module BUFG_HM
-- Compiling module IN_FIFO
-- Compiling module DSP_ALUMUX
-- Compiling module IDELAYE5
-- Compiling module DSP_SRCMX_OPTINV
-- Compiling module BUFG
-- Compiling module OBUFDS_GTE5
-- Compiling module OBUFDS_GTM
-- Compiling module DFE_DUC_DDC
-- Compiling module NOC2_NSU128
-- Compiling module NOC_NSU512
-- Compiling module IBUFDS_IBUFDISABLE_INT
-- Compiling module XADC
-- Compiling module PSX
-- Compiling module IBUF
-- Compiling module BUFH
-- Compiling module BSCANE2
-- Compiling module NOC_NPS6
-- Compiling module URAM288_BASE
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module DSP_PREADD_DATA58
-- Compiling module FDPE
-- Compiling module SRLC16E
-- Compiling module RAM32X1S
-- Compiling module X5PLL_S2P
-- Compiling module LDCE
-- Compiling UDP latchsre_ldce
-- Compiling module NOC_NPS7575
-- Compiling module OSERDESE2
-- Compiling module FIFO18E2
-- Compiling module DSP_FP_ADDER
-- Compiling module LOOKAHEAD8
-- Compiling module CPM5N
-- Compiling module RAM256X1S
-- Compiling module MMCME4_ADV
-- Compiling module DSP58
-- Compiling module IOBUFDS_INTERMDISABLE_ODDR
-- Compiling module SRL16E
-- Compiling module GTYE3_CHANNEL
-- Compiling module DSP_FP_CAS_DELAY
-- Compiling module NOC2_NMU512
-- Compiling module MBUFG_HM
-- Compiling module BUFDIV_LEAF
-- Compiling module PULLUP
-- Compiling module HARD_SYNC
-- Compiling module DSP_FP_INREG
-- Compiling module PS7
-- Compiling module RAM64M
-- Compiling module NOC2_NSU512
-- Compiling module MMCME2_BASE
-- Compiling module VCU
-- Compiling module LUT5
-- Compiling module NOC2_NMU128
-- Compiling module DSP_FP_OUTPUT
-- Compiling module ODDRE1
-- Compiling module IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling module X5PHIO_XCVR_X2
-- Compiling module MBUFG_PS
-- Compiling module RAM32X1D
-- Compiling module ME_NOC_S_AXI
-- Compiling module DSP_FPA_OPM_REG
-- Compiling module HPLL
-- Compiling module DSPFP32
-- Compiling module AIE_PL_S_EVENTS
-- Compiling module DFE_FIR
-- Compiling module IDELAYCTRL
-- Compiling module IDDRE1
-- Compiling module GTXE2_COMMON
-- Compiling module OBUFDS_GTE4
-- Compiling module IBUF_IBUFDISABLE
-- Compiling module RX_BITSLICE
-- Compiling module STARTUPE2
-- Compiling module USR_ACCESSE2
-- Compiling module DSP_CPLX_STAGE0
-- Compiling module IOBUFDS_DCIEN
-- Compiling module CPM_EXT
-- Compiling module RXTX_BITSLICE
-- Compiling module NOC_NPP_RPTR
-- Compiling module IOBUFDS
-- Compiling module RAMS64E
-- Compiling module IOBUFDS_COMP
-- Compiling module LUTCY2
-- Compiling module HBM_TWO_STACK_INTF
-- Compiling module DNA_PORT
-- Compiling module OBUFTDS
-- Compiling module GND
-- Compiling module HBM_IO_MS
-- Compiling module X5PLL_INTF
-- Compiling module MUXF9
-- Compiling module IBUFDS_GTE4
-- Compiling module RAM64M8
-- Compiling module ODELAYE5
-- Compiling module GTHE2_CHANNEL
-- Compiling module OBUFTDS_DCIEN
-- Compiling module IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module CPM_MAIN
-- Compiling module IBUFDS_IBUFDISABLE
-- Compiling module CFGLUT5
-- Compiling module BUFG_FABRIC
-- Compiling module OBUFDS_ODDR
-- Compiling module SYSMONE4
-- Compiling module DSP_MULTIPLIER
-- Compiling module GTYE4_COMMON
-- Compiling module IOBUFDSE3
-- Compiling module RAMD32M64
-- Compiling module RAM512X1S
-- Compiling module DSP_OUTPUT58
-- Compiling module BUFMR
-- Compiling module GTF_COMMON
-- Compiling module RAMD64E
-- Compiling module NOC_NMU_HBM2E
-- Compiling module CLOCK_MOD_CLE_FF
-- Compiling module ME_NOC_S_AXIS
-- Compiling module SIM_CONFIGE2
-- Compiling module OBUFDS_GTME5_ADV
-- Compiling module IBUFDS_DPHY
-- Compiling module HBM_ONE_STACK_INTF
-- Compiling module RAMB36E1
-- Compiling module RB36_INTERNAL_VLOG
-- Compiling module CAPTUREE2
-- Compiling module HBM_SNGLBLI_INTF_APB
-- Compiling module PLLE4_ADV
-- Compiling module IOBUF_INTERMDISABLE
-- Compiling module ICAPE2
-- Compiling module OBUFDS_GTE3_ADV
-- Compiling module ILKNF
-- Compiling module CPM5
-- Compiling module ME_PL_S_EVENTS
-- Compiling module CLOCK_MOD_CLE_IMR
-- Compiling module DSP_FPM_PIPEREG
-- Compiling module RAMS64E1
-- Compiling module X5PHIO_DCCINVBUF
-- Compiling module DSP48E5
-- Compiling module DSP_MULTIPLIER58
-- Compiling module OSERDES
-- Compiling module CLOCK_MOD_IRI_FF
-- Compiling module AIE_NOC_M_AXI
-- Compiling module BUFGCE_DIV
-- Compiling module DSP_A_B_DATA58
-- Compiling module LUT6CY
-- Compiling module IBUFE3
-- Compiling module IMI_FF
-- Compiling module AIE_PL_M_AXIS128
-- Compiling module DNA_PORTE2
-- Compiling module MBUFG_GT
-- Compiling module PHASER_OUT_PHY
-- Compiling module IOBUFDS_INTERMDISABLE
-- Compiling module DFE_MATRIX_FIR
-- Compiling module IBUFDS_GTE2
-- Compiling module AIE_NOC_S_AXIS
-- Compiling module MMCME3_ADV
-- Compiling module PLLE3_BASE
-- Compiling module XPLL
-- Compiling module NPI_NIR
-- Compiling module RAM128X1S
-- Compiling module DSP_FP_INMUX
-- Compiling module LDPE
-- Compiling UDP latchsre_ldpe
-- Compiling module RAMB18E2
-- Compiling module SRLC32E
-- Compiling module ILKN
-- Compiling module DSP_A_B_DATA
-- Compiling module RIU_OR
-- Compiling module DFE_NL_FIR
-- Compiling module FIFO36E2
-- Compiling module ODDR
-- Compiling module OUT_FIFO
-- Compiling module MMCME4_BASE
-- Compiling module DDRMC
-- Compiling module IDELAYE2
-- Compiling module MBUFGCE
-- Compiling module URAM288
-- Compiling module RAMB36E5
-- Compiling module BUFG_GT_SYNC
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module OBUFDS_GTM_ADV
-- Compiling module IBUFDS_GTE5
-- Compiling module AIE_PL_S_AXIS32
-- Compiling module MMCME5
-- Compiling module DSP_CAS_DELAY
-- Compiling module IDDR_2CLK
-- Compiling module INV
-- Compiling module OBUFT_ODDR
-- Compiling module HARD_INV
-- Compiling module GTHE4_COMMON
-- Compiling module ODELAYE2
-- Compiling module PCIE_3_0
-- Compiling module OBUFDS_GTE4_ADV
-- Compiling module IBUFDS
-- Compiling module ICAPE3
-- Compiling module IBUFDS_GTM
-- Compiling module NOC_NMU128
-- Compiling module OBUFT_DCIEN
-- Compiling module DSP_FPA_CREG
-- Compiling module FDRE
-- Compiling module ME_NOC_M_AXIS
-- Compiling module CLOCK_MOD_IRI_IMR
-- Compiling module DSP_ALU
-- Compiling module GTHE3_COMMON
-- Compiling module AIE_PL_M_AXIS32
-- Compiling module DSP58C
-- Compiling module ISERDES
-- Compiling module DSP48E2
-- Compiling module RAM256X1D
-- Compiling module X5PHIO_CMUIF
-- Compiling module ILKNE4
-- Compiling module DSP_CPLX_STAGE1
-- Compiling module DSP_ALUADD
-- Compiling module RAM64X8SW
-- Compiling module DSP48E1
-- Compiling module RAMS32
-- Compiling module OBUFT
-- Compiling module DSP_ALUREG
-- Compiling module IBUFCTRL
-- Compiling module DFE_PQ_INTERP
-- Compiling module CPM
-- Compiling module OBUFTDS_ODDR
-- Compiling module NOC_NMU512
-- Compiling module IOBUFDS_DIFF_OUT_DCIEN
-- Compiling module PHASER_IN
-- Compiling module RAM64X1S
-- Compiling module LUT1
-- Compiling UDP x_lut1_mux2
-- Compiling module AIE_NOC_S_AXI
-- Compiling module RAMB18E1
-- Compiling module RB18_INTERNAL_VLOG
-- Compiling module OBUFDS
-- Compiling module BUFMRCE
-- Compiling module NOC2_NPS7575
-- Compiling module DSP_C_DATA58
-- Compiling module PCIE40E4
-- Compiling module ZHOLD_DELAY
-- Compiling module BUFCE_LEAF
-- Compiling module FIFO18E1
-- Compiling module FF18_INTERNAL_VLOG
-- Compiling module NOC2_XBR2X4
-- Compiling module IDELAYE2_FINEDELAY
-- Compiling module RAMD32
-- Compiling module OBUFDS_COMP
-- Compiling module RAM64X1D
-- Compiling module IOBUF_ODDR
-- Compiling module DIFFINBUF
-- Compiling module DFE_PRACH
-- Compiling module AUTOBUF
-- Compiling module EFUSE_USR
-- Compiling module RAMB18E5
-- Compiling module VCC
-- Compiling module GTHE2_COMMON
-- Compiling module AIE_NOC_M_AXIS
-- Compiling module BUFCE_ROW
-- Compiling module PVT_SAS
-- Compiling module PLLE3_ADV
-- Compiling module RAM32X16DR8
-- Compiling module TX_BITSLICE
-- Compiling module ME_PL_M_AXIS64
-- Compiling module NOC_NMU256
-- Compiling module DSP_PREADD_DATA
-- Compiling module BUFG_PS
-- Compiling module GTYE5_QUAD
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE_ODDR
-- Compiling module LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module HBM_IO_CHNL
-- Compiling module RAMD64E5
-- Compiling module BUFGCTRL
-- Compiling module NOC2_NSU256
-- Compiling module OBUFDS_DPHY
-- Compiling module NOC_NCRB
-- Compiling module X5PLL
-- Compiling module IBUFDS_INTERMDISABLE
-- Compiling module ME_PL_M_EVENTS
-- Compiling module FRAME_ECCE3
-- Compiling module LUT4
-- Compiling module BUFR
-- Compiling module FDCE
-- Compiling module IDDR
-- Compiling module HBM_REF_CLK
-- Compiling module BUFGCE
-- Compiling module BUF
-- Compiling module ISERDESE3
-- Compiling module PHASER_IN_PHY
-- Compiling module GTYP_QUAD
-- Compiling module DCIRESET
-- Compiling module OSERDESE3
-- Compiling module NOC_NIDB
-- Compiling module SYSMONE1
-- Compiling module OBUF
-- Compiling module CMPHY_OCTAD
-- Compiling module SIM_CONFIGE3
-- Compiling module OBUFDS_GTE3
-- Compiling module NOC2_NMU256
-- Compiling module PCIE4CE4
-- Compiling module DSP_FPM_STAGE0
-- Compiling module ME_PL_S_AXIS128
-- Compiling module IBUFDS_GTE3
-- Compiling module IOBUFDS_DIFF_OUT_ODDR
-- Compiling module FDSE
-- Compiling module OSERDESE1
-- Compiling module selfheal_oserdese1_vlog
-- Compiling module plg_oserdese1_vlog
-- Compiling module rank12d_oserdese1_vlog
-- Compiling module trif_oserdese1_vlog
-- Compiling module txbuffer_oserdese1_vlog
-- Compiling module fifo_tdpipe_oserdese1_vlog
-- Compiling module fifo_reset_oserdese1_vlog
-- Compiling module fifo_addr_oserdese1_vlog
-- Compiling module iodlyctrl_npre_oserdese1_vlog
-- Compiling module dout_oserdese1_vlog
-- Compiling module tout_oserdese1_vlog
-- Compiling module HPIO_VREF
-- Compiling module BUFGP
-- Compiling module ME_PL_M_AXIS32
-- Compiling module OBUF_ODDR
-- Compiling module IOBUFDS_DIFF_OUT
-- Compiling module RAM32M
-- Compiling module HNICPIPE_QUAD
-- Compiling module GTF_CHANNEL
-- Compiling module DSP_M_DATA58
-- Compiling module IOBUF
-- Compiling module RAM128X1D
-- Compiling module PHY_CONTROL
-- Compiling module DCMAC
-- Compiling module DDRMC_RIU
-- Compiling module IBUFDS_INTERMDISABLE_INT
-- Compiling module IMC_FF
-- Compiling module OBUFDS_GTME5
-- Compiling module NOC_NPS5555
-- Compiling module DPLL
-- Compiling module HBM_PHY_CHNL
-- Compiling module PLLE2_BASE
-- Compiling module LUT6
-- Compiling module PLLE2_ADV
-- Compiling module IOBUF_ANALOG
-- Compiling module DPHY_DIFFINBUF
-- Compiling module DSPCPLX
-- Compiling module DSP_C_DATA
-- Compiling module XORCY
-- Compiling module PCIE_2_1
-- Compiling module MBUFGCE_DIV
-- Compiling module INBUF
-- Compiling module IBUF_ANALOG
-- Compiling module AND2B1L
-- Compiling module PS9
-- Compiling module XPIPE_QUAD
-- Compiling module ME_PL_S_AXIS64
-- Compiling module HBM_SNGLBLI_INTF_AXI
-- Compiling module MASTER_JTAG
-- Compiling module NOC_NPS4
-- Compiling module TX_BITSLICE_TRI
-- Compiling module DFE_FFT
-- Compiling module OBUFTDS_COMP
-- Compiling module ME_PL_M_AXIS128
-- Compiling module MBUFGCTRL
-- Compiling module OBUFDS_GTE5_ADV
-- Compiling module PHASER_OUT
-- Compiling module FIFO36E1
-- Compiling module FF36_INTERNAL_VLOG
-- Compiling module ISERDESE2
-- Compiling module KEEPER
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module PCIE40E5
-- Compiling module DSP_PREADD58
-- Compiling module MRMAC
-- Compiling module IOBUFDS_ODDR
-- Compiling module PS8
-- Compiling module GTPE2_COMMON
-- Compiling module CARRY8
-- Compiling module FE
-- Compiling module IBUFDS_GTME5
-- Compiling module IOBUF_DCIEN
-- Compiling module MUXCY
-- Compiling module BUFIO
-- Compiling module NOC_NSU128
-- Compiling module RAMS64E5
-- Compiling module MMCME2_ADV
-- Compiling module GTYE3_COMMON
-- Compiling module ME_PL_S_AXIS32
-- Compiling module MUXF7
-- Compiling module XPHY
-- Compiling module IDELAYE3
-- Compiling module AIE_PL_M_EVENTS
-- Compiling module BIBUF
-- Compiling module DSP_PREADD
-- Compiling module PCIE50E5
-- Compiling module MMCME3_BASE
-- Compiling module MUXF8
-- Compiling module AIE_PL_S_AXIS64
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module IBUF_INTERMDISABLE
-- Compiling module OR2L
-- Compiling module LUTCY1
-- Compiling module GTHE3_CHANNEL
-- Compiling module BITSLICE_CONTROL
-- Compiling module STARTUPE3
-- Compiling module BUFHCE
-- Compiling module RAM32M16
-- Compiling module OBUFDS_DPHY_COMP
-- Compiling module XPIO_VREF
-- Compiling module DDRMC5
-- Compiling module RAMB36E5_INT
-- Compiling module DFE_CFR
-- Compiling module AIE_PL_M_AXIS64
-- Compiling module LUT6_2
-- Compiling module PLLE4_BASE
-- Compiling module ODELAYE2_FINEDELAY
-- Compiling module CMACE4
-- Compiling module RAMB18E5_INT
-- Compiling module LUT3
-- Compiling UDP x_lut3_mux8
-- Compiling module FRAME_ECCE4
-- Compiling module HNICX
-- Compiling module DSP_FPM_STAGE1
-- Compiling module IOBUFE3
-- Compiling module AIE_PL_S_AXIS128
-- Compiling module DSP_OUTPUT
-- Compiling module ISERDES_NODELAY
-- Compiling module X5PHIO_CMU_X32
-- Compiling module DSP_M_DATA
-- Compiling module PCIE_3_1
-- Compiling module LCLK_DELAY
-- Compiling module RAMB36E2
-- Compiling module DSP_PATDET
-- Compiling module IOBUF_F_12
-- Compiling module OBUFT_LVCMOS18_S_2
-- Compiling module OBUFT_HSTL_IV_DCI
-- Compiling module IOBUF_LVTTL_S_8
-- Compiling module RAM64X1D_1
-- Compiling module RAMB16
-- Compiling module NOR4B2
-- Compiling module IBUF_HSTL_II_DCI_18
-- Compiling module OBUF_HSTL_I_DCI
-- Compiling module OBUF_SSTL3_I
-- Compiling module OBUF_LVCMOS12_F_8
-- Compiling module IBUFDS_LVPECL_25
-- Compiling module ICAP_VIRTEX6
-- Compiling module OBUFT_SSTL3_I_DCI
-- Compiling module RAM16X4S
-- Compiling module NAND3B1
-- Compiling module OBUF_LVCMOS33_F_24
-- Compiling module IOBUF_LVTTL_S_12
-- Compiling module IOBUF_F_2
-- Compiling module OBUF_LVCMOS33_F_16
-- Compiling module OBUFT_LVDCI_25
-- Compiling module IOBUF_LVCMOS18
-- Compiling module IOBUF_LVCMOS33_F_2
-- Compiling module IBUFG_GTLP
-- Compiling module RAMB16BWE_S18_S18
-- Compiling module OBUFT_LVCMOS18_S_6
-- Compiling module OBUF_SSTL18_II
-- Compiling module SRL16
-- Compiling module RAM32X8S
-- Compiling module OBUFT_PCI33_5
-- Compiling module FDC_1
-- Compiling module OBUFTDS_LVDSEXT_33
-- Compiling module OBUFT_LVCMOS18_F_4
-- Compiling module OBUFTDS_ULVDS_25
-- Compiling module IOBUF_LVCMOS12_F_8
-- Compiling module ICAP_SPARTAN3A
-- Compiling module OBUFT_SSTL3_II
-- Compiling module IBUF_GTL
-- Compiling module OBUFT_HSTL_III_DCI
-- Compiling module RAM32X1D_1
-- Compiling module BUFGMUX_1
-- Compiling module OBUFT_LVCMOS25_S_24
-- Compiling module OBUF_LVCMOS18_S_2
-- Compiling module NOR3B3
-- Compiling module XOR5
-- Compiling module OBUFDS_LVPECL_25
-- Compiling module BUFGMUX
-- Compiling module OBUFTDS_LVPECL_25
-- Compiling module OBUFT_HSTL_II_18
-- Compiling module OBUFT_S_6
-- Compiling module OBUF_LVTTL_S_2
-- Compiling module OBUF_LVDCI_18
-- Compiling module IBUF_CTT
-- Compiling module IOBUF_LVDCI_DV2_18
-- Compiling module RAMB16_S2_S36
-- Compiling module MUXF8_D
-- Compiling module IOBUF_LVCMOS18_F_6
-- Compiling module MULT18X18S
-- Compiling module IBUFG_HSTL_II_DCI
-- Compiling module IOBUF_LVDCI_18
-- Compiling module IOBUF_LVCMOS12_F_6
-- Compiling module OBUFDS_LDT_25
-- Compiling module IBUFG_SSTL3_I
-- Compiling module IOBUF_GTLP
-- Compiling module IOBUF_LVCMOS2
-- Compiling module NAND4B3
-- Compiling module OBUFT_LVCMOS25_F_24
-- Compiling module AND3
-- Compiling module SRL16E_1
-- Compiling module GTXE1
-- Compiling module NOR3B2
-- Compiling module OBUFT_S_16
-- Compiling module OBUFT_LVCMOS15_S_12
-- Compiling module NOR5B5
-- Compiling module IOBUF_HSTL_II_DCI
-- Compiling module IOBUF_LVCMOS33_F_24
-- Compiling module IOBUF_LVTTL_F_24
-- Compiling module XORCY_L
-- Compiling module MUXF5
-- Compiling module IOBUF_LVCMOS12_F_2
-- Compiling module IOBUF_AGP
-- Compiling module OBUF_SSTL3_I_DCI
-- Compiling module OBUF_LVCMOS33_S_8
-- Compiling module AND5B3
-- Compiling module LDE_1
-- Compiling module RAMB16_S4_S18
-- Compiling module IBUF_LVDCI_DV2_33
-- Compiling module FDR
-- Compiling module OBUF_LVTTL_S_4
-- Compiling module OBUF_LVDCI_25
-- Compiling module IBUF_LVCMOS18
-- Compiling module FD_1
-- Compiling module OBUFTDS_LVDS_33
-- Compiling module IOBUF_LVCMOS25_S_2
-- Compiling module OBUF_LVCMOS12_S_8
-- Compiling module OBUF_LVCMOS12_F_6
-- Compiling module OR5B3
-- Compiling module OBUF_LVCMOS25_F_2
-- Compiling module OBUFT_LVCMOS33_F_6
-- Compiling module NAND3B2
-- Compiling module IOBUF_LVCMOS12_S_8
-- Compiling module IOBUF_LVCMOS15_F_4
-- Compiling module IOBUF_GTL
-- Compiling module SRLC16_1
-- Compiling module IBUFG_HSTL_IV_DCI
-- Compiling module IOBUF_HSTL_II_DCI_18
-- Compiling module OBUF_HSTL_II_DCI_18
-- Compiling module BSCAN_VIRTEX6
-- Compiling module RAMB16_S18_S36
-- Compiling module IBUF_LVCMOS15
-- Compiling module IOBUF_LVDCI_DV2_25
-- Compiling module OBUF_S_4
-- Compiling module RAMB16_S18
-- Compiling module RAMB16BWE_S18
-- Compiling module IOBUF_LVTTL_F_16
-- Compiling module XNOR2
-- Compiling module LUT4_D
-- Compiling module OR2B1
-- Compiling module OBUF_GTLP
-- Compiling module OBUFT_LVCMOS33_F_16
-- Compiling module OBUFT_LVCMOS15_F_4
-- Compiling module IOBUF_LVCMOS33_S_6
-- Compiling module FDPE_1
-- Compiling module IBUFG_SSTL3_I_DCI
-- Compiling module OBUF_LVCMOS33_S_12
-- Compiling module IBUFG_LVTTL
-- Compiling module IBUFG_HSTL_III_DCI_18
-- Compiling module OBUF_S_8
-- Compiling module RAMB16_S2
-- Compiling module NOR5B2
-- Compiling module OBUFT_LVTTL_F_16
-- Compiling module RAMB16_S1_S4
-- Compiling module OBUF_LVPECL
-- Compiling module IBUFG_LVCMOS18
-- Compiling module IOBUF_LVCMOS33_F_8
-- Compiling module OBUFDS_LVDSEXT_33
-- Compiling module OBUF_LVCMOS15_F_6
-- Compiling module OBUF_LVCMOS33_F_4
-- Compiling module OBUF_LVCMOS18_F_12
-- Compiling module OBUFT_HSTL_I_DCI
-- Compiling module IOBUF_SSTL18_II_DCI
-- Compiling module OBUFT_F_16
-- Compiling module STARTUP_SPARTAN3
-- Compiling module OBUFT_PCI66_3
-- Compiling module RAM16X1S_1
-- Compiling module OBUFT_LVCMOS33_F_8
-- Compiling module IOBUF_GTLP_DCI
-- Compiling module OBUF_LVCMOS25_F_24
-- Compiling module OBUFT_LVCMOS25_F_2
-- Compiling module RAM16X1S
-- Compiling module OBUFT_LVCMOS12_F_4
-- Compiling module FDRE_1
-- Compiling module OBUFT_LVCMOS2
-- Compiling module OBUFT_LVCMOS18_S_12
-- Compiling module OBUFT_LVTTL_S_16
-- Compiling module IBUFG_LVPECL
-- Compiling module IBUFGDS_LVDS_33_DCI
-- Compiling module IBUF_SSTL18_I_DCI
-- Compiling module IBUFG_HSTL_IV_18
-- Compiling module OBUF_LVCMOS15_S_4
-- Compiling module OBUFT_GTL
-- Compiling module LDCE_1
-- Compiling module OBUF_PCI33_3
-- Compiling module OBUFT_HSTL_II_DCI
-- Compiling module IBUFG_LVCMOS12
-- Compiling module OBUF_LVTTL_S_16
-- Compiling module IOBUF_LVCMOS25_F_2
-- Compiling module FDRS_1
-- Compiling module IOBUF_LVCMOS25_F_6
-- Compiling module IBUFGDS_LVDSEXT_25
-- Compiling module OBUF_F_6
-- Compiling module OBUF_PCI33_5
-- Compiling module NOR2B2
-- Compiling module OBUFDS_LVDS_25
-- Compiling module IOBUF_LVCMOS33_S_12
-- Compiling module MUXF8_L
-- Compiling module IOBUF_HSTL_IV_18
-- Compiling module IOBUF_PCIX66_3
-- Compiling module RAM128X1S_1
-- Compiling module IOBUF_LVCMOS12_S_6
-- Compiling module CAPTURE_VIRTEX4
-- Compiling module MUXCY_D
-- Compiling module IBUF_HSTL_IV
-- Compiling module OBUF_HSTL_IV_DCI_18
-- Compiling module OBUF_LVCMOS18_F_6
-- Compiling module LUT3_D
-- Compiling module IBUFG_PCIX66_3
-- Compiling module MUXCY_L
-- Compiling module OBUFT_LVCMOS12_S_8
-- Compiling module OBUFT_LVCMOS15_S_2
-- Compiling module USR_ACCESS_VIRTEX6
-- Compiling module RAM64X2S
-- Compiling module IBUF_HSTL_III_18
-- Compiling module OBUFT_LVCMOS25_F_4
-- Compiling module CLKDLL
-- Compiling module OR5B1
-- Compiling module RAM32X2S
-- Compiling module MUXF6
-- Compiling module OBUFT_SSTL18_II_DCI
-- Compiling module IOBUF_LVCMOS25_S_12
-- Compiling module IBUF_LVDS
-- Compiling module IOBUF_LVCMOS25_S_4
-- Compiling module OBUF_LVCMOS33_S_24
-- Compiling module OBUFT_HSTL_I
-- Compiling module IBUF_LVDCI_18
-- Compiling module IBUFDS_LDT_25
-- Compiling module OBUF_LVCMOS25_S_12
-- Compiling module OBUFT_LVCMOS12_S_6
-- Compiling module IBUF_LVCMOS33
-- Compiling module OBUFT_LVCMOS25_S_2
-- Compiling module IOBUF_LVDCI_DV2_33
-- Compiling module IOBUF_LVCMOS18_F_16
-- Compiling module OBUF_F_4
-- Compiling module OBUFT_GTLP_DCI
-- Compiling module IDELAY
-- Compiling module DCM_PS
-- Compiling module OBUF_SSTL2_I_DCI
-- Compiling module NOR3B1
-- Compiling module AND2B2
-- Compiling module OBUFT_S_24
-- Compiling module OBUF_HSTL_III_18
-- Compiling module OR4B4
-- Compiling module IOBUF_LVCMOS15
-- Compiling module OBUF_LVCMOS18_F_2
-- Compiling module IBUFG_HSTL_II_18
-- Compiling module FDS
-- Compiling module IBUF_HSTL_II_18
-- Compiling module OBUF_LVCMOS25_F_6
-- Compiling module IBUF_LVDCI_33
-- Compiling module BUFG_LB
-- Compiling module OBUF_LVCMOS25_S_16
-- Compiling module OBUF_HSTL_III_DCI_18
-- Compiling module OR5B2
-- Compiling module IOBUF_LVDCI_DV2_15
-- Compiling module IBUF_LVTTL
-- Compiling module OBUF_LVCMOS25_S_6
-- Compiling module LDP
-- Compiling module OBUFT_S_4
-- Compiling module USR_ACCESS_VIRTEX4
-- Compiling module IOBUF_LVCMOS33_F_4
-- Compiling module OBUFT_LVTTL_F_8
-- Compiling module OBUFT_LVCMOS33_S_12
-- Compiling module OBUF_HSTL_II_DCI
-- Compiling module IOBUF_SSTL18_II
-- Compiling module OBUF_SSTL18_I
-- Compiling module NAND2B2
-- Compiling module FDR_1
-- Compiling module IODELAY2
-- Compiling module RAMB16_S1
-- Compiling module IOBUF_HSTL_III
-- Compiling module IBUFG_LVDCI_DV2_15
-- Compiling module OBUFT_HSTL_III_DCI_18
-- Compiling module IOBUF_LVCMOS15_F_6
-- Compiling module IBUF_GTLP_DCI
-- Compiling module IBUFG_LVDCI_25
-- Compiling module BSCAN_VIRTEX5
-- Compiling module IBUFGDS_LVDS_33
-- Compiling module OBUFT_LVTTL_S_4
-- Compiling module RAMB36
-- Compiling module IBUFG_LVDCI_DV2_25
-- Compiling module OBUFT_SSTL2_I_DCI
-- Compiling module IOBUF_LVCMOS18_F_4
-- Compiling module FDCP
-- Compiling module OBUFT_LVCMOS18_F_8
-- Compiling module BSCAN_VIRTEX4
-- Compiling module OBUFT_LVTTL_F_6
-- Compiling module USR_ACCESS_VIRTEX5
-- Compiling module RAMB16_S36_S36
-- Compiling module OBUFT_HSTL_III
-- Compiling module RAM32X1S_1
-- Compiling module LUT2_D
-- Compiling module LDC_1
-- Compiling module OR3
-- Compiling module IBUF_SSTL2_II
-- Compiling module IBUFG_LVCMOS15
-- Compiling module STARTUP_VIRTEX6
-- Compiling module OBUFT_S_2
-- Compiling module XOR2
-- Compiling module IBUFG_HSTL_I_18
-- Compiling module NAND4B2
-- Compiling module IBUF_SSTL3_I_DCI
-- Compiling module IBUFDS_ULVDS_25
-- Compiling module IDDR2
-- Compiling module IOBUF_LVCMOS18_F_2
-- Compiling module OBUF_LVCMOS18_F_16
-- Compiling module IBUF_LVCMOS25
-- Compiling module IBUFG_HSTL_I
-- Compiling module OR3B3
-- Compiling module IBUF_LVCMOS2
-- Compiling module IOBUF_HSTL_III_18
-- Compiling module OBUFT_F_8
-- Compiling module OBUF_SSTL2_II
-- Compiling module OBUF_LVCMOS25_S_24
-- Compiling module OBUFT_SSTL18_I
-- Compiling module OBUF_LVCMOS15_S_12
-- Compiling module BUFIO2
-- Compiling module STARTUP_SPARTAN3A
-- Compiling module IOBUF_LVCMOS18_S_2
-- Compiling module IBUFGDS_LVDSEXT_33
-- Compiling module OBUFT_LVDCI_15
-- Compiling module LDP_1
-- Compiling module RAMB16_S4_S36
-- Compiling module OBUFT_LVCMOS18_F_16
-- Compiling module OBUF_LVCMOS2
-- Compiling module CAPTURE_VIRTEX6
-- Compiling module IBUFG_SSTL2_I_DCI
-- Compiling module OBUF_LVCMOS33
-- Compiling module IBUF_LVDCI_DV2_25
-- Compiling module IOBUF_LVDS
-- Compiling module SRLC16
-- Compiling module CLKDLLHF
-- Compiling module IOBUF_HSTL_I
-- Compiling module XOR4
-- Compiling module IBUFGDS_BLVDS_25
-- Compiling module LDCPE
-- Compiling module IBUFGDS_ULVDS_25
-- Compiling module IBUFG_SSTL2_II_DCI
-- Compiling module IOBUF_LVCMOS18_F_8
-- Compiling module IBUFG_HSTL_III_DCI
-- Compiling module OBUF_LVDCI_DV2_18
-- Compiling module IBUFG_SSTL3_II_DCI
-- Compiling module IBUFG_LVDS
-- Compiling module OBUF_LVCMOS33_F_8
-- Compiling module GTPA1_DUAL
-- Compiling module OBUFT_LVCMOS25_S_6
-- Compiling module OBUF_LVCMOS18_F_4
-- Compiling module OBUFTDS_LVDS_25
-- Compiling module STARTUP_VIRTEX4
-- Compiling module LDCP_1
-- Compiling module MULT_AND
-- Compiling module OBUFT_LVCMOS12_F_6
-- Compiling module OBUFT_LVCMOS15_F_16
-- Compiling module OBUF_LVCMOS18_S_4
-- Compiling module IBUFDS_LVDSEXT_33
-- Compiling module FDRSE
-- Compiling module IBUFG_GTL
-- Compiling module RAMB16BWE_S36_S36
-- Compiling module LUT4_L
-- Compiling module RAMB16_S2_S4
-- Compiling module IBUF_SSTL2_II_DCI
-- Compiling module OBUFT_LVTTL_F_12
-- Compiling module FIFO18_36
-- Compiling module OBUF_LVCMOS25
-- Compiling module IBUFG_LVCMOS33
-- Compiling module IBUFGDS_LVDS_25
-- Compiling module OBUF_LVCMOS15_S_16
-- Compiling module IBUFG_SSTL18_II_DCI
-- Compiling module MULT18X18
-- Compiling module OBUF_LVCMOS15_S_8
-- Compiling module OBUFT_LVCMOS25_F_12
-- Compiling module IBUFG_PCI33_5
-- Compiling module IBUFGDS_LDT_25
-- Compiling module NAND4
-- Compiling module XOR3
-- Compiling module IOBUF_F_16
-- Compiling module OBUFT_LVCMOS18_F_12
-- Compiling module SRL32E
-- Compiling module AND2B1
-- Compiling module NAND3
-- Compiling module IBUFG_LVDCI_15
-- Compiling module IOBUF_LVCMOS25_S_6
-- Compiling module OBUF_LVCMOS12_F_4
-- Compiling module IOBUF_LVDCI_33
-- Compiling module OBUF_LVCMOS25_S_4
-- Compiling module OBUFT_LVCMOS33_S_2
-- Compiling module OBUF_LVCMOS15
-- Compiling module AND5
-- Compiling module IBUF_SSTL2_I
-- Compiling module LUT5_D
-- Compiling module DSP48A
-- Compiling module OBUFDS_ULVDS_25
-- Compiling module IOBUF_LVCMOS18_S_12
-- Compiling module IOBUF_SSTL2_II
-- Compiling module OBUF_LVDCI_33
-- Compiling module IOBUF_HSTL_IV_DCI_18
-- Compiling module AND4B4
-- Compiling module OBUFT_F_12
-- Compiling module IOBUF_HSTL_IV
-- Compiling module IBUFG_PCIX
-- Compiling module IOBUF_S_2
-- Compiling module OBUFT_S_8
-- Compiling module IBUFG_LVCMOS2
-- Compiling module IOBUF_LVCMOS33
-- Compiling module OBUFT_LVCMOS33_S_24
-- Compiling module AND5B5
-- Compiling module IBUF_HSTL_III
-- Compiling module OBUF_SSTL2_II_DCI
-- Compiling module NOR5
-- Compiling module OBUF_LVCMOS18_F_8
-- Compiling module MUXF6_L
-- Compiling module IOBUF_LVCMOS15_S_12
-- Compiling module FDE_1
-- Compiling module IBUFG_AGP
-- Compiling module OBUFT_LVCMOS18_S_8
-- Compiling module OR3B2
-- Compiling module OBUF_SSTL18_I_DCI
-- Compiling module IOBUF_SSTL3_II_DCI
-- Compiling module OBUFT_LVDCI_DV2_25
-- Compiling module IBUF_SSTL18_II
-- Compiling module IOBUF_LVCMOS33_F_16
-- Compiling module RAM32X4S
-- Compiling module OBUFT_LVCMOS15
-- Compiling module ICAP_VIRTEX5
-- Compiling module IODELAYE1
-- Compiling module OBUF_SSTL3_II
-- Compiling module IBUF_GTL_DCI
-- Compiling module OBUFT_LVDCI_DV2_15
-- Compiling module RAMB18SDP
-- Compiling module RAMB16_S9
-- Compiling module OBUF_GTL_DCI
-- Compiling module OBUFT_LVCMOS25_S_4
-- Compiling module MUXF7_D
-- Compiling module AND2
-- Compiling module OBUFTDS_LDT_25
-- Compiling module RAMB16_S1_S18
-- Compiling module IOBUF_LVCMOS12_S_2
-- Compiling module BUFGCE_1
-- Compiling module FDRSE_1
-- Compiling module IBUFG_SSTL18_I
-- Compiling module OBUFT_SSTL2_II_DCI
-- Compiling module OBUFT_LVCMOS15_F_8
-- Compiling module OBUFT_LVCMOS15_F_2
-- Compiling module IOBUF_LVCMOS18_F_12
-- Compiling module OBUFT_LVCMOS25_S_8
-- Compiling module FDCPE
-- Compiling module OBUFT_LVCMOS15_F_12
-- Compiling module OBUFT_LVCMOS33_S_16
-- Compiling module AND5B1
-- Compiling module IOBUF_LVTTL_S_24
-- Compiling module OBUFT_LVTTL_S_12
-- Compiling module LUT6_L
-- Compiling module IOBUF_S_6
-- Compiling module KEY_CLEAR
-- Compiling module AMS_DAC
-- Compiling module OBUF_LVCMOS33_F_2
-- Compiling module OBUF_AGP
-- Compiling module FRAME_ECC_VIRTEX6
-- Compiling module PLL_ADV
-- Compiling module ICAP_SPARTAN6
-- Compiling module RAMB16BWER
-- Compiling module IBUFDS_LVDSEXT_33_DCI
-- Compiling module IBUF_HSTL_I_DCI_18
-- Compiling module RAMB16_S2_S9
-- Compiling module AND5B4
-- Compiling module LDCP
-- Compiling module ROM32X1
-- Compiling module OBUF_HSTL_II
-- Compiling module OBUF_LVCMOS12_S_4
-- Compiling module OBUFT_LVDCI_DV2_18
-- Compiling module NOR4B4
-- Compiling module IBUF_PCIX66_3
-- Compiling module OBUFT_HSTL_I_DCI_18
-- Compiling module OBUFT_LVCMOS18_S_4
-- Compiling module OBUF_HSTL_IV
-- Compiling module OBUF_CTT
-- Compiling module ICAP_VIRTEX4
-- Compiling module OBUFT_LVPECL
-- Compiling module IOBUF_F_24
-- Compiling module FDCP_1
-- Compiling module OBUFT_LVCMOS33_F_24
-- Compiling module IOBUF_LVCMOS25_F_8
-- Compiling module IBUFG_SSTL2_II
-- Compiling module IBUF_HSTL_IV_DCI_18
-- Compiling module RAM64X1S_1
-- Compiling module SYSMON
-- Compiling module OBUF_LVDCI_DV2_33
-- Compiling module OBUF_HSTL_IV_18
-- Compiling module OBUFT_LVTTL_S_8
-- Compiling module OBUFT_LVCMOS33_S_6
-- Compiling module BSCAN_SPARTAN6
-- Compiling module IOBUF_LVCMOS25_F_24
-- Compiling module IOBUF_LVCMOS33_S_4
-- Compiling module OBUF_LVDCI_15
-- Compiling module OBUF_PCIX
-- Compiling module LUT5_L
-- Compiling module IBUF_HSTL_II_DCI
-- Compiling module RAMB16_S1_S9
-- Compiling module CAPTURE_SPARTAN3A
-- Compiling module IOBUF_LVCMOS25_F_16
-- Compiling module IOBUF_F_6
-- Compiling module IBUF_LVPECL
-- Compiling module IOBUF_LVCMOS25_F_12
-- Compiling module SRLC16E_1
-- Compiling module OBUFT_SSTL18_II
-- Compiling module DCM_BASE
-- Compiling module IOBUF_LVCMOS33_S_2
-- Compiling module IBUFG_HSTL_IV
-- Compiling module AND4B2
-- Compiling module OBUFT_AGP
-- Compiling module IBUF_HSTL_I_18
-- Compiling module OBUFDS_LVPECL_33
-- Compiling module OBUF_LVCMOS33_S_6
-- Compiling module OBUF_S_12
-- Compiling module LUT2_L
-- Compiling module IOBUF_HSTL_IV_DCI
-- Compiling module OR4B2
-- Compiling module IOBUF_LVTTL_F_6
-- Compiling module RAMB16BWE_S36
-- Compiling module RAMB16_S1_S36
-- Compiling module IBUFG_LVCMOS25
-- Compiling module BSCAN_SPARTAN3A
-- Compiling module OBUF_HSTL_III_DCI
-- Compiling module IOBUF_S_24
-- Compiling module RAMB16_S4
-- Compiling module IBUFG_GTL_DCI
-- Compiling module MMCM_ADV
-- Compiling module IBUF_HSTL_IV_DCI
-- Compiling module OBUFT_HSTL_II
-- Compiling module XNOR3
-- Compiling module IOBUF_SSTL2_I
-- Compiling module OBUFT_LVTTL
-- Compiling module OBUF_LVCMOS25_S_8
-- Compiling module RAMB16_S1_S2
-- Compiling module LD
-- Compiling module IBUFG_SSTL18_I_DCI
-- Compiling module OBUF_S_16
-- Compiling module IBUF_PCI33_5
-- Compiling module LD_1
-- Compiling module OBUF_LVTTL_F_6
-- Compiling module OBUF_LVTTL_F_12
-- Compiling module IOBUF_HSTL_I_18
-- Compiling module OR5
-- Compiling module FDS_1
-- Compiling module RAMB16_S4_S9
-- Compiling module IOBUF_HSTL_II_18
-- Compiling module OBUFT_LVCMOS33_S_8
-- Compiling module OBUFT_SSTL3_I
-- Compiling module IBUFG
-- Compiling module OBUFT_LVDCI_18
-- Compiling module CAPTURE_VIRTEX5
-- Compiling module NAND5
-- Compiling module OBUF_LVCMOS15_F_2
-- Compiling module AND4B3
-- Compiling module IOBUF_LVDCI_25
-- Compiling module OBUF_LVTTL_F_8
-- Compiling module OBUFT_HSTL_IV
-- Compiling module ROM128X1
-- Compiling module NOR5B1
-- Compiling module OBUFT_LVCMOS12_S_4
-- Compiling module IOBUF_S_16
-- Compiling module IOBUF_SSTL18_I
-- Compiling module IOBUF_LVCMOS25_F_4
-- Compiling module BUFIODQS
-- Compiling module OBUF_LVCMOS18_S_16
-- Compiling module STARTUP_VIRTEX5
-- Compiling module NOR3
-- Compiling module OBUF_LVCMOS18_S_8
-- Compiling module IOBUF_LVTTL_F_12
-- Compiling module OBUFT_LVTTL_S_6
-- Compiling module NAND5B3
-- Compiling module FDC
-- Compiling module MUXF5_D
-- Compiling module IOBUF_LVDCI_15
-- Compiling module IOBUF_LVCMOS33_S_24
-- Compiling module NAND4B4
-- Compiling module IBUFG_HSTL_I_DCI
-- Compiling module OBUFT_SSTL18_I_DCI
-- Compiling module IOBUF_F_8
-- Compiling module OBUFT_LVCMOS25_S_16
-- Compiling module AND3B2
-- Compiling module OBUF_LVCMOS25_S_2
-- Compiling module IOBUF_PCI66_3
-- Compiling module IBUFG_HSTL_III
-- Compiling module OBUF_LVTTL_F_24
-- Compiling module DCM
-- Compiling module IOBUF_LVPECL
-- Compiling module OBUF_F_2
-- Compiling module RAMB16_S9_S9
-- Compiling module FDCE_1
-- Compiling module IBUFGDS_LVDSEXT_33_DCI
-- Compiling module IOBUF_LVCMOS15_S_6
-- Compiling module OBUFT_LVCMOS25
-- Compiling module OBUFT_LVCMOS12
-- Compiling module RAMB16BWE_S18_S9
-- Compiling module IBUF_GTLP
-- Compiling module OBUFT_LVCMOS25_F_16
-- Compiling module IOBUF_LVCMOS15_S_2
-- Compiling module IOBUF_LVTTL_F_2
-- Compiling module LUT1_L
-- Compiling module OBUF_LVTTL_S_8
-- Compiling module IOBUF_LVCMOS25_S_8
-- Compiling module DSP48A1
-- Compiling module IBUFG_HSTL_I_DCI_18
-- Compiling module IBUFG_LVDCI_18
-- Compiling module STARTUP_SPARTAN6
-- Compiling module OBUFT_SSTL2_II
-- Compiling module IOBUF_PCI33_3
-- Compiling module OBUFT_LVCMOS15_S_4
-- Compiling module IBUFDS_BLVDS_25
-- Compiling module OBUFDS_BLVDS_25
-- Compiling module NAND2B1
-- Compiling module IBUF_SSTL3_I
-- Compiling module FDP_1
-- Compiling module IBUFDS_LVDS_33
-- Compiling module IBUF_LVDCI_DV2_15
-- Compiling module OBUFT_F_2
-- Compiling module IBUFGDS_LVPECL_25
-- Compiling module IBUFDS_LVDS_25
-- Compiling module IBUFG_HSTL_II_DCI_18
-- Compiling module RAMB16BWE
-- Compiling module IBUFG_HSTL_III_18
-- Compiling module LUT1_D
-- Compiling module FDCPE_1
-- Compiling module OBUFT_GTL_DCI
-- Compiling module LUT3_L
-- Compiling module OBUF_LVTTL_F_16
-- Compiling module OBUFT_LVDS
-- Compiling module ROM16X1
-- Compiling module RAMB16BWE_S36_S9
-- Compiling module FIFO16
-- Compiling module IOBUF_S_12
-- Compiling module BUFGMUX_CTRL
-- Compiling module IOBUF_LVTTL_F_4
-- Compiling module IOBUF_LVCMOS12_F_4
-- Compiling module IBUFDS_LVDSEXT_25_DCI
-- Compiling module MUXF5_L
-- Compiling module NAND5B4
-- Compiling module RAMB16_S9_S36
-- Compiling module IOBUF_LVTTL_S_4
-- Compiling module IOBUF_PCIX
-- Compiling module AND5B2
-- Compiling module OBUFT_LVCMOS33
-- Compiling module IOBUF_LVCMOS18_S_4
-- Compiling module NOR2
-- Compiling module OBUFT_LVCMOS18_S_16
-- Compiling module OBUF_LVCMOS25_F_8
-- Compiling module BUFGMUX_VIRTEX4
-- Compiling module IOBUF_GTL_DCI
-- Compiling module RAMB16_S2_S18
-- Compiling module IBUF_LVDCI_DV2_18
-- Compiling module OBUF_LVCMOS12_S_2
-- Compiling module OBUFT_S_12
-- Compiling module OBUF_LVCMOS15_S_2
-- Compiling module IBUFGDS
-- Compiling module RAMB36SDP
-- Compiling module OBUF_LVCMOS33_F_12
-- Compiling module OBUF_LVCMOS12_S_6
-- Compiling module NOR5B3
-- Compiling module IOBUF_HSTL_II
-- Compiling module IBUFDS_LVDS_25_DCI
-- Compiling module OBUF_LVTTL_F_2
-- Compiling module IBUFG_PCI66_3
-- Compiling module OBUFT_LVCMOS15_S_16
-- Compiling module OBUFT_PCI33_3
-- Compiling module IBUFG_LVDCI_DV2_18
-- Compiling module OBUF_GTLP_DCI
-- Compiling module OBUF_S_6
-- Compiling module OBUF_LVCMOS18
-- Compiling module IOBUF_LVCMOS25_S_24
-- Compiling module OBUF_F_8
-- Compiling module OBUF_LVTTL_S_24
-- Compiling module OBUF_SSTL18_II_DCI
-- Compiling module NAND4B1
-- Compiling module LDC
-- Compiling module OBUF_PCI66_3
-- Compiling module OBUF_LVCMOS15_F_12
-- Compiling module OBUFT_LVTTL_S_2
-- Compiling module IBUF_AGP
-- Compiling module IOBUF_LVCMOS18_S_6
-- Compiling module OBUFT_HSTL_IV_DCI_18
-- Compiling module FIFO18
-- Compiling module IBUF_SSTL2_I_DCI
-- Compiling module OBUFT_LVTTL_S_24
-- Compiling module OBUFT_LVCMOS15_F_6
-- Compiling module IOBUF_LVCMOS15_S_8
-- Compiling module IOBUF_SSTL2_II_DCI
-- Compiling module RAMB16_S4_S4
-- Compiling module OBUFDS_LVDSEXT_25
-- Compiling module OBUFT_F_6
-- Compiling module IOBUF_LVCMOS18_S_16
-- Compiling module OBUF_LVCMOS15_F_4
-- Compiling module OBUF_LVCMOS33_S_16
-- Compiling module OBUFT_F_4
-- Compiling module AND3B1
-- Compiling module FIFO36
-- Compiling module PLL_BASE
-- Compiling module OBUF_F_24
-- Compiling module CAPTURE_SPARTAN3
-- Compiling module IBUF_LVDCI_15
-- Compiling module IOBUF_PCI33_5
-- Compiling module NAND2
-- Compiling module OBUFTDS_LVPECL_33
-- Compiling module OBUFT_LVCMOS33_S_4
-- Compiling module OBUF_LVCMOS25_F_16
-- Compiling module OBUFT_HSTL_II_DCI_18
-- Compiling module IBUFG_LVDCI_33
-- Compiling module NAND3B3
-- Compiling module CLKDLLE
-- Compiling module LUT6_D
-- Compiling module OR2
-- Compiling module NOR2B1
-- Compiling module IBUF_HSTL_II
-- Compiling module OR5B5
-- Compiling module IBUFGDS_DIFF_OUT
-- Compiling module IOBUFDS_BLVDS_25
-- Compiling module IBUFGDS_LVPECL_33
-- Compiling module OBUFT_LVCMOS18
-- Compiling module OBUF_LVCMOS25_F_4
-- Compiling module IOBUF_LVCMOS15_F_12
-- Compiling module IOBUF_LVCMOS12_S_4
-- Compiling module FIFO36_72
-- Compiling module IOBUF_SSTL3_II
-- Compiling module OBUF_F_16
-- Compiling module OBUFT_LVCMOS33_F_2
-- Compiling module OR5B4
-- Compiling module FD
-- Compiling module ROM64X1
-- Compiling module OBUF_SSTL2_I
-- Compiling module NAND5B2
-- Compiling module IOBUF_LVCMOS33_S_8
-- Compiling module OBUFT_LVCMOS33_F_4
-- Compiling module IBUF_LVCMOS12
-- Compiling module OBUF_HSTL_I
-- Compiling module OBUFT_HSTL_I_18
-- Compiling module OBUFT_LVCMOS15_S_6
-- Compiling module OBUF_HSTL_III
-- Compiling module IOBUF_LVCMOS15_F_16
-- Compiling module OBUF_LVCMOS18_S_6
-- Compiling module IOBUF_LVCMOS33_F_6
-- Compiling module AND3B3
-- Compiling module OBUF_LVCMOS15_S_6
-- Compiling module IBUFDS_LVPECL_33
-- Compiling module IBUF_SSTL18_II_DCI
-- Compiling module ODDR2
-- Compiling module OBUF_LVTTL_S_6
-- Compiling module OBUFT_LVCMOS12_S_2
-- Compiling module MUXF7_L
-- Compiling module OBUFT_LVTTL_F_4
-- Compiling module OBUF_LVCMOS12
-- Compiling module OBUFT_LVCMOS18_F_2
-- Compiling module OBUFT_LVCMOS15_S_8
-- Compiling module RAMB16_S1_S1
-- Compiling module IOBUF_LVTTL_S_16
-- Compiling module AND4B1
-- Compiling module ROM256X1
-- Compiling module IBUFG_CTT
-- Compiling module DSP48E
-- Compiling module IBUF_HSTL_IV_18
-- Compiling module IOBUF_LVCMOS25_S_16
-- Compiling module OBUF_HSTL_II_18
-- Compiling module IOBUF_LVTTL
-- Compiling module IBUFG_HSTL_II
-- Compiling module IBUF_HSTL_I_DCI
-- Compiling module XNOR5
-- Compiling module OBUF_HSTL_IV_DCI
-- Compiling module IOBUF_S_4
-- Compiling module IOBUF_LVCMOS33_F_12
-- Compiling module OBUF_HSTL_I_DCI_18
-- Compiling module IOBUF_LVTTL_S_6
-- Compiling module OBUFT_LVTTL_F_24
-- Compiling module IOBUF_LVTTL_F_8
-- Compiling module OBUFT_LVCMOS12_F_8
-- Compiling module OBUFT_CTT
-- Compiling module IBUFG_HSTL_IV_DCI_18
-- Compiling module FDSE_1
-- Compiling module OBUF_LVDS
-- Compiling module OBUFT_PCIX66_3
-- Compiling module OBUFT_LVDCI_DV2_33
-- Compiling module LDE
-- Compiling module OBUFT_LVCMOS33_F_12
-- Compiling module RAM16X2S
-- Compiling module IBUFG_SSTL3_II
-- Compiling module AND4
-- Compiling module RAM16X1D_1
-- Compiling module IBUF_HSTL_I
-- Compiling module OR2B2
-- Compiling module LDPE_1
-- Compiling module OBUFT_HSTL_III_18
-- Compiling module OBUFT_LVCMOS25_S_12
-- Compiling module FDE
-- Compiling module RAMB8BWER
-- Compiling module IOBUF_SSTL3_I
-- Compiling module NOR4B3
-- Compiling module RAM16X1D
-- Compiling module IOBUF_LVCMOS15_S_16
-- Compiling module IBUF_LVDCI_25
-- Compiling module OBUFT_LVTTL_F_2
-- Compiling module XORCY_D
-- Compiling module OBUF_LVDCI_DV2_25
-- Compiling module RAMB16_S2_S2
-- Compiling module OBUF_LVCMOS18_S_12
-- Compiling module NAND5B5
-- Compiling module IBUFGDS_LVDS_25_DCI
-- Compiling module IBUFG_LVDCI_DV2_33
-- Compiling module RAMB18
-- Compiling module OBUFT_LVCMOS25_F_6
-- Compiling module OBUF_LVCMOS12_F_2
-- Compiling module OBUFT_HSTL_IV_18
-- Compiling module IBUF_SSTL18_I
-- Compiling module OBUFT_LVDCI_33
-- Compiling module OBUF_GTL
-- Compiling module IBUFG_PCI33_3
-- Compiling module OBUF_LVTTL_S_12
-- Compiling module IBUF_PCIX
-- Compiling module OBUFT_LVCMOS18_F_6
-- Compiling module IBUFG_GTLP_DCI
-- Compiling module IOBUF_LVCMOS25
-- Compiling module OBUF_LVCMOS33_S_4
-- Compiling module IODELAY
-- Compiling module OBUF_F_12
-- Compiling module OR4B1
-- Compiling module OBUF_LVTTL
-- Compiling module IBUF_PCI66_3
-- Compiling module IBUF_PCI33_3
-- Compiling module IOBUF_S_8
-- Compiling module OBUF_LVCMOS15_F_16
-- Compiling module MMCM_BASE
-- Compiling module OBUF_LVDCI_DV2_15
-- Compiling module OBUF_S_2
-- Compiling module NOR4B1
-- Compiling module IOBUF_LVTTL_S_2
-- Compiling module IBUFG_SSTL2_I
-- Compiling module OBUF_LVTTL_F_4
-- Compiling module RAMB16_S36
-- Compiling module OR3B1
-- Compiling module RAM16X8S
-- Compiling module OBUF_LVCMOS25_F_12
-- Compiling module RAMB16_S18_S18
-- Compiling module MULT18X18SIO
-- Compiling module NOR4
-- Compiling module AMS_ADC
-- Compiling module OBUFTDS_LVDSEXT_25
-- Compiling module IBUFGDS_LVDSEXT_25_DCI
-- Compiling module IOBUF_F_4
-- Compiling module FDP
-- Compiling module OBUFTDS_BLVDS_25
-- Compiling module IOBUF_LVCMOS33_S_16
-- Compiling module DSP48
-- Compiling module RAMB16BWE_S36_S18
-- Compiling module IBUFDS_LVDS_33_DCI
-- Compiling module IOBUF_LVCMOS12
-- Compiling module OBUFT_SSTL3_II_DCI
-- Compiling module OBUF_LVCMOS15_F_8
-- Compiling module IBUFG_SSTL18_II
-- Compiling module OBUF_PCIX66_3
-- Compiling module OBUFT_SSTL2_I
-- Compiling module IBUF_HSTL_III_DCI
-- Compiling module IBUF_SSTL3_II
-- Compiling module OBUF_SSTL3_II_DCI
-- Compiling module FDRS
-- Compiling module IBUF_SSTL3_II_DCI
-- Compiling module OBUFT_PCIX
-- Compiling module IOBUF_CTT
-- Compiling module IBUFDS_LVDSEXT_25
-- Compiling module OBUF_LVCMOS33_F_6
-- Compiling module SRL16_1
-- Compiling module IBUFDS_GTXE1
-- Compiling module OBUFT_LVCMOS25_F_8
-- Compiling module BSCAN_SPARTAN3
-- Compiling module IOBUF_LVCMOS15_S_4
-- Compiling module IOBUF_LVCMOS15_F_8
-- Compiling module NAND5B1
-- Compiling module OBUF_S_24
-- Compiling module OBUFDS_LVDS_33
-- Compiling module OBUFT_GTLP
-- Compiling module OBUFT_LVCMOS12_F_2
-- Compiling module MUXF6_D
-- Compiling module OBUF_LVCMOS33_S_2
-- Compiling module OR4B3
-- Compiling module TEMAC_SINGLE
-- Compiling module OBUFT_F_24
-- Compiling module OBUF_HSTL_I_18
-- Compiling module IBUF_HSTL_III_DCI_18
-- Compiling module OR4
-- Compiling module XNOR4
-- Compiling module RAMB16_S9_S18
-- Compiling module NOR5B4
-- Compiling module IOBUF_LVCMOS18_S_8
-- Compiling module LDCPE_1
-- Compiling module IOBUF_LVCMOS15_F_2

Top level modules:
	HBM_MC
	IBUFDSE3
	ISERDESE1
	JTAG_SIME2
	NOC2_NPS5555
	GTHE4_CHANNEL
	NOC2_XBR4X2
	CMAC
	GTPE2_CHANNEL
	GTYE4_CHANNEL
	BUFG_GT
	DFE_PQ_DECIM
	HBM_PHY_MS
	PHASER_REF
	CARRY4
	DSP_FP_SRCMX_OPTINV
	NOC_NPS_VNOC
	ME_NOC_M_AXI
	ODELAYE3
	PULLDOWN
	GTXE2_CHANNEL
	BUFG_HM
	IN_FIFO
	IDELAYE5
	DSP_SRCMX_OPTINV
	BUFG
	OBUFDS_GTE5
	OBUFDS_GTM
	DFE_DUC_DDC
	NOC2_NSU128
	NOC_NSU512
	IBUFDS_IBUFDISABLE_INT
	PSX
	BUFH
	NOC_NPS6
	URAM288_BASE
	IOBUFDS_DIFF_OUT_INTERMDISABLE
	SRLC16E
	X5PLL_S2P
	NOC_NPS7575
	OSERDESE2
	FIFO18E2
	DSP_FP_ADDER
	LOOKAHEAD8
	CPM5N
	RAM256X1S
	DSP58
	IOBUFDS_INTERMDISABLE_ODDR
	GTYE3_CHANNEL
	DSP_FP_CAS_DELAY
	NOC2_NMU512
	MBUFG_HM
	BUFDIV_LEAF
	PULLUP
	HARD_SYNC
	DSP_FP_INREG
	PS7
	RAM64M
	NOC2_NSU512
	VCU
	NOC2_NMU128
	DSP_FP_OUTPUT
	ODDRE1
	IBUFDS_DIFF_OUT_IBUFDISABLE
	X5PHIO_XCVR_X2
	MBUFG_PS
	ME_NOC_S_AXI
	DSP_FPA_OPM_REG
	HPLL
	DSPFP32
	AIE_PL_S_EVENTS
	DFE_FIR
	IDELAYCTRL
	IDDRE1
	GTXE2_COMMON
	OBUFDS_GTE4
	IBUF_IBUFDISABLE
	RX_BITSLICE
	IOBUFDS_DCIEN
	RXTX_BITSLICE
	NOC_NPP_RPTR
	IOBUFDS
	RAMS64E
	IOBUFDS_COMP
	LUTCY2
	HBM_TWO_STACK_INTF
	DNA_PORT
	GND
	HBM_IO_MS
	X5PLL_INTF
	MUXF9
	IBUFDS_GTE4
	RAM64M8
	ODELAYE5
	GTHE2_CHANNEL
	OBUFTDS_DCIEN
	IBUFDS_DIFF_OUT_INTERMDISABLE
	IBUFDS_IBUFDISABLE
	CFGLUT5
	BUFG_FABRIC
	OBUFDS_ODDR
	SYSMONE4
	DSP_MULTIPLIER
	GTYE4_COMMON
	IOBUFDSE3
	RAMD32M64
	RAM512X1S
	BUFMR
	GTF_COMMON
	RAMD64E
	NOC_NMU_HBM2E
	CLOCK_MOD_CLE_FF
	ME_NOC_S_AXIS
	OBUFDS_GTME5_ADV
	IBUFDS_DPHY
	HBM_ONE_STACK_INTF
	HBM_SNGLBLI_INTF_APB
	IOBUF_INTERMDISABLE
	OBUFDS_GTE3_ADV
	ILKNF
	CPM5
	ME_PL_S_EVENTS
	CLOCK_MOD_CLE_IMR
	DSP_FPM_PIPEREG
	RAMS64E1
	X5PHIO_DCCINVBUF
	DSP48E5
	OSERDES
	CLOCK_MOD_IRI_FF
	AIE_NOC_M_AXI
	BUFGCE_DIV
	LUT6CY
	IBUFE3
	IMI_FF
	AIE_PL_M_AXIS128
	DNA_PORTE2
	MBUFG_GT
	PHASER_OUT_PHY
	IOBUFDS_INTERMDISABLE
	DFE_MATRIX_FIR
	IBUFDS_GTE2
	AIE_NOC_S_AXIS
	PLLE3_BASE
	XPLL
	NPI_NIR
	DSP_FP_INMUX
	RAMB18E2
	ILKN
	DSP_A_B_DATA
	RIU_OR
	DFE_NL_FIR
	FIFO36E2
	OUT_FIFO
	MMCME4_BASE
	DDRMC
	MBUFGCE
	URAM288
	RAMB36E5
	BUFG_GT_SYNC
	OBUFDS_GTM_ADV
	IBUFDS_GTE5
	AIE_PL_S_AXIS32
	MMCME5
	DSP_CAS_DELAY
	IDDR_2CLK
	OBUFT_ODDR
	HARD_INV
	GTHE4_COMMON
	PCIE_3_0
	OBUFDS_GTE4_ADV
	ICAPE3
	IBUFDS_GTM
	NOC_NMU128
	OBUFT_DCIEN
	DSP_FPA_CREG
	ME_NOC_M_AXIS
	CLOCK_MOD_IRI_IMR
	DSP_ALU
	GTHE3_COMMON
	AIE_PL_M_AXIS32
	DSP58C
	ISERDES
	DSP48E2
	RAM256X1D
	X5PHIO_CMUIF
	ILKNE4
	RAM64X8SW
	RAMS32
	IBUFCTRL
	DFE_PQ_INTERP
	CPM
	OBUFTDS_ODDR
	NOC_NMU512
	IOBUFDS_DIFF_OUT_DCIEN
	PHASER_IN
	AIE_NOC_S_AXI
	BUFMRCE
	NOC2_NPS7575
	PCIE40E4
	ZHOLD_DELAY
	BUFCE_LEAF
	NOC2_XBR2X4
	IDELAYE2_FINEDELAY
	RAMD32
	OBUFDS_COMP
	IOBUF_ODDR
	DIFFINBUF
	DFE_PRACH
	AUTOBUF
	EFUSE_USR
	RAMB18E5
	VCC
	GTHE2_COMMON
	AIE_NOC_M_AXIS
	BUFCE_ROW
	PVT_SAS
	RAM32X16DR8
	TX_BITSLICE
	ME_PL_M_AXIS64
	NOC_NMU256
	DSP_PREADD_DATA
	BUFG_PS
	GTYE5_QUAD
	IOBUFDS_DIFF_OUT_INTERMDISABLE_ODDR
	HBM_IO_CHNL
	RAMD64E5
	NOC2_NSU256
	OBUFDS_DPHY
	NOC_NCRB
	X5PLL
	IBUFDS_INTERMDISABLE
	ME_PL_M_EVENTS
	FRAME_ECCE3
	BUFR
	HBM_REF_CLK
	BUFGCE
	BUF
	ISERDESE3
	PHASER_IN_PHY
	GTYP_QUAD
	DCIRESET
	OSERDESE3
	NOC_NIDB
	SYSMONE1
	CMPHY_OCTAD
	OBUFDS_GTE3
	NOC2_NMU256
	PCIE4CE4
	DSP_FPM_STAGE0
	ME_PL_S_AXIS128
	IBUFDS_GTE3
	IOBUFDS_DIFF_OUT_ODDR
	OSERDESE1
	HPIO_VREF
	BUFGP
	ME_PL_M_AXIS32
	OBUF_ODDR
	IOBUFDS_DIFF_OUT
	RAM32M
	HNICPIPE_QUAD
	GTF_CHANNEL
	IOBUF
	RAM128X1D
	PHY_CONTROL
	DCMAC
	DDRMC_RIU
	IBUFDS_INTERMDISABLE_INT
	IMC_FF
	OBUFDS_GTME5
	NOC_NPS5555
	DPLL
	HBM_PHY_CHNL
	PLLE2_BASE
	IOBUF_ANALOG
	DPHY_DIFFINBUF
	DSPCPLX
	DSP_C_DATA
	PCIE_2_1
	MBUFGCE_DIV
	INBUF
	IBUF_ANALOG
	AND2B1L
	PS9
	XPIPE_QUAD
	ME_PL_S_AXIS64
	HBM_SNGLBLI_INTF_AXI
	MASTER_JTAG
	NOC_NPS4
	TX_BITSLICE_TRI
	DFE_FFT
	OBUFTDS_COMP
	ME_PL_M_AXIS128
	MBUFGCTRL
	OBUFDS_GTE5_ADV
	PHASER_OUT
	ISERDESE2
	KEEPER
	DCM_SP
	PCIE40E5
	MRMAC
	IOBUFDS_ODDR
	PS8
	GTPE2_COMMON
	CARRY8
	FE
	IBUFDS_GTME5
	IOBUF_DCIEN
	BUFIO
	NOC_NSU128
	RAMS64E5
	GTYE3_COMMON
	ME_PL_S_AXIS32
	XPHY
	IDELAYE3
	AIE_PL_M_EVENTS
	BIBUF
	DSP_PREADD
	PCIE50E5
	MMCME3_BASE
	AIE_PL_S_AXIS64
	IBUF_INTERMDISABLE
	OR2L
	LUTCY1
	GTHE3_CHANNEL
	BITSLICE_CONTROL
	STARTUPE3
	BUFHCE
	RAM32M16
	OBUFDS_DPHY_COMP
	XPIO_VREF
	DDRMC5
	RAMB36E5_INT
	DFE_CFR
	AIE_PL_M_AXIS64
	LUT6_2
	PLLE4_BASE
	ODELAYE2_FINEDELAY
	CMACE4
	RAMB18E5_INT
	FRAME_ECCE4
	HNICX
	DSP_FPM_STAGE1
	IOBUFE3
	AIE_PL_S_AXIS128
	DSP_OUTPUT
	ISERDES_NODELAY
	X5PHIO_CMU_X32
	DSP_M_DATA
	PCIE_3_1
	LCLK_DELAY
	RAMB36E2
	IOBUF_F_12
	OBUFT_LVCMOS18_S_2
	OBUFT_HSTL_IV_DCI
	IOBUF_LVTTL_S_8
	RAM64X1D_1
	RAMB16
	NOR4B2
	IBUF_HSTL_II_DCI_18
	OBUF_HSTL_I_DCI
	OBUF_SSTL3_I
	OBUF_LVCMOS12_F_8
	IBUFDS_LVPECL_25
	ICAP_VIRTEX6
	OBUFT_SSTL3_I_DCI
	RAM16X4S
	NAND3B1
	OBUF_LVCMOS33_F_24
	IOBUF_LVTTL_S_12
	IOBUF_F_2
	OBUF_LVCMOS33_F_16
	OBUFT_LVDCI_25
	IOBUF_LVCMOS18
	IOBUF_LVCMOS33_F_2
	IBUFG_GTLP
	RAMB16BWE_S18_S18
	OBUFT_LVCMOS18_S_6
	OBUF_SSTL18_II
	SRL16
	RAM32X8S
	OBUFT_PCI33_5
	FDC_1
	OBUFTDS_LVDSEXT_33
	OBUFT_LVCMOS18_F_4
	OBUFTDS_ULVDS_25
	IOBUF_LVCMOS12_F_8
	ICAP_SPARTAN3A
	OBUFT_SSTL3_II
	IBUF_GTL
	OBUFT_HSTL_III_DCI
	RAM32X1D_1
	BUFGMUX_1
	OBUFT_LVCMOS25_S_24
	OBUF_LVCMOS18_S_2
	NOR3B3
	XOR5
	OBUFDS_LVPECL_25
	BUFGMUX
	OBUFTDS_LVPECL_25
	OBUFT_HSTL_II_18
	OBUFT_S_6
	OBUF_LVTTL_S_2
	OBUF_LVDCI_18
	IBUF_CTT
	IOBUF_LVDCI_DV2_18
	RAMB16_S2_S36
	MUXF8_D
	IOBUF_LVCMOS18_F_6
	MULT18X18S
	IBUFG_HSTL_II_DCI
	IOBUF_LVDCI_18
	IOBUF_LVCMOS12_F_6
	OBUFDS_LDT_25
	IBUFG_SSTL3_I
	IOBUF_GTLP
	IOBUF_LVCMOS2
	NAND4B3
	OBUFT_LVCMOS25_F_24
	AND3
	SRL16E_1
	GTXE1
	NOR3B2
	OBUFT_S_16
	OBUFT_LVCMOS15_S_12
	NOR5B5
	IOBUF_HSTL_II_DCI
	IOBUF_LVCMOS33_F_24
	IOBUF_LVTTL_F_24
	XORCY_L
	MUXF5
	IOBUF_LVCMOS12_F_2
	IOBUF_AGP
	OBUF_SSTL3_I_DCI
	OBUF_LVCMOS33_S_8
	AND5B3
	LDE_1
	RAMB16_S4_S18
	IBUF_LVDCI_DV2_33
	FDR
	OBUF_LVTTL_S_4
	OBUF_LVDCI_25
	IBUF_LVCMOS18
	FD_1
	OBUFTDS_LVDS_33
	IOBUF_LVCMOS25_S_2
	OBUF_LVCMOS12_S_8
	OBUF_LVCMOS12_F_6
	OR5B3
	OBUF_LVCMOS25_F_2
	OBUFT_LVCMOS33_F_6
	NAND3B2
	IOBUF_LVCMOS12_S_8
	IOBUF_LVCMOS15_F_4
	IOBUF_GTL
	SRLC16_1
	IBUFG_HSTL_IV_DCI
	IOBUF_HSTL_II_DCI_18
	OBUF_HSTL_II_DCI_18
	BSCAN_VIRTEX6
	RAMB16_S18_S36
	IBUF_LVCMOS15
	IOBUF_LVDCI_DV2_25
	OBUF_S_4
	RAMB16_S18
	RAMB16BWE_S18
	IOBUF_LVTTL_F_16
	XNOR2
	LUT4_D
	OR2B1
	OBUF_GTLP
	OBUFT_LVCMOS33_F_16
	OBUFT_LVCMOS15_F_4
	IOBUF_LVCMOS33_S_6
	FDPE_1
	IBUFG_SSTL3_I_DCI
	OBUF_LVCMOS33_S_12
	IBUFG_LVTTL
	IBUFG_HSTL_III_DCI_18
	OBUF_S_8
	RAMB16_S2
	NOR5B2
	OBUFT_LVTTL_F_16
	RAMB16_S1_S4
	OBUF_LVPECL
	IBUFG_LVCMOS18
	IOBUF_LVCMOS33_F_8
	OBUFDS_LVDSEXT_33
	OBUF_LVCMOS15_F_6
	OBUF_LVCMOS33_F_4
	OBUF_LVCMOS18_F_12
	OBUFT_HSTL_I_DCI
	IOBUF_SSTL18_II_DCI
	OBUFT_F_16
	STARTUP_SPARTAN3
	OBUFT_PCI66_3
	RAM16X1S_1
	OBUFT_LVCMOS33_F_8
	IOBUF_GTLP_DCI
	OBUF_LVCMOS25_F_24
	OBUFT_LVCMOS25_F_2
	RAM16X1S
	OBUFT_LVCMOS12_F_4
	FDRE_1
	OBUFT_LVCMOS2
	OBUFT_LVCMOS18_S_12
	OBUFT_LVTTL_S_16
	IBUFG_LVPECL
	IBUFGDS_LVDS_33_DCI
	IBUF_SSTL18_I_DCI
	IBUFG_HSTL_IV_18
	OBUF_LVCMOS15_S_4
	OBUFT_GTL
	LDCE_1
	OBUF_PCI33_3
	OBUFT_HSTL_II_DCI
	IBUFG_LVCMOS12
	OBUF_LVTTL_S_16
	IOBUF_LVCMOS25_F_2
	FDRS_1
	IOBUF_LVCMOS25_F_6
	IBUFGDS_LVDSEXT_25
	OBUF_F_6
	OBUF_PCI33_5
	NOR2B2
	OBUFDS_LVDS_25
	IOBUF_LVCMOS33_S_12
	MUXF8_L
	IOBUF_HSTL_IV_18
	IOBUF_PCIX66_3
	RAM128X1S_1
	IOBUF_LVCMOS12_S_6
	CAPTURE_VIRTEX4
	MUXCY_D
	IBUF_HSTL_IV
	OBUF_HSTL_IV_DCI_18
	OBUF_LVCMOS18_F_6
	LUT3_D
	IBUFG_PCIX66_3
	MUXCY_L
	OBUFT_LVCMOS12_S_8
	OBUFT_LVCMOS15_S_2
	USR_ACCESS_VIRTEX6
	RAM64X2S
	IBUF_HSTL_III_18
	OBUFT_LVCMOS25_F_4
	CLKDLL
	OR5B1
	RAM32X2S
	MUXF6
	OBUFT_SSTL18_II_DCI
	IOBUF_LVCMOS25_S_12
	IBUF_LVDS
	IOBUF_LVCMOS25_S_4
	OBUF_LVCMOS33_S_24
	OBUFT_HSTL_I
	IBUF_LVDCI_18
	IBUFDS_LDT_25
	OBUF_LVCMOS25_S_12
	OBUFT_LVCMOS12_S_6
	IBUF_LVCMOS33
	OBUFT_LVCMOS25_S_2
	IOBUF_LVDCI_DV2_33
	IOBUF_LVCMOS18_F_16
	OBUF_F_4
	OBUFT_GTLP_DCI
	IDELAY
	DCM_PS
	OBUF_SSTL2_I_DCI
	NOR3B1
	AND2B2
	OBUFT_S_24
	OBUF_HSTL_III_18
	OR4B4
	IOBUF_LVCMOS15
	OBUF_LVCMOS18_F_2
	IBUFG_HSTL_II_18
	FDS
	IBUF_HSTL_II_18
	OBUF_LVCMOS25_F_6
	IBUF_LVDCI_33
	BUFG_LB
	OBUF_LVCMOS25_S_16
	OBUF_HSTL_III_DCI_18
	OR5B2
	IOBUF_LVDCI_DV2_15
	IBUF_LVTTL
	OBUF_LVCMOS25_S_6
	LDP
	OBUFT_S_4
	USR_ACCESS_VIRTEX4
	IOBUF_LVCMOS33_F_4
	OBUFT_LVTTL_F_8
	OBUFT_LVCMOS33_S_12
	OBUF_HSTL_II_DCI
	IOBUF_SSTL18_II
	OBUF_SSTL18_I
	NAND2B2
	FDR_1
	IODELAY2
	RAMB16_S1
	IOBUF_HSTL_III
	IBUFG_LVDCI_DV2_15
	OBUFT_HSTL_III_DCI_18
	IOBUF_LVCMOS15_F_6
	IBUF_GTLP_DCI
	IBUFG_LVDCI_25
	BSCAN_VIRTEX5
	IBUFGDS_LVDS_33
	OBUFT_LVTTL_S_4
	RAMB36
	IBUFG_LVDCI_DV2_25
	OBUFT_SSTL2_I_DCI
	IOBUF_LVCMOS18_F_4
	FDCP
	OBUFT_LVCMOS18_F_8
	BSCAN_VIRTEX4
	OBUFT_LVTTL_F_6
	USR_ACCESS_VIRTEX5
	RAMB16_S36_S36
	OBUFT_HSTL_III
	RAM32X1S_1
	LUT2_D
	LDC_1
	OR3
	IBUF_SSTL2_II
	IBUFG_LVCMOS15
	STARTUP_VIRTEX6
	OBUFT_S_2
	XOR2
	IBUFG_HSTL_I_18
	NAND4B2
	IBUF_SSTL3_I_DCI
	IBUFDS_ULVDS_25
	IDDR2
	IOBUF_LVCMOS18_F_2
	OBUF_LVCMOS18_F_16
	IBUF_LVCMOS25
	IBUFG_HSTL_I
	OR3B3
	IBUF_LVCMOS2
	IOBUF_HSTL_III_18
	OBUFT_F_8
	OBUF_SSTL2_II
	OBUF_LVCMOS25_S_24
	OBUFT_SSTL18_I
	OBUF_LVCMOS15_S_12
	BUFIO2
	STARTUP_SPARTAN3A
	IOBUF_LVCMOS18_S_2
	IBUFGDS_LVDSEXT_33
	OBUFT_LVDCI_15
	LDP_1
	RAMB16_S4_S36
	OBUFT_LVCMOS18_F_16
	OBUF_LVCMOS2
	CAPTURE_VIRTEX6
	IBUFG_SSTL2_I_DCI
	OBUF_LVCMOS33
	IBUF_LVDCI_DV2_25
	IOBUF_LVDS
	SRLC16
	CLKDLLHF
	IOBUF_HSTL_I
	XOR4
	IBUFGDS_BLVDS_25
	LDCPE
	IBUFGDS_ULVDS_25
	IBUFG_SSTL2_II_DCI
	IOBUF_LVCMOS18_F_8
	IBUFG_HSTL_III_DCI
	OBUF_LVDCI_DV2_18
	IBUFG_SSTL3_II_DCI
	IBUFG_LVDS
	OBUF_LVCMOS33_F_8
	GTPA1_DUAL
	OBUFT_LVCMOS25_S_6
	OBUF_LVCMOS18_F_4
	OBUFTDS_LVDS_25
	STARTUP_VIRTEX4
	LDCP_1
	MULT_AND
	OBUFT_LVCMOS12_F_6
	OBUFT_LVCMOS15_F_16
	OBUF_LVCMOS18_S_4
	IBUFDS_LVDSEXT_33
	FDRSE
	IBUFG_GTL
	RAMB16BWE_S36_S36
	LUT4_L
	RAMB16_S2_S4
	IBUF_SSTL2_II_DCI
	OBUFT_LVTTL_F_12
	FIFO18_36
	OBUF_LVCMOS25
	IBUFG_LVCMOS33
	IBUFGDS_LVDS_25
	OBUF_LVCMOS15_S_16
	IBUFG_SSTL18_II_DCI
	MULT18X18
	OBUF_LVCMOS15_S_8
	OBUFT_LVCMOS25_F_12
	IBUFG_PCI33_5
	IBUFGDS_LDT_25
	NAND4
	XOR3
	IOBUF_F_16
	OBUFT_LVCMOS18_F_12
	SRL32E
	AND2B1
	NAND3
	IBUFG_LVDCI_15
	IOBUF_LVCMOS25_S_6
	OBUF_LVCMOS12_F_4
	IOBUF_LVDCI_33
	OBUF_LVCMOS25_S_4
	OBUFT_LVCMOS33_S_2
	OBUF_LVCMOS15
	AND5
	IBUF_SSTL2_I
	LUT5_D
	DSP48A
	OBUFDS_ULVDS_25
	IOBUF_LVCMOS18_S_12
	IOBUF_SSTL2_II
	OBUF_LVDCI_33
	IOBUF_HSTL_IV_DCI_18
	AND4B4
	OBUFT_F_12
	IOBUF_HSTL_IV
	IBUFG_PCIX
	IOBUF_S_2
	OBUFT_S_8
	IBUFG_LVCMOS2
	IOBUF_LVCMOS33
	OBUFT_LVCMOS33_S_24
	AND5B5
	IBUF_HSTL_III
	OBUF_SSTL2_II_DCI
	NOR5
	OBUF_LVCMOS18_F_8
	MUXF6_L
	IOBUF_LVCMOS15_S_12
	FDE_1
	IBUFG_AGP
	OBUFT_LVCMOS18_S_8
	OR3B2
	OBUF_SSTL18_I_DCI
	IOBUF_SSTL3_II_DCI
	OBUFT_LVDCI_DV2_25
	IBUF_SSTL18_II
	IOBUF_LVCMOS33_F_16
	RAM32X4S
	OBUFT_LVCMOS15
	ICAP_VIRTEX5
	IODELAYE1
	OBUF_SSTL3_II
	IBUF_GTL_DCI
	OBUFT_LVDCI_DV2_15
	RAMB18SDP
	RAMB16_S9
	OBUF_GTL_DCI
	OBUFT_LVCMOS25_S_4
	MUXF7_D
	AND2
	OBUFTDS_LDT_25
	RAMB16_S1_S18
	IOBUF_LVCMOS12_S_2
	BUFGCE_1
	FDRSE_1
	IBUFG_SSTL18_I
	OBUFT_SSTL2_II_DCI
	OBUFT_LVCMOS15_F_8
	OBUFT_LVCMOS15_F_2
	IOBUF_LVCMOS18_F_12
	OBUFT_LVCMOS25_S_8
	FDCPE
	OBUFT_LVCMOS15_F_12
	OBUFT_LVCMOS33_S_16
	AND5B1
	IOBUF_LVTTL_S_24
	OBUFT_LVTTL_S_12
	LUT6_L
	IOBUF_S_6
	KEY_CLEAR
	AMS_DAC
	OBUF_LVCMOS33_F_2
	OBUF_AGP
	FRAME_ECC_VIRTEX6
	PLL_ADV
	ICAP_SPARTAN6
	RAMB16BWER
	IBUFDS_LVDSEXT_33_DCI
	IBUF_HSTL_I_DCI_18
	RAMB16_S2_S9
	AND5B4
	LDCP
	ROM32X1
	OBUF_HSTL_II
	OBUF_LVCMOS12_S_4
	OBUFT_LVDCI_DV2_18
	NOR4B4
	IBUF_PCIX66_3
	OBUFT_HSTL_I_DCI_18
	OBUFT_LVCMOS18_S_4
	OBUF_HSTL_IV
	OBUF_CTT
	ICAP_VIRTEX4
	OBUFT_LVPECL
	IOBUF_F_24
	FDCP_1
	OBUFT_LVCMOS33_F_24
	IOBUF_LVCMOS25_F_8
	IBUFG_SSTL2_II
	IBUF_HSTL_IV_DCI_18
	RAM64X1S_1
	SYSMON
	OBUF_LVDCI_DV2_33
	OBUF_HSTL_IV_18
	OBUFT_LVTTL_S_8
	OBUFT_LVCMOS33_S_6
	BSCAN_SPARTAN6
	IOBUF_LVCMOS25_F_24
	IOBUF_LVCMOS33_S_4
	OBUF_LVDCI_15
	OBUF_PCIX
	LUT5_L
	IBUF_HSTL_II_DCI
	RAMB16_S1_S9
	CAPTURE_SPARTAN3A
	IOBUF_LVCMOS25_F_16
	IOBUF_F_6
	IBUF_LVPECL
	IOBUF_LVCMOS25_F_12
	SRLC16E_1
	OBUFT_SSTL18_II
	DCM_BASE
	IOBUF_LVCMOS33_S_2
	IBUFG_HSTL_IV
	AND4B2
	OBUFT_AGP
	IBUF_HSTL_I_18
	OBUFDS_LVPECL_33
	OBUF_LVCMOS33_S_6
	OBUF_S_12
	LUT2_L
	IOBUF_HSTL_IV_DCI
	OR4B2
	IOBUF_LVTTL_F_6
	RAMB16BWE_S36
	RAMB16_S1_S36
	IBUFG_LVCMOS25
	BSCAN_SPARTAN3A
	OBUF_HSTL_III_DCI
	IOBUF_S_24
	RAMB16_S4
	IBUFG_GTL_DCI
	MMCM_ADV
	IBUF_HSTL_IV_DCI
	OBUFT_HSTL_II
	XNOR3
	IOBUF_SSTL2_I
	OBUFT_LVTTL
	OBUF_LVCMOS25_S_8
	RAMB16_S1_S2
	LD
	IBUFG_SSTL18_I_DCI
	OBUF_S_16
	IBUF_PCI33_5
	LD_1
	OBUF_LVTTL_F_6
	OBUF_LVTTL_F_12
	IOBUF_HSTL_I_18
	OR5
	FDS_1
	RAMB16_S4_S9
	IOBUF_HSTL_II_18
	OBUFT_LVCMOS33_S_8
	OBUFT_SSTL3_I
	OBUFT_LVDCI_18
	CAPTURE_VIRTEX5
	NAND5
	OBUF_LVCMOS15_F_2
	AND4B3
	IOBUF_LVDCI_25
	OBUF_LVTTL_F_8
	OBUFT_HSTL_IV
	ROM128X1
	NOR5B1
	OBUFT_LVCMOS12_S_4
	IOBUF_S_16
	IOBUF_SSTL18_I
	IOBUF_LVCMOS25_F_4
	BUFIODQS
	OBUF_LVCMOS18_S_16
	STARTUP_VIRTEX5
	NOR3
	OBUF_LVCMOS18_S_8
	IOBUF_LVTTL_F_12
	OBUFT_LVTTL_S_6
	NAND5B3
	FDC
	MUXF5_D
	IOBUF_LVDCI_15
	IOBUF_LVCMOS33_S_24
	NAND4B4
	IBUFG_HSTL_I_DCI
	OBUFT_SSTL18_I_DCI
	IOBUF_F_8
	OBUFT_LVCMOS25_S_16
	AND3B2
	OBUF_LVCMOS25_S_2
	IOBUF_PCI66_3
	IBUFG_HSTL_III
	OBUF_LVTTL_F_24
	DCM
	IOBUF_LVPECL
	OBUF_F_2
	RAMB16_S9_S9
	FDCE_1
	IBUFGDS_LVDSEXT_33_DCI
	IOBUF_LVCMOS15_S_6
	OBUFT_LVCMOS25
	OBUFT_LVCMOS12
	RAMB16BWE_S18_S9
	IBUF_GTLP
	OBUFT_LVCMOS25_F_16
	IOBUF_LVCMOS15_S_2
	IOBUF_LVTTL_F_2
	LUT1_L
	OBUF_LVTTL_S_8
	IOBUF_LVCMOS25_S_8
	DSP48A1
	IBUFG_HSTL_I_DCI_18
	IBUFG_LVDCI_18
	STARTUP_SPARTAN6
	OBUFT_SSTL2_II
	IOBUF_PCI33_3
	OBUFT_LVCMOS15_S_4
	IBUFDS_BLVDS_25
	OBUFDS_BLVDS_25
	NAND2B1
	IBUF_SSTL3_I
	FDP_1
	IBUFDS_LVDS_33
	IBUF_LVDCI_DV2_15
	OBUFT_F_2
	IBUFGDS_LVPECL_25
	IBUFDS_LVDS_25
	IBUFG_HSTL_II_DCI_18
	RAMB16BWE
	IBUFG_HSTL_III_18
	LUT1_D
	FDCPE_1
	OBUFT_GTL_DCI
	LUT3_L
	OBUF_LVTTL_F_16
	OBUFT_LVDS
	ROM16X1
	RAMB16BWE_S36_S9
	FIFO16
	IOBUF_S_12
	BUFGMUX_CTRL
	IOBUF_LVTTL_F_4
	IOBUF_LVCMOS12_F_4
	IBUFDS_LVDSEXT_25_DCI
	MUXF5_L
	NAND5B4
	RAMB16_S9_S36
	IOBUF_LVTTL_S_4
	IOBUF_PCIX
	AND5B2
	OBUFT_LVCMOS33
	IOBUF_LVCMOS18_S_4
	NOR2
	OBUFT_LVCMOS18_S_16
	OBUF_LVCMOS25_F_8
	BUFGMUX_VIRTEX4
	IOBUF_GTL_DCI
	RAMB16_S2_S18
	IBUF_LVDCI_DV2_18
	OBUF_LVCMOS12_S_2
	OBUFT_S_12
	OBUF_LVCMOS15_S_2
	RAMB36SDP
	OBUF_LVCMOS33_F_12
	OBUF_LVCMOS12_S_6
	NOR5B3
	IOBUF_HSTL_II
	IBUFDS_LVDS_25_DCI
	OBUF_LVTTL_F_2
	IBUFG_PCI66_3
	OBUFT_LVCMOS15_S_16
	OBUFT_PCI33_3
	IBUFG_LVDCI_DV2_18
	OBUF_GTLP_DCI
	OBUF_S_6
	OBUF_LVCMOS18
	IOBUF_LVCMOS25_S_24
	OBUF_F_8
	OBUF_LVTTL_S_24
	OBUF_SSTL18_II_DCI
	NAND4B1
	LDC
	OBUF_PCI66_3
	OBUF_LVCMOS15_F_12
	OBUFT_LVTTL_S_2
	IBUF_AGP
	IOBUF_LVCMOS18_S_6
	OBUFT_HSTL_IV_DCI_18
	FIFO18
	IBUF_SSTL2_I_DCI
	OBUFT_LVTTL_S_24
	OBUFT_LVCMOS15_F_6
	IOBUF_LVCMOS15_S_8
	IOBUF_SSTL2_II_DCI
	RAMB16_S4_S4
	OBUFDS_LVDSEXT_25
	OBUFT_F_6
	IOBUF_LVCMOS18_S_16
	OBUF_LVCMOS15_F_4
	OBUF_LVCMOS33_S_16
	OBUFT_F_4
	AND3B1
	FIFO36
	PLL_BASE
	OBUF_F_24
	CAPTURE_SPARTAN3
	IBUF_LVDCI_15
	IOBUF_PCI33_5
	NAND2
	OBUFTDS_LVPECL_33
	OBUFT_LVCMOS33_S_4
	OBUF_LVCMOS25_F_16
	OBUFT_HSTL_II_DCI_18
	IBUFG_LVDCI_33
	NAND3B3
	CLKDLLE
	LUT6_D
	OR2
	NOR2B1
	IBUF_HSTL_II
	OR5B5
	IBUFGDS_DIFF_OUT
	IOBUFDS_BLVDS_25
	IBUFGDS_LVPECL_33
	OBUFT_LVCMOS18
	OBUF_LVCMOS25_F_4
	IOBUF_LVCMOS15_F_12
	IOBUF_LVCMOS12_S_4
	FIFO36_72
	IOBUF_SSTL3_II
	OBUF_F_16
	OBUFT_LVCMOS33_F_2
	OR5B4
	FD
	ROM64X1
	OBUF_SSTL2_I
	NAND5B2
	IOBUF_LVCMOS33_S_8
	OBUFT_LVCMOS33_F_4
	IBUF_LVCMOS12
	OBUF_HSTL_I
	OBUFT_HSTL_I_18
	OBUFT_LVCMOS15_S_6
	OBUF_HSTL_III
	IOBUF_LVCMOS15_F_16
	OBUF_LVCMOS18_S_6
	IOBUF_LVCMOS33_F_6
	AND3B3
	OBUF_LVCMOS15_S_6
	IBUFDS_LVPECL_33
	IBUF_SSTL18_II_DCI
	ODDR2
	OBUF_LVTTL_S_6
	OBUFT_LVCMOS12_S_2
	MUXF7_L
	OBUFT_LVTTL_F_4
	OBUF_LVCMOS12
	OBUFT_LVCMOS18_F_2
	OBUFT_LVCMOS15_S_8
	RAMB16_S1_S1
	IOBUF_LVTTL_S_16
	AND4B1
	ROM256X1
	IBUFG_CTT
	DSP48E
	IBUF_HSTL_IV_18
	IOBUF_LVCMOS25_S_16
	OBUF_HSTL_II_18
	IOBUF_LVTTL
	IBUFG_HSTL_II
	IBUF_HSTL_I_DCI
	XNOR5
	OBUF_HSTL_IV_DCI
	IOBUF_S_4
	IOBUF_LVCMOS33_F_12
	OBUF_HSTL_I_DCI_18
	IOBUF_LVTTL_S_6
	OBUFT_LVTTL_F_24
	IOBUF_LVTTL_F_8
	OBUFT_LVCMOS12_F_8
	OBUFT_CTT
	IBUFG_HSTL_IV_DCI_18
	FDSE_1
	OBUF_LVDS
	OBUFT_PCIX66_3
	OBUFT_LVDCI_DV2_33
	LDE
	OBUFT_LVCMOS33_F_12
	RAM16X2S
	IBUFG_SSTL3_II
	AND4
	RAM16X1D_1
	IBUF_HSTL_I
	OR2B2
	LDPE_1
	OBUFT_HSTL_III_18
	OBUFT_LVCMOS25_S_12
	FDE
	RAMB8BWER
	IOBUF_SSTL3_I
	NOR4B3
	RAM16X1D
	IOBUF_LVCMOS15_S_16
	IBUF_LVDCI_25
	OBUFT_LVTTL_F_2
	XORCY_D
	OBUF_LVDCI_DV2_25
	RAMB16_S2_S2
	OBUF_LVCMOS18_S_12
	NAND5B5
	IBUFGDS_LVDS_25_DCI
	IBUFG_LVDCI_DV2_33
	RAMB18
	OBUFT_LVCMOS25_F_6
	OBUF_LVCMOS12_F_2
	OBUFT_HSTL_IV_18
	IBUF_SSTL18_I
	OBUFT_LVDCI_33
	OBUF_GTL
	IBUFG_PCI33_3
	OBUF_LVTTL_S_12
	IBUF_PCIX
	OBUFT_LVCMOS18_F_6
	IBUFG_GTLP_DCI
	IOBUF_LVCMOS25
	OBUF_LVCMOS33_S_4
	IODELAY
	OBUF_F_12
	OR4B1
	OBUF_LVTTL
	IBUF_PCI66_3
	IBUF_PCI33_3
	IOBUF_S_8
	OBUF_LVCMOS15_F_16
	MMCM_BASE
	OBUF_LVDCI_DV2_15
	OBUF_S_2
	NOR4B1
	IOBUF_LVTTL_S_2
	IBUFG_SSTL2_I
	OBUF_LVTTL_F_4
	RAMB16_S36
	OR3B1
	RAM16X8S
	OBUF_LVCMOS25_F_12
	RAMB16_S18_S18
	MULT18X18SIO
	NOR4
	AMS_ADC
	OBUFTDS_LVDSEXT_25
	IBUFGDS_LVDSEXT_25_DCI
	IOBUF_F_4
	FDP
	OBUFTDS_BLVDS_25
	IOBUF_LVCMOS33_S_16
	DSP48
	RAMB16BWE_S36_S18
	IBUFDS_LVDS_33_DCI
	IOBUF_LVCMOS12
	OBUFT_SSTL3_II_DCI
	OBUF_LVCMOS15_F_8
	IBUFG_SSTL18_II
	OBUF_PCIX66_3
	OBUFT_SSTL2_I
	IBUF_HSTL_III_DCI
	IBUF_SSTL3_II
	OBUF_SSTL3_II_DCI
	FDRS
	IBUF_SSTL3_II_DCI
	OBUFT_PCIX
	IOBUF_CTT
	IBUFDS_LVDSEXT_25
	OBUF_LVCMOS33_F_6
	SRL16_1
	IBUFDS_GTXE1
	OBUFT_LVCMOS25_F_8
	BSCAN_SPARTAN3
	IOBUF_LVCMOS15_S_4
	IOBUF_LVCMOS15_F_8
	NAND5B1
	OBUF_S_24
	OBUFDS_LVDS_33
	OBUFT_GTLP
	OBUFT_LVCMOS12_F_2
	MUXF6_D
	OBUF_LVCMOS33_S_2
	OR4B3
	TEMAC_SINGLE
	OBUFT_F_24
	OBUF_HSTL_I_18
	IBUF_HSTL_III_DCI_18
	OR4
	XNOR4
	RAMB16_S9_S18
	NOR5B4
	IOBUF_LVCMOS18_S_8
	LDCPE_1
	IOBUF_LVCMOS15_F_2
End time: 11:23:38 on Jul 13,2023, Elapsed time: 0:00:06
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:38 on Jul 13,2023
vlog -source -64 -sv -svinputport=relaxed -work unisims_ver -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module RFDAC
-- Compiling module RFADC
-- Compiling module GTM_DUAL
-- Compiling module URAM288E5
-- Compiling module URAM288E5_BASE
-- Compiling module GTME5_QUAD

Top level modules:
	HSADC
	HSDAC
	RFDAC
	RFADC
	GTM_DUAL
	URAM288E5
	URAM288E5_BASE
	GTME5_QUAD
End time: 11:23:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unisim)
==============================================================================

 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unimacro)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unimacro_ver /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:39 on Jul 13,2023
vlog -source -64 -work unimacro_ver -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf 
-- Compiling module BRAM_SDP_MACRO
-- Compiling module ADDMACC_MACRO
-- Compiling module MULT_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module MACC_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module BRAM_SINGLE_MACRO

Top level modules:
	BRAM_SDP_MACRO
	ADDMACC_MACRO
	MULT_MACRO
	COUNTER_TC_MACRO
	ADDSUB_MACRO
	BRAM_TDP_MACRO
	MACC_MACRO
	FIFO_DUALCLOCK_MACRO
	EQ_COMPARE_MACRO
	COUNTER_LOAD_MACRO
	FIFO_SYNC_MACRO
	BRAM_SINGLE_MACRO
End time: 11:23:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unifast)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unifast_ver /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unifast_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:39 on Jul 13,2023
vlog -source -64 -work unifast_ver -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf 
-- Compiling module DSP48E1
-- Compiling module PLLE2_ADV
-- Compiling module MMCME2_ADV

Top level modules:
	DSP48E1
	PLLE2_ADV
	MMCME2_ADV
End time: 11:23:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.58 % complete

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xpm)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xpm /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:40 on Jul 13,2023
vcom -64 -work xpm -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 11:23:40 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 0.77 % complete

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xpm)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xpm /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:40 on Jul 13,2023
vlog -sv -64 -work xpm -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm/.cxl.verilog.xpm.xpm.lin64.cmf 
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_axif
-- Compiling module xpm_fifo_axil
-- Compiling module xpm_fifo_axi_reg_slice
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_cdc_low_latency_handshake

Top level modules:
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
	xpm_fifo_axis
	xpm_fifo_axif
	xpm_fifo_axil
	xpm_fifo_tb
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_cdc_low_latency_handshake
End time: 11:23:40 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 0.96 % complete

Compiling verilog library 'xilinx_vip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xilinx_vip)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xilinx_vip /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xilinx_vip 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:41 on Jul 13,2023
vlog -sv -64 "+incdir+/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" -work xilinx_vip -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1145): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1166): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1187): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1195): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1226): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1254): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1306): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1339): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1354): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1367): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1380): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1393): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1406): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1419): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1432): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1445): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1458): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1471): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1484): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1703): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1714): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1725): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1736): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1747): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1758): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1769): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1780): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1791): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1802): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1813): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1999): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2014): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2027): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2040): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2085): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2096): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2107): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2224): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2322): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2478): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2630): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2721): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2862): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2888): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2933): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2955): No trigger event inferred in disable expression.
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 11:23:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 46

END_COMPILATION_MESSAGES(questasim:verilog:xilinx_vip)
==============================================================================


compile_simlib: 0 error(s), 46 warning(s), 1.15 % complete

Compiling cpp library 'common_cpp_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:cpp:common_cpp_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap common_cpp_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 
Modifying modelsim.ini
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find crti.o: No such file or directory
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lm
collect2: error: ld returned 1 exit status

END_COMPILATION_MESSAGES(questasim:cpp:common_cpp_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 1.35 % complete

Compiling systemc library 'xtlm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xtlm)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xtlm /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -DXTLM_DLL -O3 -work xtlm -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/.cxl.systemc.xtlm.xtlm.lin64.cmf 
Start time: 11:23:44 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_master_if.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_master_if.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_master_if.cxx: In member function 'xtlm::aximm_payload* xtlm::xtlm_aximm_master_if::get_payload(unsigned int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_master_if.cxx:115:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
     for(int i = 0; i < DATA_WIDTH_BYTES * burst_len; i++) {
                    ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_initiator_socket_util.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_initiator_socket_util.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_initiator_socket_util.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_initiator_socket_util.h: In constructor 'xtlm::xtlm_axis_initiator_socket_util::xtlm_axis_initiator_socket_util(sc_core::sc_module_name, xtlm::axis::granularity, int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_initiator_socket_util.h:110:30: warning: 'xtlm::xtlm_axis_initiator_socket_util::m_peq' will be initialized after [-Wreorder]
    xtlm_axis_protocol_types> m_peq;
                              ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_initiator_socket_util.cxx:154:12: warning:   base 'xtlm::xtlm_axis_initiator_base' [-Wreorder]
     width_p)
            ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_initiator_socket_util.cxx:148:1: warning:   when initialized here [-Wreorder]
 xtlm_axis_initiator_socket_util::xtlm_axis_initiator_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_target_socket_util.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx: In member function 'void xtlm::xtlm_axis_target_socket_util_imp::reset()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:87:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < m_payloads_to_upscale.size(); i++)
                   ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:91:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < m_pending_txs.size(); i++)
                   ~~^~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:95:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < m_pending_responses.size(); i++)
                   ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx: In member function 'bool xtlm::xtlm_axis_target_socket_util_imp::up_scale_and_transport(xtlm::axis_payload&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:212:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
    for (int i = 0; i < n_trans; i++)
                    ~~^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx: In member function 'bool xtlm::xtlm_axis_target_socket_util_imp::down_scale_and_transport(xtlm::axis_payload&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:308:20: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  for (int i = 0; i < no_of_beats; i++)
                  ~~^~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:323:9: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   if (i == (no_of_beats - 1))
       ~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:379:34: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   downscaled_trans->set_tlast((i == no_of_beats - 1) && trans.get_tlast());
                                ~~^~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_target_socket_util.h: In constructor 'xtlm::xtlm_axis_target_socket_util::xtlm_axis_target_socket_util(sc_core::sc_module_name, xtlm::axis::granularity, int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_target_socket_util.h:156:30: warning: 'xtlm::xtlm_axis_target_socket_util::m_peq' will be initialized after [-Wreorder]
    xtlm_axis_protocol_types> m_peq;
                              ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:392:17: warning:   base 'xtlm::xtlm_axis_target_base' [-Wreorder]
     width_hint_p)
                 ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_target_socket_util.cxx:387:1: warning:   when initialized here [-Wreorder]
 xtlm_axis_target_socket_util::xtlm_axis_target_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_rd_protocol_checker.h:48,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_rd_protocol_checker.cxx:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_wr_socket_util.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx: In constructor 'xtlm::xtlm_aximm_target_wr_socket_util::xtlm_aximm_target_wr_socket_util(sc_core::sc_module_name, xtlm::aximm::granularity, int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:130:25: warning: base 'xtlm::xtlm_aximm_target_base' will be initialized after [-Wreorder]
     "wr_socket", width_p)
                         ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:130:25: warning:   base 'sc_core::sc_module' [-Wreorder]
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:126:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_target_wr_socket_util::xtlm_aximm_target_wr_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_wr_socket_util.h:207:31: warning: 'xtlm::xtlm_aximm_target_wr_socket_util::m_peq' will be initialized after [-Wreorder]
    xtlm_aximm_protocol_types> m_peq;
                               ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_wr_socket_util.h:199:27: warning:   'xtlm::xtlm_aximm_target_socket xtlm::xtlm_aximm_target_wr_socket_util::wr_socket' [-Wreorder]
  xtlm_aximm_target_socket wr_socket;
                           ^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_wr_socket_util.cxx:126:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_target_wr_socket_util::xtlm_aximm_target_wr_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_axis_initiator_base.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_passthru_module.h:59,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_passthru_module.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_aximm_initiator_base.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_passthru_module.h:57,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_passthru_module.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_axis_mem_manager.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_slave_if.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_slave_if.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_slave_if.h:60,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_slave_if.cxx:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_axis_mem_manager.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_axis_master_if.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_master_if.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_master_if.cxx: In member function 'xtlm::axis_payload* xtlm::xtlm_axis_master_if::get_payload(unsigned int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_axis_master_if.cxx:86:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
     for(int i = 0; i < DATA_WIDTH_BYTES * num_beats; i++) {
                    ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_initiator_rd_socket_util.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_rd_socket_util.cxx:49:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_rd_socket_util.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:49:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx: In constructor 'xtlm::xtlm_aximm_target_rd_socket_util::xtlm_aximm_target_rd_socket_util(sc_core::sc_module_name, xtlm::aximm::granularity, int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:167:25: warning: base 'xtlm::xtlm_aximm_target_base' will be initialized after [-Wreorder]
     "rd_socket", width_p)
                         ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:167:25: warning:   base 'sc_core::sc_module' [-Wreorder]
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:163:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_target_rd_socket_util::xtlm_aximm_target_rd_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:49:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_rd_socket_util.h:195:31: warning: 'xtlm::xtlm_aximm_target_rd_socket_util::m_peq' will be initialized after [-Wreorder]
    xtlm_aximm_protocol_types> m_peq;
                               ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_target_rd_socket_util.h:187:27: warning:   'xtlm::xtlm_aximm_target_socket xtlm::xtlm_aximm_target_rd_socket_util::rd_socket' [-Wreorder]
  xtlm_aximm_target_socket rd_socket;
                           ^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_target_rd_socket_util.cxx:163:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_target_rd_socket_util::xtlm_aximm_target_rd_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_initiator_wr_socket_util.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx: In constructor 'xtlm::xtlm_aximm_initiator_wr_socket_util::xtlm_aximm_initiator_wr_socket_util(sc_core::sc_module_name, xtlm::aximm::granularity, int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:297:22: warning: base 'xtlm::xtlm_aximm_initiator_base' will be initialized after [-Wreorder]
     "wr_skt", width_p) {
                      ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:297:22: warning:   base 'sc_core::sc_module' [-Wreorder]
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:293:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_initiator_wr_socket_util::xtlm_aximm_initiator_wr_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_initiator_wr_socket_util.h:180:31: warning: 'xtlm::xtlm_aximm_initiator_wr_socket_util::m_peq' will be initialized after [-Wreorder]
    xtlm_aximm_protocol_types> m_peq;
                               ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_initiator_wr_socket_util.h:175:30: warning:   'xtlm::xtlm_aximm_initiator_socket xtlm::xtlm_aximm_initiator_wr_socket_util::wr_socket' [-Wreorder]
  xtlm_aximm_initiator_socket wr_socket;
                              ^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_initiator_wr_socket_util.cxx:293:1: warning:   when initialized here [-Wreorder]
 xtlm_aximm_initiator_wr_socket_util::xtlm_aximm_initiator_wr_socket_util(
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_tracer.h:48,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_tracer.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_tracer.cxx: In member function 'void xtlm::xtlm_aximm_tracer::trace(xtlm::aximm_payload&, tlm::tlm_phase&, sc_core::sc_time&, const char*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_tracer.cxx:104:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < trans.get_data_length(); i++)
                   ~~^~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_wr_protocol_checker.h:48,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_wr_protocol_checker.cxx:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xsc_sim_manager.h:54,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx:49:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx: In static member function 'static void xsc::utils::xsc_sim_manager::propogateParameterValues()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx:544:25: warning: variable 'valueFirst' set but not used [-Wunused-but-set-variable]
    xsc_sim_param_value* valueFirst = value;
                         ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx:566:25: warning: unused variable 'valueProp' [-Wunused-variable]
    xsc_sim_param_value* valueProp = value;
                         ^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx: In static member function 'static int xsc::utils::xsc_sim_manager::_getInstanceParameterInt(std::__cxx11::string, std::__cxx11::string)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xsc_sim_manager.cxx:637:9: warning: 'val' may be used uninitialized in this function [-Wmaybe-uninitialized]
     int val;
         ^~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_fifo.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_fifo.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_fifo.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_fifo.cxx:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_aximm_slave_if.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/utils/xtlm_aximm_slave_if.cxx:49:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_tlm2xtlm.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_adaptors/xaximm_tlm2xtlm.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_adaptors/xaximm_xtlm2tlm.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_adaptors/xaximm_xtlm2tlm.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/tlm_mem_manager.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_interfaces/tlm_mem_manager.cxx:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_aximm_mem_manager.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_interfaces/xtlm_aximm_mem_manager.cxx:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_interfaces/xtlm_axis_mem_manager.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_interfaces/xtlm_axis_mem_manager.cxx:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_monitor_socket.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_monitor_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_monitor_socket.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_monitor_socket.h: In constructor 'xtlm::xtlm_aximm_monitor_socket::xtlm_aximm_monitor_socket(const char*, int, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_monitor_socket.h:121:7: warning: 'xtlm::xtlm_aximm_monitor_socket::is_hier' will be initialized after [-Wreorder]
  bool is_hier;
       ^~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_monitor_socket.h:119:37: warning:   'xsc::common_cpp::report_handler xtlm::xtlm_aximm_monitor_socket::m_logger' [-Wreorder]
     xsc::common_cpp::report_handler m_logger;   //!< Log framework
                                     ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_monitor_socket.cxx:60:1: warning:   when initialized here [-Wreorder]
 xtlm::xtlm_aximm_monitor_socket::xtlm_aximm_monitor_socket(const char* name,
 ^~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_target_socket.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_target_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_target_socket.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx: In member function 'void xtlm::xtlm_aximm_target_socket::bind(xtlm::xtlm_aximm_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx:58:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx: In member function 'void xtlm::xtlm_aximm_target_socket::bind(xtlm::xtlm_aximm_simple_initiator_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx:70:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx: In member function 'void xtlm::xtlm_aximm_target_socket::bind(xtlm::xtlm_aximm_target_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx:82:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx: In member function 'void xtlm::xtlm_aximm_target_socket::bind(xtlm::xtlm_aximm_passthrough_target_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_target_socket.cxx:91:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.cxx: In member function 'void xtlm::xtlm_axis_passthrough_target_socket_tagged::bind(xtlm::xtlm_axis_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.cxx:57:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.cxx: In member function 'void xtlm::xtlm_axis_passthrough_target_socket_tagged::bind(xtlm::xtlm_axis_simple_initiator_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_passthrough_target_socket_tagged.cxx:66:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.cxx: In member function 'void xtlm::xtlm_aximm_passthrough_target_socket_tagged::bind(xtlm::xtlm_aximm_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.cxx:58:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.cxx: In member function 'void xtlm::xtlm_aximm_passthrough_target_socket_tagged::bind(xtlm::xtlm_aximm_simple_initiator_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_passthrough_target_socket_tagged.cxx:67:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_monitor_socket.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_monitor_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_monitor_socket.cxx:48:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_monitor_socket.h: In constructor 'xtlm::xtlm_axis_monitor_socket::xtlm_axis_monitor_socket(const char*, int, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_monitor_socket.h:122:7: warning: 'xtlm::xtlm_axis_monitor_socket::is_hier' will be initialized after [-Wreorder]
  bool is_hier;
       ^~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_monitor_socket.h:120:37: warning:   'xsc::common_cpp::report_handler xtlm::xtlm_axis_monitor_socket::m_logger' [-Wreorder]
     xsc::common_cpp::report_handler m_logger;
                                     ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_monitor_socket.cxx:60:1: warning:   when initialized here [-Wreorder]
 xtlm::xtlm_axis_monitor_socket::xtlm_axis_monitor_socket(const char* name,
 ^~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_initiator_socket.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_initiator_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_aximm_simple_initiator_socket_tagged::bind(xtlm::xtlm_aximm_target_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx:59:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_aximm_simple_initiator_socket_tagged::bind(xtlm::xtlm_aximm_passthrough_target_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx:68:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_aximm_simple_initiator_socket_tagged::bind(xtlm::xtlm_aximm_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_simple_initiator_socket_tagged.cxx:76:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_aximm_initiator_socket.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx: In member function 'void xtlm::xtlm_aximm_initiator_socket::bind(xtlm::xtlm_aximm_target_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx:57:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx: In member function 'void xtlm::xtlm_aximm_initiator_socket::bind(xtlm::xtlm_aximm_passthrough_target_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx:66:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx: In member function 'void xtlm::xtlm_aximm_initiator_socket::bind(xtlm::xtlm_aximm_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_aximm_initiator_socket.cxx:75:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/include/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_axis_simple_initiator_socket_tagged::bind(xtlm::xtlm_axis_target_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx:59:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_axis_simple_initiator_socket_tagged::bind(xtlm::xtlm_axis_passthrough_target_socket_tagged&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx:68:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx: In member function 'void xtlm::xtlm_axis_simple_initiator_socket_tagged::bind(xtlm::xtlm_axis_initiator_socket&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm/xtlm/src/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.cxx:76:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (m_width != s.get_bus_width()) {
      ~~~~~~~~^~~~~~~~~~~~~~~~~~~~
End time: 11:24:39 on Jul 13,2023, Elapsed time: 0:00:55
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xtlm 
Start time: 11:24:39 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/systemc.so failed.
End time: 11:24:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xtlm)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 1.54 % complete

Compiling systemc library 'xscl'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xscl)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xscl /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xscl 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work xscl -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xscl/.cxl.systemc.xscl.xscl.lin64.cmf 
Start time: 11:24:39 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:51:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp: In member function 'virtual void xsc::memory::b_transport(xtlm::aximm_payload&, sc_core::sc_time&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:355:12: warning: variable 'wrapByteIndex' set but not used [-Wunused-but-set-variable]
   unsigned wrapByteIndex = 0;  // byte index at which address wraps
            ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:51:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/memory.cpp:871:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory_if.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:52:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory_if.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:52:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/mmapStorageEngine.cpp:164:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory_if.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/include/memory_if.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:50:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xscl/xscl/src/support.cpp:186:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:24:48 on Jul 13,2023, Elapsed time: 0:00:09
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib xscl -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xscl 
Start time: 11:24:48 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xscl/systemc.so failed.
End time: 11:24:49 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xscl)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 1.73 % complete

Compiling systemc library 'emu_perf_common_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:emu_perf_common_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap emu_perf_common_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emu_perf_common_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work emu_perf_common_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emu_perf_common_v1_0/.cxl.systemc.emu_perf_common_v1_0.emu_perf_common_v1_0.lin64.cmf 
Start time: 11:24:49 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer_impl.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp: In member function 'void ns_tlm_mem_if_analyzer::tlm_mem_if_analyzer_impl::start_wr_txn(const xtlm::aximm_payload&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:137:14: warning: variable 't_mem_free' set but not used [-Wunused-but-set-variable]
    adr_range t_mem_free = std::make_pair(payload.get_address(),
              ^~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer_impl.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer_impl.cpp:470:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/perf_utils.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/perf_utils.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/perf_utils.cpp:70:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/emulation_profiler_core_base.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/emulation_profiler_core_base.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:2:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emulation_profiler_core_base.cpp:18:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer_impl.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer_impl.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/tlm_mem_if_analyzer.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/tlm_mem_if_analyzer.cpp:58:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/emulation_profiler_core_base.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:3:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/include/emulation_profiler_core_base.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:3:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/emu_perf_common/emu_perf_common_v1_0/src/emdiagcore.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:24:56 on Jul 13,2023, Elapsed time: 0:00:07
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib emu_perf_common_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work emu_perf_common_v1_0 
Start time: 11:24:56 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emu_perf_common_v1_0/systemc.so failed.
End time: 11:24:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:emu_perf_common_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 1.92 % complete

Compiling systemc library 'axi_tlm_ext_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:axi_tlm_ext_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_tlm_ext_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tlm_ext_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++14 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -work axi_tlm_ext_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tlm_ext_v1_0/.cxl.systemc.axi_tlm_ext_v1_0.axi_tlm_ext_v1_0.lin64.cmf 
Start time: 11:24:56 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/src/TlmExtDef.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/src/TlmExtDef.cxx:9:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/src/TlmExtDef.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/src/TlmExtDef.cxx:9:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
End time: 11:24:58 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axi_tlm_ext_v1_0 -work axi_tlm_ext_v1_0 
Start time: 11:24:58 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:24:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:axi_tlm_ext_v1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.12 % complete

Compiling systemc library 'axi_tg_sc_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:axi_tg_sc_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_tg_sc_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tg_sc_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tlm_ext_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -Wno-sign-compare -DSC_INCLUDE_DYNAMIC_PROCESSES -DNDEBUG -O3 -work axi_tg_sc_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tg_sc_v1_0/.cxl.systemc.axi_tg_sc_v1_0.axi_tg_sc_v1_0.lin64.cmf 
Start time: 11:24:58 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgMemory.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:9:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgMemory.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:9:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:9:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:9:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:10:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:10:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiTlm.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:10:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiTlm.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:10:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:10:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:10:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiXtlm.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:10:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiXtlm.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:10:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:9:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:9:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:3:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:3:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:9:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:9:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:10:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.h:12,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:10:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:25:38 on Jul 13,2023, Elapsed time: 0:00:40
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axi_tg_sc_v1_0 -lib axi_tlm_ext_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -lstdc++fs -work axi_tg_sc_v1_0 
Start time: 11:25:38 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tg_sc_v1_0/systemc.so failed.
End time: 11:25:39 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:axi_tg_sc_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 2.31 % complete

Compiling systemc library 'noc_sc_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:noc_sc_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_sc_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_sc_v1_0_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/systemc/protected/noc_v1_0_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -DBOOST_SYSTEM_NO_DEPRECATED -DNDEBUG -O3 -work noc_sc_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_sc_v1_0_0/.cxl.systemc.noc_sc_v1_0_0.noc_sc_v1_0_0.lin64.cmf 
Start time: 11:25:39 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCMasterUnitTlm.cxx:9:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCMasterUnitTlm.h:15:10: fatal error: NOCNppTypes.h: No such file or directory
 #include "NOCNppTypes.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCDbgScTrace.cxx:11:10: fatal error: NOCDbgTrace.h: No such file or directory
 #include "NOCDbgTrace.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCMasterUnitXtlm.cxx:10:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCPktTransportTypes.h:13:10: fatal error: NOCPktTypes.h: No such file or directory
 #include "NOCPktTypes.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreXtlm.h:14:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCDdrMcXtlm.cxx:10:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreTlmBase.h:18:10: fatal error: NOCFlatAssembly.h: No such file or directory
 #include "NOCFlatAssembly.h"
          ^~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCSlaveUnitTlm.cxx:9:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCSlaveUnitTlm.h:16:10: fatal error: NOCNppTypes.h: No such file or directory
 #include "NOCNppTypes.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreTlm.h:14:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCCoreTlm.cxx:10:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreTlmBase.h:18:10: fatal error: NOCFlatAssembly.h: No such file or directory
 #include "NOCFlatAssembly.h"
          ^~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreXtlm.h:14:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCCoreXtlm.cxx:10:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreTlmBase.h:18:10: fatal error: NOCFlatAssembly.h: No such file or directory
 #include "NOCFlatAssembly.h"
          ^~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCDDRTlm.cxx:9:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCDDRTlm.h:17:10: fatal error: NOCNppTypes.h: No such file or directory
 #include "NOCNppTypes.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCPktTransportTypes.cxx:15:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCPktTransportTypes.h:13:10: fatal error: NOCPktTypes.h: No such file or directory
 #include "NOCPktTypes.h"
          ^~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreXtlm.h:14:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/src/NOCSlaveUnitXtlm.cxx:10:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/noc_sc/noc_sc_v1_0_0/include/NOCCoreTlmBase.h:18:10: fatal error: NOCFlatAssembly.h: No such file or directory
 #include "NOCFlatAssembly.h"
          ^~~~~~~~~~~~~~~~~~~
compilation terminated.
** Error: (sccom-6142) Compilation failed.
End time: 11:25:40 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:noc_sc_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 2.50 % complete

Compiling c library 'remote_port_c_v4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:c:remote_port_c_v4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap remote_port_c_v4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4 
Modifying modelsim.ini
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_c/remote_port_c_v4/src/remote_port_proto.c:82:21: warning: 'rp_opt_map' defined but not used [-Wunused-const-variable=]
 static const size_t rp_opt_map[] = {
                     ^~~~~~~~~~
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find crti.o: No such file or directory
collect2: error: ld returned 1 exit status

END_COMPILATION_MESSAGES(questasim:c:remote_port_c_v4)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 2.69 % complete

Compiling systemc library 'remote_port_sc_v4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:remote_port_sc_v4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap remote_port_sc_v4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -std=c++11 -DREMOTEPORT_SC_DLL -O3 -work remote_port_sc_v4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/.cxl.systemc.remote_port_sc_v4.remote_port_sc_v4.lin64.cmf 
Start time: 11:25:42 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm.cpp:32:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm.cpp: In function 'void remote_port_ns::print_time()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm.cpp:129:18: warning: unused variable 'ms' [-Wunused-variable]
         long int ms = tp.tv_sec * 1000 + tp.tv_usec / 1000;
                  ^~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm.cpp: In member function 'bool remoteport_tlm::rp_process(bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm.cpp:401:13: warning: unused variable 'r' [-Wunused-variable]
     ssize_t r;
             ^
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_wires.cpp:32:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:32:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp: In member function 'virtual void remoteport_tlm_memory_slave::b_transport(tlm::tlm_generic_payload&, sc_core::sc_time&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:194:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:205:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:265:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:274:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_slave.cpp:146:10: warning: unused variable 'resp_ready' [-Wunused-variable]
     bool resp_ready;
          ^~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:32:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp: In member function 'sc_core::sc_time remoteport_tlm_memory_master::rp_bus_access(rp_pkt&, bool, tlm::tlm_command, unsigned char*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:93:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:104:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:142:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:141:17: warning: unused variable 'leng' [-Wunused-variable]
             int leng = tr.get_data_length();
                 ^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:154:27: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
             for(int i=0; i<len; i++){
                          ~^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:153:17: warning: unused variable 'leng' [-Wunused-variable]
             int leng = tr.get_data_length();
                 ^~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp: In member function 'void remoteport_tlm_memory_master::dummy_b_transport(tlm::tlm_generic_payload&, sc_core::sc_time&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src/remote_port_tlm_memory_master.cpp:228:18: warning: unused variable 'addr' [-Wunused-variable]
     unsigned int addr = trans.get_address();
                  ^~~~
End time: 11:25:49 on Jul 13,2023, Elapsed time: 0:00:07
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib remote_port_sc_v4 -v -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4 -lremote_port_c_v4 -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work remote_port_sc_v4 
Start time: 11:25:49 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

Using built-in specs.
COLLECT_GCC=/tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++
COLLECT_LTO_WRAPPER=/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/lto-wrapper
Target: x86_64-pc-linux-gnu
Configured with: ../gcc-7.4.0/configure --prefix=/u/prod_dev/gnu/gcc/20190523/tmp.install.gcc.linux_x86_64/gcc-7.4.0-linux_x86_64 --with-local-prefix=/u/prod_dev/gnu/gcc/20190523/tmp.install.gcc.linux_x86_64/gcc-7.4.0-linux_x86_64 --disable-gnu-unique-object --disable-nls --enable-languages=c,c++ --with-gnu-as --with-as=/u/prod_dev/gnu/gcc/20190523/tmp.build.gcc.linux_x86_64/binutils-2.31.1-linux_x86_64/bin/as --with-gnu-ld --with-ld=/u/prod_dev/gnu/gcc/20190523/tmp.build.gcc.linux_x86_64/binutils-2.31.1-linux_x86_64/bin/ld
Thread model: posix
gcc version 7.4.0 (GCC) 
COMPILER_PATH=/usr/lib/x86_64-linux-gnu/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/../../../../lib64/:/lib/../lib64/:/usr/lib/../lib64/:/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/../../../:/lib/:/usr/lib/
COLLECT_GCC_OPTIONS='-v' '-L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4' '-L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0' '-shared' '-o' '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/systemc.so' '-L/tools/questasim/linux_x86_64' '-B' '/usr/lib/x86_64-linux-gnu' '-shared-libgcc' '-mtune=generic' '-march=x86-64'
 /tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/collect2 -plugin /tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/liblto_plugin.so -plugin-opt=/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/lto-wrapper -plugin-opt=-fresolution=/tmp/ccNKhJZ4.res -plugin-opt=-pass-through=-lgcc_s -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc_s --eh-frame-hdr -m elf_x86_64 -shared -o /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/systemc.so /usr/lib/x86_64-linux-gnu/crti.o /tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/crtbeginS.o -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4 -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -L/tools/questasim/linux_x86_64 -L/usr/lib/x86_64-linux-gnu -L/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0 -L/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc -L/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/../../../../lib64 -L/lib/../lib64 -L/usr/lib/../lib64 -L/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/../../.. -lremote_port_c_v4 -lcommon_cpp_v1_0 -E -R /tools/questasim/linux_x86_64 --allow-shlib-undefined /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/remote_port_tlm.o /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/remote_port_tlm_memory_master.o /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/remote_port_tlm_memory_slave.o /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/_sc/linux_x86_64_gcc-7.4.0/remote_port_tlm_wires.o -lstdc++ -lm -lgcc_s -lc -lgcc_s /tools/questasim/gcc-7.4.0-linux_x86_64/bin/../lib/gcc/x86_64-pc-linux-gnu/7.4.0/crtendS.o /usr/lib/x86_64-linux-gnu/crtn.o
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lremote_port_c_v4
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/systemc.so failed.
End time: 11:25:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:remote_port_sc_v4)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 2.88 % complete

Compiling systemc library 'pl_fileio_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:pl_fileio_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pl_fileio_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -O3 -work pl_fileio_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0/.cxl.systemc.pl_fileio_v1_0_0.pl_fileio_v1_0_0.lin64.cmf 
Start time: 11:25:49 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp: In constructor 'PacketizedStreamToME::PacketizedStreamToME(sc_core::sc_module_name, int, char**)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp:28:19: warning: 'PacketizedStreamToME::in_32bit' will be initialized after [-Wreorder]
    ME_to_PL_32bit in_32bit;
                   ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp:25:19: warning:   'PL_to_ME_64bit PacketizedStreamToME::out_64bit' [-Wreorder]
    PL_to_ME_64bit out_64bit;
                   ^~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer.cpp:34:1: warning:   when initialized here [-Wreorder]
 PacketizedStreamToME::PacketizedStreamToME(sc_module_name nm, int argc, char *argv[])
 ^~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer_128bit.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_packetizer_128bit.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:7:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h: In function 'bool xilinx::filesystem::is_directory(const char*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h:14:29: warning: this 'if' clause does not guard... [-Wmisleading-indentation]
             struct stat sb; if (stat(dirPath, &sb) == 0 && S_ISDIR(sb.st_mode))
                             ^~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h:15:30: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'if'
                 return true; return false;
                              ^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = double; SignedType = double]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:175:34:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = float; SignedType = float]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:184:32:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = int; SignedType = int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:186:41:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = unsigned int; SignedType = unsigned int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:188:45:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = short int; SignedType = short int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:193:45:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp: In instantiation of 'void FileStreamFromME::gen_file() [with OutputType = short unsigned int; SignedType = short unsigned int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:195:49:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:63:96: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << "0x" << std::setfill('0') << std::setw(dataWidth/4) << std::hex << *((OutputType*)&temp) << " ";
                                                                                                ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver.cpp:65:29: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
               outputFile << *((OutputType*)&temp) << " ";
                             ^~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:6:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h: In function 'bool xilinx::filesystem::is_directory(const char*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h:14:29: warning: this 'if' clause does not guard... [-Wmisleading-indentation]
             struct stat sb; if (stat(dirPath, &sb) == 0 && S_ISDIR(sb.st_mode))
                             ^~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/file_system.h:15:30: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'if'
                 return true; return false;
                              ^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = double; SignedType = double]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:209:32:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = float; SignedType = float]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:218:30:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = int; SignedType = int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:220:39:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = unsigned int; SignedType = unsigned int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:222:43:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = short int; SignedType = short int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:227:43:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp: In instantiation of 'void FileStreamFromME128::gen_file() [with OutputType = short unsigned int; SignedType = short unsigned int]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:229:47:   required from here
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:87:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_receiver_128bit.cpp:101:25: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
           outputFile << *((OutputType*)&temp) << " ";
                         ^~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp: In member function 'void FileStreamToME::main_action()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp:141:60: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
                     while (iss >> *((double*)&buffer[index]))
                                                            ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp:148:59: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
                     while (iss >> *((float*)&buffer[index]))
                                                           ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender.cpp:158:72: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
                     while (iss >> *((unsigned long long*)&buffer[index]))
                                                                        ^
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp:2:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp: In member function 'void FileStreamToME128::main_action()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp:146:53: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
              while (iss >> *((double*)&buffer[index]))
                                                     ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp:153:52: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
              while (iss >> *((float*)&buffer[index]))
                                                    ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/pl_sender_128bit.cpp:163:65: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]
              while (iss >> *((unsigned long long*)&buffer[index]))
                                                                 ^
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include/uint128.h:54,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/src/uint128.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
End time: 11:26:02 on Jul 13,2023, Elapsed time: 0:00:13
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib pl_fileio_v1_0_0 -work pl_fileio_v1_0_0 
Start time: 11:26:02 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:26:02 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:pl_fileio_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.08 % complete

Compiling systemc library 'xtlm_simple_interconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xtlm_simple_interconnect_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xtlm_simple_interconnect_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work xtlm_simple_interconnect_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/.cxl.systemc.xtlm_simple_interconnect_v1_0.xtlm_simple_interconnect_v1_0.lin64.cmf 
Start time: 11:26:02 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/include/xtlm_simple_interconnect_model.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/include/xtlm_simple_interconnect_model.h:53,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp: In member function 'unsigned int xsc::xtlm_simple_interconnect_model_impl::transport_dbg(xtlm::aximm_payload&, uint32_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:363:21: warning: variable 't' set but not used [-Wunused-but-set-variable]
    sc_core::sc_time t = SC_ZERO_TIME;
                     ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:333:20: warning: variable 't' set but not used [-Wunused-but-set-variable]
   sc_core::sc_time t = SC_ZERO_TIME;
                    ^
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:26:11 on Jul 13,2023, Elapsed time: 0:00:09
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib xtlm_simple_interconnect_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xtlm_simple_interconnect_v1_0 
Start time: 11:26:11 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/systemc.so failed.
End time: 11:26:12 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xtlm_simple_interconnect_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 3.27 % complete

Compiling cpp library 'debug_tcp_server_v1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:cpp:debug_tcp_server_v1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap debug_tcp_server_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/debug_tcp_server_v1 
Modifying modelsim.ini
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:54:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/include/RdWrTCPSocket.h: In constructor 'RdWrTCPSocket::RdWrTCPSocket(short unsigned int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/include/RdWrTCPSocket.h:155:8: warning: 'RdWrTCPSocket::WrDataToSlave' will be initialized after [-Wreorder]
  char *WrDataToSlave;
        ^~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/include/RdWrTCPSocket.h:147:19: warning:   'addrinfo* RdWrTCPSocket::res' [-Wreorder]
  struct addrinfo *res;
                   ^~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:65:1: warning:   when initialized here [-Wreorder]
 RdWrTCPSocket::RdWrTCPSocket(unsigned short int tcp_port) :
 ^~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:54:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/include/RdWrTCPSocket.h:150:6: warning: 'RdWrTCPSocket::newfd' will be initialized after [-Wreorder]
  int newfd;
      ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/include/RdWrTCPSocket.h:148:6: warning:   'int RdWrTCPSocket::sockfd' [-Wreorder]
  int sockfd;
      ^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:65:1: warning:   when initialized here [-Wreorder]
 RdWrTCPSocket::RdWrTCPSocket(unsigned short int tcp_port) :
 ^~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp: In member function 'void RdWrTCPSocket::DataTransfer()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:329:24: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
      for (int i = 0; i < (request.DataLength); i++) {
                      ~~^~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp: In member function 'void RdWrTCPSocket::setMembers(const std::vector<std::__cxx11::basic_string<char> >&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:444:29: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
    for (int i = 0, j = 0; i < (CmdElems[2].length() );
                           ~~^~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:473:17: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
     if ((i + 1) < (CmdElems[2].length())) {
         ~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/debug_tcp_server/debug_tcp_server_v1/src/RdWrTCPSocket.cpp:442:16: warning: unused variable 'StartWrData' [-Wunused-variable]
    const char *StartWrData = CmdElems[2].c_str();
                ^~~~~~~~~~~
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find crti.o: No such file or directory
/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lm
collect2: error: ld returned 1 exit status

END_COMPILATION_MESSAGES(questasim:cpp:debug_tcp_server_v1)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 3.46 % complete

Compiling systemc library 'rwd_tlmmodel_v1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:rwd_tlmmodel_v1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rwd_tlmmodel_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rwd_tlmmodel_v1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/debug_tcp_server_v1/include/ -Wall -fPIC -fPIC -std=c++11 -DRWD_TLMMODEL_SC_DLL -O3 -work rwd_tlmmodel_v1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rwd_tlmmodel_v1/.cxl.systemc.rwd_tlmmodel_v1.rwd_tlmmodel_v1.lin64.cmf 
Start time: 11:26:13 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/include/rwd_tlmmodel.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp: In member function 'virtual void rwd_tlmmodel::requestProcess_cb(rwd_packet&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp:212:4: warning: this 'while' clause does not guard... [-Wmisleading-indentation]
    while(!m_impl->tx_done);
    ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp:213:4: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'while'
    {
    ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp: In member function 'void rwd_tlmmodel::run_sc_thread()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp:282:28: warning: unused variable 'data_ptr' [-Wunused-variable]
             unsigned char* data_ptr = pay->get_data_ptr();
                            ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp: In member function 'void rwd_tlmmodel_impl::display_packet(const rwd_packet&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_tlmmodel.cpp:330:23: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
         for(int i=0; i<pkt.DataLength; i++){
                      ~^~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/include/rwd_tlmmodel.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/src/rwd_interface.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
End time: 11:26:15 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib rwd_tlmmodel_v1 -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/debug_tcp_server_v1 -ldebug_tcp_server_v1 -work rwd_tlmmodel_v1 
Start time: 11:26:15 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -ldebug_tcp_server_v1
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rwd_tlmmodel_v1/systemc.so failed.
End time: 11:26:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:rwd_tlmmodel_v1)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 3.65 % complete

Compiling cpp library 'common_rpc_v1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:cpp:common_rpc_v1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap common_rpc_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1 
Modifying modelsim.ini
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/src/rpc_messages.pb.cpp:4:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/include/rpc_messages.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/src/xaxi_profiler.cpp:54:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/include/xaxi_profiler.h:53:10: fatal error: google/protobuf/message_lite.h: No such file or directory
 #include <google/protobuf/message_lite.h>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/include/xaxi_profiler_instmgr.h:55:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/src/xaxi_profiler_instmgr.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/common_rpc/common_rpc_v1/include/xaxi_profiler.h:53:10: fatal error: google/protobuf/message_lite.h: No such file or directory
 #include <google/protobuf/message_lite.h>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.

END_COMPILATION_MESSAGES(questasim:cpp:common_rpc_v1)
==============================================================================


compile_simlib: 3 error(s), 0 warning(s), 3.85 % complete

Compiling cpp library 'sim_xdma_cpp_v1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:cpp:sim_xdma_cpp_v1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_xdma_cpp_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_cpp_v1 
Modifying modelsim.ini
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/xaxi_profiler_instmgr.h:55:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_cpp/sim_xdma_cpp_v1/src/xcl_api_resp.cxx:45:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/xaxi_profiler.h:53:10: fatal error: google/protobuf/message_lite.h: No such file or directory
 #include <google/protobuf/message_lite.h>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_cpp/sim_xdma_cpp_v1/src/sim_xdma_helper.cxx:49:0:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/rpc_messages.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_cpp/sim_xdma_cpp_v1/src/xcl_api.cxx: In function 'void xclAllocDeviceBufferStandalone(uint64_t, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_cpp/sim_xdma_cpp_v1/src/xcl_api.cxx:111:15: warning: unused variable 'uSize' [-Wunused-variable]
  unsigned int uSize = size;
               ^~~~~

END_COMPILATION_MESSAGES(questasim:cpp:sim_xdma_cpp_v1)
==============================================================================


compile_simlib: 2 error(s), 0 warning(s), 4.04 % complete

Compiling systemc library 'sim_xdma_sc_v1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:sim_xdma_sc_v1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_xdma_sc_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_sc_v1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_cpp_v1/include -Wall -fPIC -Wall -fPIC -O3 -DNDEBUG -work sim_xdma_sc_v1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_sc_v1/.cxl.systemc.sim_xdma_sc_v1.sim_xdma_sc_v1.lin64.cmf 
Start time: 11:26:22 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::methodProcessWrCommand(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:457:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < transactionSize; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:462:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < transactionSize; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:428:9: warning: variable 'ret' set but not used [-Wunused-but-set-variable]
  size_t ret = size;
         ^~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::send_dbg_transport_rd_call(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:585:17: warning: variable 'phase' set but not used [-Wunused-but-set-variable]
  tlm::tlm_phase phase = xtlm::BEGIN_RADDR;
                 ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::send_dbg_transport_wr_call(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:636:17: warning: variable 'phase' set but not used [-Wunused-but-set-variable]
  tlm::tlm_phase phase = xtlm::BEGIN_WDATA_LAST;
                 ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:638:21: warning: unused variable 'status' [-Wunused-variable]
  tlm::tlm_sync_enum status;
                     ^~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:26:26 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib sim_xdma_sc_v1 -work sim_xdma_sc_v1 
Start time: 11:26:26 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:26:26 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:sim_xdma_sc_v1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.23 % complete

Compiling cpp library 'sim_qdma_cpp_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:cpp:sim_qdma_cpp_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_qdma_cpp_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_cpp_v1_0 
Modifying modelsim.ini
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/xaxi_profiler_instmgr.h:55:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_cpp/sim_qdma_cpp_v1_0/src/xcl_api_resp.cxx:45:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/xaxi_profiler.h:53:10: fatal error: google/protobuf/message_lite.h: No such file or directory
 #include <google/protobuf/message_lite.h>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_cpp/sim_qdma_cpp_v1_0/src/xcl_api.cxx: In function 'void xclAllocDeviceBufferStandalone(uint64_t, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_cpp/sim_qdma_cpp_v1_0/src/xcl_api.cxx:129:16: warning: unused variable 'uSize' [-Wunused-variable]
   unsigned int uSize = size;
                ^~~~~

END_COMPILATION_MESSAGES(questasim:cpp:sim_qdma_cpp_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 4.42 % complete

Compiling systemc library 'sim_qdma_sc_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:sim_qdma_sc_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_qdma_sc_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_sc_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/ext/protobuf/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -O3 -DNDEBUG -work sim_qdma_sc_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_sc_v1_0/.cxl.systemc.sim_qdma_sc_v1_0.sim_qdma_sc_v1_0.lin64.cmf 
Start time: 11:26:27 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/include/sim_qdma_core.h:21:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/src/sim_qdma_helper.cxx:40:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/rpc_messages.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/include/sim_qdma_core.h:21:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/src/sim_qdma_core.cpp:2:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/rpc_messages.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/include/sim_qdma_core.h:21:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/include/sim_qdma.h:15,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_qdma_sc/sim_qdma_sc_v1_0/src/sim_qdma.cpp:2:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include/rpc_messages.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
** Error: (sccom-6142) Compilation failed.
End time: 11:26:29 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:sim_qdma_sc_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 4.62 % complete

Compiling systemc library 'xtlm_trace_model_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xtlm_trace_model_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xtlm_trace_model_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_trace_model_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work xtlm_trace_model_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_trace_model_v1_0/.cxl.systemc.xtlm_trace_model_v1_0.xtlm_trace_model_v1_0.lin64.cmf 
Start time: 11:26:29 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/include/xtlm_trace_model.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/include/xtlm_trace_model.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_model.cpp:73:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_imp.cpp:77:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.h:48,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp: In member function 'void xtlm::xtlm_trace_aximm::trace(xtlm::aximm_payload&, tlm::tlm_phase&, sc_core::sc_time&, const char*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:103:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < trans.get_data_length(); i++)
                   ~~^~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.h:48,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_trace_model/xtlm_trace_model_v1_0/src/xtlm_trace_aximm.cpp:144:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:26:34 on Jul 13,2023, Elapsed time: 0:00:05
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib xtlm_trace_model_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xtlm_trace_model_v1_0 
Start time: 11:26:34 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_trace_model_v1_0/systemc.so failed.
End time: 11:26:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xtlm_trace_model_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 4.81 % complete

Compiling systemc library 'aie_xtlm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:aie_xtlm_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap aie_xtlm_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aie_xtlm_v1_0_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -DBOOST_SYSTEM_NO_DEPRECATED -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/systemc/protected/aie_cluster_v1_0_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-sign-compare -Wno-deprecated-declarations -DUSE_FST -DNO_TCL -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work aie_xtlm_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aie_xtlm_v1_0_0/.cxl.systemc.aie_xtlm_v1_0_0.aie_xtlm_v1_0_0.lin64.cmf 
Start time: 11:26:34 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logical.cpp:51:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_xtlm.h:54:10: fatal error: me_axi_stream.h: No such file or directory
 #include "me_axi_stream.h"
          ^~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:50:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_config.cpp:536:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/math_engine_globals.cpp:61:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_logger.h:55,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:2:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:3:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/file_system.h: In function 'bool xilinx::filesystem::is_directory(const char*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/file_system.h:14:29: warning: this 'if' clause does not guard... [-Wmisleading-indentation]
             struct stat sb; if (stat(dirPath, &sb) == 0 && S_ISDIR(sb.st_mode))
                             ^~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/file_system.h:15:30: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'if'
                 return true; return false;
                              ^~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_logger.h:55,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:2:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_logger.cpp:72:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_axis_bridges.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp: In member function 'virtual tlm::tlm_sync_enum xsc::aie::pl2aie_128_64_bridge::nb_transport_fw(xtlm::axis_payload&, tlm::tlm_phase&, sc_core::sc_time&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:91:24: warning: unused variable 'data_len' [-Wunused-variable]
         unsigned int   data_len[2];
                        ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:140:22: warning: unused variable 'data_len64' [-Wunused-variable]
         unsigned int data_len64 = 8;
                      ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp: In member function 'virtual tlm::tlm_sync_enum xsc::aie::pl2aie_64_64_bridge::nb_transport_fw(xtlm::axis_payload&, tlm::tlm_phase&, sc_core::sc_time&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:369:22: warning: unused variable 'data_len' [-Wunused-variable]
        unsigned int  data_len;
                      ^~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:397:21: warning: unused variable 'data_len64' [-Wunused-variable]
        unsigned int data_len64 = 8; //Send always 8 bytes, the AIE models ignores invalid bytes depending on tkeep value
                     ^~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_sockets/xtlm_axis_simple_initiator_socket_tagged.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_axis_bridges.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_axis_bridges.cpp:653:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:54:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:54:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:155:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_shim_sol_parser.cpp:50:0:
/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0/boost/range/algorithm/remove_if.hpp: At global scope:
/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0/boost/range/algorithm/remove_if.hpp:32:1: warning: mangled name for 'typename boost::range_iterator<C>::type boost::range::remove_if(ForwardRange&, UnaryPredicate) [with ForwardRange = std::__cxx11::basic_string<char>; UnaryPredicate = int (*)(int) throw ()]' will change in C++17 because the exception specification is part of a function type [-Wnoexcept-type]
 remove_if(ForwardRange& rng, UnaryPredicate pred)
 ^~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/src/aie_xtlm.cpp:57:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_xtlm/aie_xtlm_v1_0_0/include/aie_xtlm.h:54:10: fatal error: me_axi_stream.h: No such file or directory
 #include "me_axi_stream.h"
          ^~~~~~~~~~~~~~~~~
compilation terminated.
** Error: (sccom-6142) Compilation failed.
End time: 11:26:44 on Jul 13,2023, Elapsed time: 0:00:10
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:aie_xtlm_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.00 % complete

Compiling systemc library 'sim_ddr_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:sim_ddr_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_ddr_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_ddr_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/ext/protobuf/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xscl/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -work sim_ddr_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_ddr_v1_0/.cxl.systemc.sim_ddr_v1_0.sim_ddr_v1_0.lin64.cmf 
Start time: 11:26:45 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/ddr3_fmodel_base.h:63,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx: In member function 'void ddr3_fmodel_base::write_strb(uint64_t, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx:243:35: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
         for (int i = startIndex; i<= endIndex; i++) {
                                  ~^~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx: In member function 'void ddr3_fmodel_base::check_strb(uint64_t, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx:321:31: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
     for(int i=startIndex+1; i < endIndex; i++) {
                             ~~^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_base.cxx:366:33: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
       for (int i = startIndex; i<= endIndex; i++) {
                                ~^~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/ddr3_fmodel_base.h:63,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/ddr3_axi_ram_fmodel.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx: In member function 'virtual unsigned int ddr3_axi_ram_fmodel::writeDevMem(uint64_t, void*, unsigned int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx:137:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < size; i++) {
                   ~~^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx: In member function 'virtual unsigned char* ddr3_axi_ram_fmodel::get_page(uint64_t, std::__cxx11::string&, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx:219:11: warning: unused variable 'pFile' [-Wunused-variable]
     FILE* pFile = NULL;
           ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_axi_ram_fmodel.cxx:269:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/ddr3_fmodel_base.h:63,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/ddr3_fmodel_shared_memory.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx: In member function 'virtual unsigned int ddr3_fmodel_shared_memory::writeDevMem(uint64_t, void*, unsigned int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx:141:26: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
         for(int i = 0; i < size;i++){
                        ~~^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx: In member function 'virtual unsigned int ddr3_fmodel_shared_memory::readDevMem(uint64_t, void*, unsigned int, bool)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx:194:26: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
         for(int i = 0; i < size;i++){
                        ~~^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx: In member function 'virtual bool ddr3_fmodel_shared_memory::copyBO(uint64_t, std::__cxx11::string, uint64_t, uint64_t, uint64_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/ddr3_fmodel_shared_memory.cxx:250:12: warning: unused variable 'read_bytes' [-Wunused-variable]
   uint64_t read_bytes = 0;
            ^~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/axi_app_xtlm.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/axi_app_xtlm.cpp:49:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/axi_app_xtlm.cpp: In member function 'void xsc::sim_ddr_v1_0::axi_app_xtlm::process_read()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/axi_app_xtlm.cpp:321:27: warning: suggest parentheses around '-' inside '>>' [-Wparentheses]
  addr = (addr >> C_AXSIZE - 3) & P_MC_BURST_MASK;
                  ~~~~~~~~~^~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/axi_app_xtlm.cpp: In member function 'void xsc::sim_ddr_v1_0::axi_app_xtlm::process_write()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/axi_app_xtlm.cpp:417:27: warning: suggest parentheses around '-' inside '>>' [-Wparentheses]
  addr = (addr >> C_AXSIZE - 3) & P_MC_BURST_MASK;
                  ~~~~~~~~~^~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/app_ddrx_xtlm.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/sim_ddrx.h:6,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/sim_ddrx.cpp:1:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:55:0: warning: "SC_INCLUDE_DYNAMIC_PROCESSES" redefined
 #define SC_INCLUDE_DYNAMIC_PROCESSES
 
<command-line>:0:0: note: this is the location of the previous definition
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/sim_ddrx.h:4,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/sim_ddrx.cpp:1:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/app_ddrx_xtlm.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/sim_ddrx.h:6,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/sim_ddrx.cpp:1:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h: In constructor 'fsm_model::fsm_model(xsc::common_cpp::properties, xsc::common_cpp::report_handler*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:218:13: warning: unused variable 'curr_state' [-Wunused-variable]
   fsm_state curr_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:219:13: warning: unused variable 'prev_state' [-Wunused-variable]
   fsm_state prev_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:220:13: warning: unused variable 'next_state' [-Wunused-variable]
   fsm_state next_state = idle;
             ^~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/app_ddrx_xtlm.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:47:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:55:0: warning: "SC_INCLUDE_DYNAMIC_PROCESSES" redefined
 #define SC_INCLUDE_DYNAMIC_PROCESSES
 
<command-line>:0:0: note: this is the location of the previous definition
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/app_ddrx_xtlm.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/app_ddrx_xtlm.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:47:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h: In constructor 'fsm_model::fsm_model(xsc::common_cpp::properties, xsc::common_cpp::report_handler*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:218:13: warning: unused variable 'curr_state' [-Wunused-variable]
   fsm_state curr_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:219:13: warning: unused variable 'prev_state' [-Wunused-variable]
   fsm_state prev_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:220:13: warning: unused variable 'next_state' [-Wunused-variable]
   fsm_state next_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp: In member function 'unsigned int xsc::sim_ddr_v1_0::app_ddrx_xtlm::cal_write_latency(xtlm::aximm_payload&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:380:15: warning: unused variable 'data_width' [-Wunused-variable]
  unsigned int data_width = 72;
               ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:381:15: warning: unused variable 'burst_length' [-Wunused-variable]
  unsigned int burst_length = 8;
               ^~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp: In member function 'unsigned int xsc::sim_ddr_v1_0::app_ddrx_xtlm::cal_read_latency(xtlm::aximm_payload&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:429:15: warning: unused variable 'data_width' [-Wunused-variable]
  unsigned int data_width = 72;
               ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:430:15: warning: unused variable 'burst_length' [-Wunused-variable]
  unsigned int burst_length = 8;
               ^~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp: In member function 'void xsc::sim_ddr_v1_0::app_ddrx_xtlm::spendtx_delay()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:577:23: warning: unused variable 'status' [-Wunused-variable]
    tlm::tlm_sync_enum status = (*wr_skt)->nb_transport_bw(*trans,
                       ^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:604:23: warning: unused variable 'status' [-Wunused-variable]
    tlm::tlm_sync_enum status = (*rd_skt)->nb_transport_bw(*trans,
                       ^~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp: In member function 'void xsc::sim_ddr_v1_0::app_ddrx_xtlm::spendcmd2cmd_delay()':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/app_ddrx_xtlm.cpp:532:38: warning: 'fsm_latency' may be used uninitialized in this function [-Wmaybe-uninitialized]
  tx_latency_event.notify(fsm_latency * ddr_timeperiod);
                          ~~~~~~~~~~~~^~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/fsm_model.cpp:47:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:55:0: warning: "SC_INCLUDE_DYNAMIC_PROCESSES" redefined
 #define SC_INCLUDE_DYNAMIC_PROCESSES
 
<command-line>:0:0: note: this is the location of the previous definition
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/fsm_model.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/fsm_model.cpp:47:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h: In constructor 'fsm_model::fsm_model(xsc::common_cpp::properties, xsc::common_cpp::report_handler*)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:218:13: warning: unused variable 'curr_state' [-Wunused-variable]
   fsm_state curr_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:219:13: warning: unused variable 'prev_state' [-Wunused-variable]
   fsm_state prev_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/include/fsm_model.h:220:13: warning: unused variable 'next_state' [-Wunused-variable]
   fsm_state next_state = idle;
             ^~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/fsm_model.cpp: In member function 'bool fsm_model::activate_bank(int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0/src/fsm_model.cpp:742:23: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   if (active_banks[k] == ((unsigned int) (-1))) {
       ~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
End time: 11:26:59 on Jul 13,2023, Elapsed time: 0:00:14
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib sim_ddr_v1_0 -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -lib xtlm -lib xscl -work sim_ddr_v1_0 
Start time: 11:26:59 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_ddr_v1_0/systemc.so failed.
End time: 11:26:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:sim_ddr_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.19 % complete

Compiling systemc library 'xtlm_ipc_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xtlm_ipc_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xtlm_ipc_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/ext/protobuf/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -O3 -work xtlm_ipc_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/.cxl.systemc.xtlm_ipc_v1_0.xtlm_ipc_v1_0.lin64.cmf 
Start time: 11:27:00 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/thread_safe_event.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc_port.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp:55:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/thread_safe_event.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc_port.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp:55:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp: In member function 'bool xsc::ipc_port::read_data(unsigned char*, unsigned int&)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp:94:46: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  } while ((sampled_len > 0) && (received_len < requested_len));
                                 ~~~~~~~~~~~~~^~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp:123:19: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
  if (received_len == requested_len)
      ~~~~~~~~~~~~~^~~~~~~~~~~~~~~~
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_aximm.pb.cc:4:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_aximm.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_axis.pb.cc:4:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_axis.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_common.pb.cc:4:0:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc.pb.h:3:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/axi2ipc_socket.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/axi2ipc_socket.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc2axi_socket.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2axi_socket.cpp:47:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc2axi_socket.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc2axis_socket.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2axis_socket.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc.pb.h:3:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/axi2ipc_socket.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/axis2ipc_socket.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/axis2ipc_socket.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc2axi_socket.h:50:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/ipc2aximm_socket.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2aximm_socket.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
In file included from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc.pb.h:3:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/axi2ipc_socket.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/aximm2ipc_socket.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/aximm2ipc_socket.cpp:48:
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
** Error: (sccom-6142) Compilation failed.
End time: 11:27:05 on Jul 13,2023, Elapsed time: 0:00:05
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xtlm_ipc_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.38 % complete

Compiling systemc library 'xtlm_ap_ctrl_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:xtlm_ap_ctrl_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xtlm_ap_ctrl_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ap_ctrl_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -DBOOST_SYSTEM_NO_DEPRECATED -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-sign-compare -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work xtlm_ap_ctrl_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ap_ctrl_v1_0/.cxl.systemc.xtlm_ap_ctrl_v1_0.xtlm_ap_ctrl_v1_0.lin64.cmf 
Start time: 11:27:05 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/include/xtlm_ap_ctrl.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp: In constructor 'xsc::xtlm_ap_ctrl::xtlm_ap_ctrl(sc_core::sc_module_name)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:55:27: warning: ISO C++ forbids converting a string constant to 'char*' [-Wwrite-strings]
         , m_name("ap_ctrl")
                           ^
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp: In constructor 'xsc::xtlm_ap_ctrl_none::xtlm_ap_ctrl_none(sc_core::sc_module_name)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:468:32: warning: ISO C++ forbids converting a string constant to 'char*' [-Wwrite-strings]
         , m_name("ap_ctrl_none")
                                ^
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/include/xtlm_ap_ctrl.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/xtlm_ap_ctrl/xtlm_ap_ctrl_v1_0/src/xtlm_ap_ctrl.cpp:484:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:08 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib xtlm_ap_ctrl_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xtlm_ap_ctrl_v1_0 
Start time: 11:27:08 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ap_ctrl_v1_0/systemc.so failed.
End time: 11:27:08 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:xtlm_ap_ctrl_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.58 % complete

Compiling systemc library 'func_emu_util_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:func_emu_util_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap func_emu_util_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/func_emu_util_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -DBOOST_SYSTEM_NO_DEPRECATED -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ap_ctrl_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-sign-compare -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work func_emu_util_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/func_emu_util_v1_0/.cxl.systemc.func_emu_util_v1_0.func_emu_util_v1_0.lin64.cmf 
Start time: 11:27:08 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/include/func_emu_util.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:1:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/include/func_emu_util.h:5,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:1:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_util.cpp:111:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/include/func_emu_mm.h:3,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:1:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/include/func_emu_mm.h:3,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:1:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/func_emu_util/func_emu_util_v1_0/src/func_emu_mm.cpp:207:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:11 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib func_emu_util_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lib xtlm_ap_ctrl_v1_0 -lcommon_cpp_v1_0 -work func_emu_util_v1_0 
Start time: 11:27:11 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/func_emu_util_v1_0/systemc.so failed.
End time: 11:27:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:func_emu_util_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.77 % complete

Compiling systemc library 'axis_switch_sc_v1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:axis_switch_sc_v1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_switch_sc_v1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_switch_sc_v1_1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -g -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work axis_switch_sc_v1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_switch_sc_v1_1/.cxl.systemc.axis_switch_sc_v1_1.axis_switch_sc_v1_1.lin64.cmf 
Start time: 11:27:12 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/include/xsc_axis_switch.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp: In member function 'void xsc_axis_switch::slaveCmd(int)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:160:27: warning: unused variable 'trans' [-Wunused-variable]
       xtlm::axis_payload* trans = targ_utils[slv].sample_transaction();
                           ^~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/include/xsc_axis_switch.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_switch_sc/axis_switch_sc_v1_1/src/xsc_axis_switch.cpp:322:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:15 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axis_switch_sc_v1_1 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work axis_switch_sc_v1_1 
Start time: 11:27:15 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_switch_sc_v1_1/systemc.so failed.
End time: 11:27:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:axis_switch_sc_v1_1)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 5.96 % complete

Compiling systemc library 'axis_dwidth_converter_sc_v1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:axis_dwidth_converter_sc_v1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_dwidth_converter_sc_v1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_sc_v1_1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/include -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -g -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work axis_dwidth_converter_sc_v1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_sc_v1_1/.cxl.systemc.axis_dwidth_converter_sc_v1_1.axis_dwidth_converter_sc_v1_1.lin64.cmf 
Start time: 11:27:16 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/include/xsc_axis_dwidth_converter.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/include/xsc_axis_dwidth_converter.h:50,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axis_dwidth_converter_sc/axis_dwidth_converter_sc_v1_1/src/xsc_axis_dwidth_converter.cpp:107:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:18 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axis_dwidth_converter_sc_v1_1 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work axis_dwidth_converter_sc_v1_1 
Start time: 11:27:18 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_sc_v1_1/systemc.so failed.
End time: 11:27:18 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:axis_dwidth_converter_sc_v1_1)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 6.15 % complete

Compiling systemc library 'axi_intc_v4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:axi_intc_v4_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_intc_v4_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -Wno-sign-compare -DSC_INCLUDE_DYNAMIC_PROCESSES -DNDEBUG -O3 -work axi_intc_v4_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1/.cxl.systemc.axi_intc_v4_1.axi_intc_v4_1.lin64.cmf 
Start time: 11:27:18 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include/intc_regs.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:48:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/include/intc_regs.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:48:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/axi_intc/axi_intc_v4_1/src/intc_regs.cpp:199:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:20 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib axi_intc_v4_1 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -lstdc++fs -work axi_intc_v4_1 
Start time: 11:27:20 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1/systemc.so failed.
End time: 11:27:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:axi_intc_v4_1)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 6.35 % complete

Compiling systemc library 'sim_cpu_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:sim_cpu_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_cpu_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_cpu_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -DBOOST_SYSTEM_NO_DEPRECATED -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-sign-compare -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work sim_cpu_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_cpu_v1_0/.cxl.systemc.sim_cpu_v1_0.sim_cpu_v1_0.lin64.cmf 
Start time: 11:27:21 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/include/sim_cpu_base.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/include/sim_cpu_base.h:52,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu_base.cpp:171:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:53:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:53:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_cpu/sim_cpu_v1_0/src/sim_cpu.cpp:365:58:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:27:25 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib sim_cpu_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work sim_cpu_v1_0 
Start time: 11:27:25 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_cpu_v1_0/systemc.so failed.
End time: 11:27:25 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:sim_cpu_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 6.54 % complete

Compiling systemc library 'sim_ipc_multi_intf_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:sim_ipc_multi_intf_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_ipc_multi_intf_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_ipc_multi_intf_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ipc_multi_intf/sim_ipc_multi_intf_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/include -I /tools/Xilinx/Vivado/2022.2/data/simmodels/questa/2021.2_1/lnx64/7.4.0/ext/protobuf/include -Wall -fPIC -g -fPIC -DXTLM_DLL -O3 -work sim_ipc_multi_intf_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_ipc_multi_intf_v1_0/.cxl.systemc.sim_ipc_multi_intf_v1_0.sim_ipc_multi_intf_v1_0.lin64.cmf 
Start time: 11:27:25 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/include/xtlm_ipc.pb.h:3:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/include/axi2ipc_socket.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/include/axis2ipc_socket.h:49,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ipc_multi_intf/sim_ipc_multi_intf_v1_0/include/sim_ipc_axis_multi_intf_impl.h:54,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_ipc_multi_intf/sim_ipc_multi_intf_v1_0/src/sim_ipc_axis_multi_intf_impl.cpp:49:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ipc_v1_0/include/xtlm_ipc_common.pb.h:10:10: fatal error: google/protobuf/port_def.inc: No such file or directory
 #include <google/protobuf/port_def.inc>
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
** Error: (sccom-6142) Compilation failed.
End time: 11:27:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:sim_ipc_multi_intf_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 6.73 % complete

Compiling systemc library 'aie_ps_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:aie_ps_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap aie_ps_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aie_ps_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_ap_ctrl_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0/include -Wall -fPIC -fPIC -std=c++11 -DREMOTEPORT_SC_DLL -O3 -work aie_ps_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aie_ps_v1_0/.cxl.systemc.aie_ps_v1_0.aie_ps_v1_0.lin64.cmf 
Start time: 11:27:26 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/include/aie_ps.h:54,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/src/aie_ps.cpp:50:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/include/aie_ps.h:54,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/src/aie_ps.cpp:50:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0/include/me_ip_block.h:53:0,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/include/aie_ps.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/aie_ps/aie_ps_v1_0/src/aie_ps.cpp:50:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0/include/me_pl_channels.h: In member function 'virtual void _PL_to_ME_base_channel::put_vector(std::vector<unsigned int>, bool)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pl_fileio_v1_0_0/include/me_pl_channels.h:276:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < data.size() - 1; i++) {
                   ~~^~~~~~~~~~~~~~~~~
End time: 11:27:29 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib aie_ps_v1_0 -lib xtlm -L/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0 -lib xtlm_ap_ctrl_v1_0 -lib pl_fileio_v1_0_0 -lcommon_cpp_v1_0 -work aie_ps_v1_0 
Start time: 11:27:29 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

/tools/questasim/gcc-7.4.0-linux_x86_64/bin/../libexec/gcc/x86_64-pc-linux-gnu/7.4.0/ld: cannot find -lcommon_cpp_v1_0
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aie_ps_v1_0/systemc.so failed.
End time: 11:27:29 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:aie_ps_v1_0)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 6.92 % complete

Compiling verilog library 'an_lt_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:an_lt_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap an_lt_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/an_lt_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:29 on Jul 13,2023
vlog -64 -L an_lt_v1_0_7 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work an_lt_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/an_lt_v1_0_7/.cxl.systemverilog.an_lt_v1_0_7.an_lt_v1_0_7.lin64.cmf 

Top level modules:
End time: 11:27:29 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:an_lt_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.12 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_phy_controller_v2_1_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_1_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:30 on Jul 13,2023
vcom -64 -93 -work vid_phy_controller_v2_1_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_1_14/.cxl.vhdl.vid_phy_controller_v2_1_14.vid_phy_controller_v2_1_14.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 11:27:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.31 % complete

Compiling verilog library 'vid_phy_controller_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_phy_controller_v2_1_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_1_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:30 on Jul 13,2023
vlog -64 -L vid_phy_controller_v2_1_14 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vid_phy_controller_v2_1_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_1_14/.cxl.verilog.vid_phy_controller_v2_1_14.vid_phy_controller_v2_1_14.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_14_sync_block
-- Compiling module vid_phy_controller_v2_1_14_sync_pulse
-- Compiling module vid_phy_controller_v2_1_14_cpll_railing
-- Compiling module vid_phy_controller_v2_1_14_axi4lite
-- Compiling module vid_phy_controller_v2_1_14_drp_control
-- Compiling module vid_phy_controller_v2_1_14_drp_control_8series
-- Compiling module vid_phy_controller_v2_1_14_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_1_14_interrupts
-- Compiling module vid_phy_controller_v2_1_14_gtp_common

Top level modules:
	vid_phy_controller_v2_1_14_sync_block
	vid_phy_controller_v2_1_14_sync_pulse
	vid_phy_controller_v2_1_14_cpll_railing
	vid_phy_controller_v2_1_14_axi4lite
	vid_phy_controller_v2_1_14_drp_control
	vid_phy_controller_v2_1_14_drp_control_8series
	vid_phy_controller_v2_1_14_drp_control_hdmi
	vid_phy_controller_v2_1_14_gtp_common
End time: 11:27:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:31 on Jul 13,2023
vlog -64 -L vid_phy_controller_v2_1_14 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_1_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_1_14/.cxl.systemverilog.vid_phy_controller_v2_1_14.vid_phy_controller_v2_1_14.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_14_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_14_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_14_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_14_dru

Top level modules:
	vid_phy_controller_v2_1_14_lib_sync_v1_0
	vid_phy_controller_v2_1_14_lib_cap_v1_0
	vid_phy_controller_v2_1_14_lib_edge_v1_0
	vid_phy_controller_v2_1_14_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_14_lib_div_v1_0
	vid_phy_controller_v2_1_14_datawidth_conv
	vid_phy_controller_v2_1_14_dru
End time: 11:27:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.50 % complete

Compiling verilog library 'i2s_receiver_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap i2s_receiver_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/i2s_receiver_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:31 on Jul 13,2023
vlog -64 -L i2s_receiver_v1_0_5 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_receiver_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/i2s_receiver_v1_0_5/.cxl.systemverilog.i2s_receiver_v1_0_5.i2s_receiver_v1_0_5.lin64.cmf 

Top level modules:
End time: 11:27:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.69 % complete

Compiling verilog library 'noc2_nps_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc2_nps_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc2_nps_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nps_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:31 on Jul 13,2023
vlog -64 -L noc2_nps_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc2_nps_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nps_v1_0_0/.cxl.systemverilog.noc2_nps_v1_0_0.noc2_nps_v1_0_0.lin64.cmf 
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:27:32 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 15

END_COMPILATION_MESSAGES(questasim:verilog:noc2_nps_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 15 warning(s), 7.88 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap blk_mem_gen_v8_3_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/blk_mem_gen_v8_3_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:32 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work blk_mem_gen_v8_3_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_6_output_stage
-- Compiling module blk_mem_gen_v8_3_6_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_6_mem_module
-- Compiling module blk_mem_gen_v8_3_6

Top level modules:
	blk_mem_gen_v8_3_6
End time: 11:27:32 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.08 % complete

Compiling verilog library 'ilknf_v1_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ilknf_v1_2_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ilknf_v1_2_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ilknf_v1_2_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:33 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ilknf_v1_2_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ilknf_v1_2_0/.cxl.verilog.ilknf_v1_2_0.ilknf_v1_2_0.lin64.cmf 

Top level modules:
End time: 11:27:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ilknf_v1_2_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.27 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_protocol_checker_v2_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_protocol_checker_v2_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:33 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_protocol_checker_v2_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_protocol_checker_v2_0_11/.cxl.verilog.axis_protocol_checker_v2_0_11.axis_protocol_checker_v2_0_11.lin64.cmf 
-- Compiling module axis_protocol_checker_v2_0_11_asr_inline
-- Compiling module axis_protocol_checker_v2_0_11_reporter
-- Compiling module axis_protocol_checker_v2_0_11_top

Top level modules:
	axis_protocol_checker_v2_0_11_top
End time: 11:27:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.46 % complete

Compiling vhdl library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pci64_v5_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci64_v5_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:34 on Jul 13,2023
vcom -64 -93 -work pci64_v5_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf 
-- Loading package STANDARD
End time: 11:27:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.65 % complete

Compiling verilog library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pci64_v5_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci64_v5_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:34 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work pci64_v5_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf 

Top level modules:
End time: 11:27:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.85 % complete

Compiling verilog library 'dist_mem_gen_v8_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dist_mem_gen_v8_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dist_mem_gen_v8_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:35 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work dist_mem_gen_v8_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.cmf 
-- Compiling module dist_mem_gen_v8_0_13

Top level modules:
	dist_mem_gen_v8_0_13
End time: 11:27:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.04 % complete

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:multi_channel_25g_rs_fec_v1_0_19)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap multi_channel_25g_rs_fec_v1_0_19 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/multi_channel_25g_rs_fec_v1_0_19 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:35 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work multi_channel_25g_rs_fec_v1_0_19 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/multi_channel_25g_rs_fec_v1_0_19/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_19.multi_channel_25g_rs_fec_v1_0_19.lin64.cmf 

Top level modules:
End time: 11:27:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:multi_channel_25g_rs_fec_v1_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.23 % complete

Compiling verilog library 'hdcp22_cipher_dp_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_dp_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdcp22_cipher_dp_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_cipher_dp_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:36 on Jul 13,2023
vlog -64 -L hdcp22_cipher_dp_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_dp_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_cipher_dp_v1_0_0/.cxl.systemverilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:27:36 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_dp_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.42 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap bs_mux_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bs_mux_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:36 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work bs_mux_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:27:36 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.62 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_clause74_fec_v1_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_clause74_fec_v1_0_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:37 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ieee802d3_clause74_fec_v1_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_clause74_fec_v1_0_14/.cxl.verilog.ieee802d3_clause74_fec_v1_0_14.ieee802d3_clause74_fec_v1_0_14.lin64.cmf 

Top level modules:
End time: 11:27:37 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.81 % complete

Compiling verilog library 'ecc_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ecc_v2_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ecc_v2_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:37 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ecc_v2_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.cmf 

Top level modules:
End time: 11:27:37 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.00 % complete

Compiling verilog library 'nvmeha_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:nvmeha_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap nvmeha_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/nvmeha_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:38 on Jul 13,2023
vlog -64 -L nvmeha_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work nvmeha_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/nvmeha_v1_0_8/.cxl.systemverilog.nvmeha_v1_0_8.nvmeha_v1_0_8.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:27:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 45

END_COMPILATION_MESSAGES(questasim:verilog:nvmeha_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 45 warning(s), 10.19 % complete

Compiling verilog library 'ptp_1588_timer_syncer_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ptp_1588_timer_syncer_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ptp_1588_timer_syncer_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ptp_1588_timer_syncer_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:38 on Jul 13,2023
vlog -64 -L ptp_1588_timer_syncer_v1_0_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ptp_1588_timer_syncer_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ptp_1588_timer_syncer_v1_0_2/.cxl.systemverilog.ptp_1588_timer_syncer_v1_0_2.ptp_1588_timer_syncer_v1_0_2.lin64.cmf 

Top level modules:
End time: 11:27:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ptp_1588_timer_syncer_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.38 % complete

Compiling verilog library 'rld3_pl_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_v1_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rld3_pl_v1_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rld3_pl_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:39 on Jul 13,2023
vlog -64 -L rld3_pl_v1_0_10 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work rld3_pl_v1_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rld3_pl_v1_0_10/.cxl.verilog.rld3_pl_v1_0_10.rld3_pl_v1_0_10.lin64.cmf 
-- Compiling module rld3_pl_v1_0_10_cal_init_bfm

Top level modules:
	rld3_pl_v1_0_10_cal_init_bfm
End time: 11:27:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:39 on Jul 13,2023
vlog -64 -L rld3_pl_v1_0_10 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_v1_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rld3_pl_v1_0_10/.cxl.systemverilog.rld3_pl_v1_0_10.rld3_pl_v1_0_10.lin64.cmf 
-- Compiling module rld3_pl_v1_0_10_cal
-- Compiling module rld3_pl_v1_0_10_cal_addr_decode
-- Compiling module rld3_pl_v1_0_10_cal_bfifo
-- Compiling module rld3_pl_v1_0_10_cal_config_rom
-- Compiling module rld3_pl_v1_0_10_cal_cplx
-- Compiling module rld3_pl_v1_0_10_cal_cplx_data
-- Compiling module rld3_pl_v1_0_10_cal_debug_microblaze
-- Compiling module rld3_pl_v1_0_10_cal_mc_odt
-- Compiling module rld3_pl_v1_0_10_cal_odt
-- Compiling module rld3_pl_v1_0_10_cal_pi
-- Compiling module rld3_pl_v1_0_10_cal_rd_en
-- Compiling module rld3_pl_v1_0_10_cal_read
-- Compiling module rld3_pl_v1_0_10_cal_sync
-- Compiling module rld3_pl_v1_0_10_cal_top
-- Compiling module rld3_pl_v1_0_10_cal_wr_bit
-- Compiling module rld3_pl_v1_0_10_cal_wr_byte
-- Compiling module rld3_pl_v1_0_10_cal_write
-- Compiling module rld3_pl_v1_0_10_cal_xsdb_arbiter
-- Compiling module rld3_pl_v1_0_10_cal_xsdb_bram
-- Compiling module rld3_pl_v1_0_10_bank_queue
-- Compiling module rld3_pl_v1_0_10_bank_queue_mapper
-- Compiling module rld3_pl_v1_0_10_ch_data_queue
-- Compiling module rld3_pl_v1_0_10_ch_tag_reorder
-- Compiling module rld3_pl_v1_0_10_cmd_addr_pi
-- Compiling module rld3_pl_v1_0_10_cmd_data_queue
-- Compiling module rld3_pl_v1_0_10_cmd_rotater
-- Compiling module rld3_pl_v1_0_10_cmd_time_gen
-- Compiling module rld3_pl_v1_0_10_data_pi
-- Compiling module rld3_pl_v1_0_10_floping
-- Compiling module rld3_pl_v1_0_10_mc
-- Compiling module rld3_pl_v1_0_10_rd_data_pipe
-- Compiling module rld3_pl_v1_0_10_rd_data_queue
-- Compiling module rld3_pl_v1_0_10_rd_tag_queue
-- Compiling module rld3_pl_v1_0_10_sync_fifo
-- Compiling module rld3_pl_v1_0_10_sync_fifo_4_1
-- Compiling module rld3_pl_v1_0_10_wr_cmd_queue
-- Compiling module rld3_pl_v1_0_10_wr_data_pipe

Top level modules:
	rld3_pl_v1_0_10_cal_bfifo
	rld3_pl_v1_0_10_cal_odt
	rld3_pl_v1_0_10_cal_top
	rld3_pl_v1_0_10_cal_xsdb_bram
	rld3_pl_v1_0_10_cmd_addr_pi
	rld3_pl_v1_0_10_cmd_rotater
	rld3_pl_v1_0_10_data_pi
	rld3_pl_v1_0_10_floping
	rld3_pl_v1_0_10_mc
End time: 11:27:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.58 % complete

Compiling verilog library 'noc2_nsu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc2_nsu_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc2_nsu_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nsu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:39 on Jul 13,2023
vlog -64 -L noc2_nsu_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc2_nsu_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nsu_v1_0_0/.cxl.systemverilog.noc2_nsu_v1_0_0.noc2_nsu_v1_0_0.lin64.cmf 
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(32): (vlog-2263) Redefinition of macro: 'MEM_DEPTH' (previously defined near /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)) .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(58): (vlog-2263) Redefinition of macro: 'NOC_NPP_AXRSVD0_WIDTH' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_define_nsu.vh(542), old value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH)', new value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH-`NOC_NPP_POISON_WIDTH)') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(75): (vlog-2263) Redefinition of macro: 'NOC_NPP_PKT_CTRL_WIDTH' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_define_nsu.vh(559), old value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH + `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)', new value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH+ `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(100): (vlog-2263) Redefinition of macro: 'NOC_NPP_TAG' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_define_nsu.vh(582), old value '141:134', new value '141:134  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(101): (vlog-2263) Redefinition of macro: 'NOC_NPP_SRC' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_define_nsu.vh(583), old value '153:142', new value '153:142  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_defines_nsu.vh(102): (vlog-2263) Redefinition of macro: 'NOC_NPP_DST' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_define_nsu.vh(584), old value '165:154', new value '165:154  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_nsu_v1_0/hdl/noc2_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_sb_nsu.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:27:40 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 66

END_COMPILATION_MESSAGES(questasim:verilog:noc2_nsu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 66 warning(s), 10.77 % complete

Compiling verilog library 'sim_clk_gen_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_clk_gen_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_clk_gen_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:40 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work sim_clk_gen_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_clk_gen_v1_0_3/.cxl.verilog.sim_clk_gen_v1_0_3.sim_clk_gen_v1_0_3.lin64.cmf 
-- Compiling module sim_clk_gen

Top level modules:
	sim_clk_gen
End time: 11:27:41 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.96 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_sdi_v3_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_sdi_v3_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_smpte_sdi_v3_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_sdi_v3_0_9/.cxl.verilog.v_smpte_sdi_v3_0_9.v_smpte_sdi_v3_0_9.lin64.cmf 
-- Compiling module v_smpte_sdi_v3_0_9_anc_rx
-- Compiling module v_smpte_sdi_v3_0_9_autodetect
-- Compiling module v_smpte_sdi_v3_0_9_edh_crc
-- Compiling module v_smpte_sdi_v3_0_9_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_9_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_9_edh_flags
-- Compiling module v_smpte_sdi_v3_0_9_edh_loc
-- Compiling module v_smpte_sdi_v3_0_9_edh_processor
-- Compiling module v_smpte_sdi_v3_0_9_edh_rx
-- Compiling module v_smpte_sdi_v3_0_9_edh_tx
-- Compiling module v_smpte_sdi_v3_0_9_fly_field
-- Compiling module v_smpte_sdi_v3_0_9_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_9_fly_horz
-- Compiling module v_smpte_sdi_v3_0_9_fly_vert
-- Compiling module v_smpte_sdi_v3_0_9_flywheel
-- Compiling module v_smpte_sdi_v3_0_9_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_9_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_9_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_9_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_9_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_9_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_9_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_9_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_9_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_9_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_9_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_9_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_9_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_9_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_9_trs_detect
-- Compiling module v_smpte_sdi_v3_0_9_trsgen
-- Compiling module v_smpte_sdi_v3_0_9_video_decode
-- Compiling module v_smpte_sdi_v3_0_9

Top level modules:
	v_smpte_sdi_v3_0_9
End time: 11:27:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.15 % complete

Compiling verilog library 'sem_ultra_v3_1_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_24)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sem_ultra_v3_1_24 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sem_ultra_v3_1_24 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work sem_ultra_v3_1_24 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sem_ultra_v3_1_24/.cxl.verilog.sem_ultra_v3_1_24.sem_ultra_v3_1_24.lin64.cmf 

Top level modules:
End time: 11:27:42 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.35 % complete

Compiling verilog library 'ai_pl'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_pl)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ai_pl /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_pl 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:42 on Jul 13,2023
vlog -64 -L ai_pl "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ai_pl -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_pl/.cxl.systemverilog.ai_pl.ai_pl.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:27:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:verilog:ai_pl)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 11.54 % complete

Compiling verilog library 'mipi_dphy_v4_3_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_3_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mipi_dphy_v4_3_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_dphy_v4_3_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:43 on Jul 13,2023
vlog -64 -L mipi_dphy_v4_3_5 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work mipi_dphy_v4_3_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_dphy_v4_3_5/.cxl.systemverilog.mipi_dphy_v4_3_5.mipi_dphy_v4_3_5.lin64.cmf 

Top level modules:
End time: 11:27:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_3_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.73 % complete

Compiling verilog library 'noc_nps_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nps_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nps_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:44 on Jul 13,2023
vlog -64 -L noc_nps_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps_v1_0_0/.cxl.systemverilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.cmf 
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_noc_define.vh(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:27:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 15

END_COMPILATION_MESSAGES(questasim:verilog:noc_nps_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 15 warning(s), 11.92 % complete

Compiling verilog library 'emb_mem_gen_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:emb_mem_gen_v1_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap emb_mem_gen_v1_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emb_mem_gen_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:44 on Jul 13,2023
vlog -64 -L emb_mem_gen_v1_0_6 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work emb_mem_gen_v1_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emb_mem_gen_v1_0_6/.cxl.systemverilog.emb_mem_gen_v1_0_6.emb_mem_gen_v1_0_6.lin64.cmf 
-- Compiling module emb_mem_gen_v1_0_6

Top level modules:
	emb_mem_gen_v1_0_6
End time: 11:27:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:emb_mem_gen_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.12 % complete

Compiling vhdl library 'tmr_manager_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_manager_v1_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_manager_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:45 on Jul 13,2023
vcom -64 -93 -work tmr_manager_v1_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_manager_v1_0_10/.cxl.vhdl.tmr_manager_v1_0_10.tmr_manager_v1_0_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity temporal_bit
-- Compiling architecture IMP of temporal_bit
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity temporal_bit
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 11:27:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.31 % complete

Compiling verilog library 'v_warp_filter_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_warp_filter_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_warp_filter_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_filter_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_warp_filter_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_filter_v1_0_2/.cxl.verilog.v_warp_filter_v1_0_2.v_warp_filter_v1_0_2.lin64.cmf 
End time: 11:27:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_warp_filter_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.50 % complete

Compiling vhdl library 'displayport_v8_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v8_1_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v8_1_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v8_1_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:45 on Jul 13,2023
vcom -64 -93 -work displayport_v8_1_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v8_1_5/.cxl.vhdl.displayport_v8_1_5.displayport_v8_1_5.lin64.cmf 
-- Loading package STANDARD
End time: 11:27:46 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v8_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.69 % complete

Compiling verilog library 'displayport_v8_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v8_1_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v8_1_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v8_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:46 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work displayport_v8_1_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v8_1_5/.cxl.verilog.displayport_v8_1_5.displayport_v8_1_5.lin64.cmf 
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v8_1/hdl/displayport_v8_1_rfs.v(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/displayport_v8_1_5_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v8_1/hdl/displayport_v8_1_rfs.v(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/displayport_v8_1_5_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 11:27:50 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v8_1_5)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 12.88 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lib_pkg_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_pkg_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:50 on Jul 13,2023
vcom -64 -93 -work lib_pkg_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 11:27:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.08 % complete

Compiling verilog library 'oddr_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap oddr_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/oddr_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:50 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work oddr_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/oddr_v1_0_2/.cxl.verilog.oddr_v1_0_2.oddr_v1_0_2.lin64.cmf 
-- Compiling module oddr_v1_0_2_oddr

Top level modules:
	oddr_v1_0_2_oddr
End time: 11:27:51 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.27 % complete

Compiling verilog library 'pcie_qdma_mailbox_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pcie_qdma_mailbox_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pcie_qdma_mailbox_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_qdma_mailbox_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:51 on Jul 13,2023
vlog -64 -L pcie_qdma_mailbox_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work pcie_qdma_mailbox_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_qdma_mailbox_v1_0_0/.cxl.systemverilog.pcie_qdma_mailbox_v1_0_0.pcie_qdma_mailbox_v1_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package pcie_qdma_mailbox_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module pcie_qdma_mailbox_v1_0_0_GenericFIFO

Top level modules:
End time: 11:27:51 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 32

END_COMPILATION_MESSAGES(questasim:verilog:pcie_qdma_mailbox_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 32 warning(s), 13.46 % complete

Compiling verilog library 'v_letterbox_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_letterbox_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_letterbox_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:52 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_letterbox_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_letterbox_v1_1_6/.cxl.verilog.v_letterbox_v1_1_6.v_letterbox_v1_1_6.lin64.cmf 
End time: 11:27:52 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.65 % complete

Compiling verilog library 'advanced_io_wizard_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap advanced_io_wizard_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/advanced_io_wizard_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:52 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work advanced_io_wizard_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/advanced_io_wizard_v1_0_8/.cxl.verilog.advanced_io_wizard_v1_0_8.advanced_io_wizard_v1_0_8.lin64.cmf 
-- Compiling module advanced_io_wizard_v1_0_8_clk_scheme
-- Compiling module advanced_io_wizard_v1_0_8_mipi_tx_cal
-- Compiling module advanced_io_wizard_v1_0_8_bidirectional_state_machine
-- Compiling module advanced_io_wizard_v1_0_8_bidirectional_state_machine_simpleriu

Top level modules:
	advanced_io_wizard_v1_0_8_clk_scheme
	advanced_io_wizard_v1_0_8_mipi_tx_cal
	advanced_io_wizard_v1_0_8_bidirectional_state_machine
	advanced_io_wizard_v1_0_8_bidirectional_state_machine_simpleriu
End time: 11:27:52 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.85 % complete

Compiling vhdl library 'xdfe_nlf_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xdfe_nlf_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_nlf_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_nlf_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:52 on Jul 13,2023
vcom -64 -93 -work xdfe_nlf_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_nlf_v1_0_2/.cxl.vhdl.xdfe_nlf_v1_0_2.xdfe_nlf_v1_0_2.lin64.cmf 
-- Loading package STANDARD
End time: 11:27:53 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xdfe_nlf_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.04 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_2_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gig_ethernet_pcs_pma_v16_2_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gig_ethernet_pcs_pma_v16_2_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:53 on Jul 13,2023
vcom -64 -93 -work gig_ethernet_pcs_pma_v16_2_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gig_ethernet_pcs_pma_v16_2_9/.cxl.vhdl.gig_ethernet_pcs_pma_v16_2_9.gig_ethernet_pcs_pma_v16_2_9.lin64.cmf 
-- Loading package STANDARD
End time: 11:27:54 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.23 % complete

Compiling verilog library 'gig_ethernet_pcs_pma_v16_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_2_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gig_ethernet_pcs_pma_v16_2_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gig_ethernet_pcs_pma_v16_2_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:54 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_2_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gig_ethernet_pcs_pma_v16_2_9/.cxl.verilog.gig_ethernet_pcs_pma_v16_2_9.gig_ethernet_pcs_pma_v16_2_9.lin64.cmf 

Top level modules:
End time: 11:27:55 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.42 % complete

Compiling verilog library 'v_tpg_v8_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_tpg_v8_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:55 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_tpg_v8_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_0_10/.cxl.verilog.v_tpg_v8_0_10.v_tpg_v8_0_10.lin64.cmf 
End time: 11:27:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.62 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_wrapper_v3_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_wrapper_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:55 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 11:27:56 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.81 % complete

Compiling verilog library 'jesd204_v7_2_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap jesd204_v7_2_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jesd204_v7_2_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:57 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work jesd204_v7_2_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jesd204_v7_2_16/.cxl.verilog.jesd204_v7_2_16.jesd204_v7_2_16.lin64.cmf 

Top level modules:
End time: 11:27:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.00 % complete

Compiling verilog library 'roe_framer_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:roe_framer_v3_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap roe_framer_v3_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/roe_framer_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:57 on Jul 13,2023
vlog -64 -L roe_framer_v3_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work roe_framer_v3_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/roe_framer_v3_0_4/.cxl.systemverilog.roe_framer_v3_0_4.roe_framer_v3_0_4.lin64.cmf 

Top level modules:
End time: 11:27:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:roe_framer_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.19 % complete

Compiling verilog library 'axis_itct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_itct_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_itct_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_itct_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:58 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_itct_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_itct_v1_0_0/.cxl.verilog.axis_itct_v1_0_0.axis_itct_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:15 on Jul 13,2023, Elapsed time: 0:00:17
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_itct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.38 % complete

Compiling verilog library 'blk_mem_gen_v8_4_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap blk_mem_gen_v8_4_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/blk_mem_gen_v8_4_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:15 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work blk_mem_gen_v8_4_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/blk_mem_gen_v8_4_5/.cxl.verilog.blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_5_output_stage
-- Compiling module blk_mem_gen_v8_4_5_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_5_mem_module
-- Compiling module blk_mem_gen_v8_4_5

Top level modules:
	blk_mem_gen_v8_4_5
End time: 11:28:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.58 % complete

Compiling verilog library 'nvme_tc_v3_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:nvme_tc_v3_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap nvme_tc_v3_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/nvme_tc_v3_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:16 on Jul 13,2023
vlog -64 -L nvme_tc_v3_0_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work nvme_tc_v3_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/nvme_tc_v3_0_2/.cxl.systemverilog.nvme_tc_v3_0_2.nvme_tc_v3_0_2.lin64.cmf 

Top level modules:
End time: 11:28:16 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:nvme_tc_v3_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.77 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_21)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lmb_bram_if_cntlr_v4_0_21 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_bram_if_cntlr_v4_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:16 on Jul 13,2023
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0_21 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_bram_if_cntlr_v4_0_21/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_cntlr_v4_0_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 11:28:17 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.96 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_7_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_7_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ethernet_1_10_25g_v2_7_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ethernet_1_10_25g_v2_7_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:18 on Jul 13,2023
vcom -64 -93 -work ethernet_1_10_25g_v2_7_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ethernet_1_10_25g_v2_7_6/.cxl.vhdl.ethernet_1_10_25g_v2_7_6.ethernet_1_10_25g_v2_7_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:28:19 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_7_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.15 % complete

Compiling verilog library 'ethernet_1_10_25g_v2_7_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_7_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ethernet_1_10_25g_v2_7_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ethernet_1_10_25g_v2_7_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:19 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ethernet_1_10_25g_v2_7_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ethernet_1_10_25g_v2_7_6/.cxl.verilog.ethernet_1_10_25g_v2_7_6.ethernet_1_10_25g_v2_7_6.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ethernet_1_10_25g_v2_7/hdl/ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ethernet_1_10_25g_v2_7/hdl/ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ethernet_1_10_25g_v2_7/hdl/ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ethernet_1_10_25g_v2_7/hdl/ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.

Top level modules:
End time: 11:28:20 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_7_6)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 16.35 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_rx_v3_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_rx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:21 on Jul 13,2023
vlog -64 -L v_hdmi_rx_v3_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx_v3_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:21 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 523

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 523 warning(s), 16.54 % complete

Compiling verilog library 'noc_ncrb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_ncrb_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_ncrb_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_ncrb_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:22 on Jul 13,2023
vlog -64 -L noc_ncrb_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_ncrb_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_ncrb_v1_0_0/.cxl.systemverilog.noc_ncrb_v1_0_0.noc_ncrb_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:22 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:noc_ncrb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.73 % complete

Compiling verilog library 'noc2_xbr2x4_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc2_xbr2x4_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc2_xbr2x4_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_xbr2x4_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:22 on Jul 13,2023
vlog -64 -L noc2_xbr2x4_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc2_xbr2x4_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_xbr2x4_v1_0_0/.cxl.systemverilog.noc2_xbr2x4_v1_0_0.noc2_xbr2x4_v1_0_0.lin64.cmf 
-- Compiling package noc2_xbr2x4_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'assert_dest_id' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'send_req_to_ipa' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'update' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'arbitration_aom' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'update_registers' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'grant' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'update_registers' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr2x4_v1_0/hdl/noc2_xbr2x4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'arb' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/bfm_noc2_xbr2x4_regs_config_assignments.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:22 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 16

END_COMPILATION_MESSAGES(questasim:verilog:noc2_xbr2x4_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 16 warning(s), 16.92 % complete

Compiling verilog library 'ai_pl_trig'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_pl_trig)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ai_pl_trig /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_pl_trig 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:23 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ai_pl_trig -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.cmf 
-- Compiling module ai_pl_trig_v1_0_0_ai_pl_trig

Top level modules:
	ai_pl_trig_v1_0_0_ai_pl_trig
End time: 11:28:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ai_pl_trig)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.12 % complete

Compiling verilog library 'axis_mu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_mu_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_mu_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_mu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:23 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_mu_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_mu_v1_0_0/.cxl.verilog.axis_mu_v1_0_0.axis_mu_v1_0_0.lin64.cmf 
-- Compiling module axis_mu_v1_0_0_allx_carry_logic
-- Compiling module axis_mu_v1_0_0_allx
-- Compiling module axis_mu_v1_0_0_mu_eq
-- Compiling module axis_mu_v1_0_0_mu_eq_edge
-- Compiling module axis_mu_v1_0_0_axis_mu

Top level modules:
	axis_mu_v1_0_0_axis_mu
End time: 11:28:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_mu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.31 % complete

Compiling verilog library 'v_hscaler_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hscaler_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hscaler_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:23 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_hscaler_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hscaler_v1_1_6/.cxl.verilog.v_hscaler_v1_1_6.v_hscaler_v1_1_6.lin64.cmf 
End time: 11:28:24 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.50 % complete

Compiling systemc library 'zynq_ultra_ps_e_v3_3_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_3_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap zynq_ultra_ps_e_v3_3_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_v3_3_8 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -work zynq_ultra_ps_e_v3_3_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_v3_3_8/.cxl.systemc.zynq_ultra_ps_e_v3_3_8.zynq_ultra_ps_e_v3_3_8.lin64.cmf 
Start time: 11:28:24 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

** Warning: (sccom-6102) The object "s_axi_hpm_fpd" is not debuggable. (/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/zynq_ultra_ps_e_v3_3/sim_tlm/xilinx_zynqmp.h, 125)
** Warning: (sccom-6102) The object "user_master" is not debuggable. (/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/zynq_ultra_ps_e_v3_3/sim_tlm/xilinx_zynqmp.h, 167)
End time: 11:28:26 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_3_8)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 17.69 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tsn_endpoint_ethernet_mac_block_v1_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_endpoint_ethernet_mac_block_v1_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:26 on Jul 13,2023
vcom -64 -93 -work tsn_endpoint_ethernet_mac_block_v1_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_endpoint_ethernet_mac_block_v1_0_12/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_12.tsn_endpoint_ethernet_mac_block_v1_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 11:28:26 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.88 % complete

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tsn_endpoint_ethernet_mac_block_v1_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_endpoint_ethernet_mac_block_v1_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:26 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_block_v1_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_endpoint_ethernet_mac_block_v1_0_12/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_12.tsn_endpoint_ethernet_mac_block_v1_0_12.lin64.cmf 

Top level modules:
End time: 11:28:27 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.08 % complete

Compiling verilog library 'v_warp_init_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_warp_init_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_warp_init_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_init_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:27 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_warp_init_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_init_v1_0_2/.cxl.verilog.v_warp_init_v1_0_2.v_warp_init_v1_0_2.lin64.cmf 
End time: 11:28:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_warp_init_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.27 % complete

Compiling verilog library 'mammoth_transcode_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mammoth_transcode_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mammoth_transcode_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mammoth_transcode_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:27 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mammoth_transcode_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:28 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mammoth_transcode_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.46 % complete

Compiling verilog library 'v_mix_v5_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v5_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_mix_v5_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_mix_v5_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:28 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_mix_v5_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_mix_v5_1_6/.cxl.verilog.v_mix_v5_1_6.v_mix_v5_1_6.lin64.cmf 
End time: 11:28:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v5_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.65 % complete

Compiling verilog library 'cpm5n_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpm5n_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cpm5n_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm5n_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:28 on Jul 13,2023
vlog -64 -L cpm5n_v1_0_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cpm5n_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm5n_v1_0_1/.cxl.systemverilog.cpm5n_v1_0_1.cpm5n_v1_0_1.lin64.cmf 
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(3)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_pcie5n_coredefines.svh(318): (vlog-2263) Redefinition of macro: 'XSRREG' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(84), old value '
`ifdef SOFT_IP  
`XSRREG_SYNC_CDX (clk, reset_n, q,d,rstval) 
`else   
`XSRREG_ASYNC_CDX (clk, reset_n, q,d,rstval)  
`endif ', new value '
`ifndef SYNC_FF 
`XSRREG_ASYNC(clk, reset_n, q,d,rstval) 
`else 
`XSRREG_SYNC(clk, reset_n, q,d,rstval) 
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(3)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_pcie5n_coredefines.svh(382): (vlog-2263) Redefinition of macro: 'XLREG' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(141), old value '
`ifdef SOFT_IP 
`XLREGS_SYNC_CDX(clk, reset_n) 
`else 
`XLREGS_ASYNC_CDX(clk, reset_n)  
`endif', new value '
`ifndef SYNC_FF 
`XLREGS_ASYNC(clk, reset_n) 
`else 
`XLREGS_SYNC(clk, reset_n) 
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(5): (vlog-2263) Redefinition of macro: 'XSRREG_AXIMM' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(91), old value '
`ifdef SOFT_IP  
`XSRREG_SYNC_CDX (clk, reset_n, q,d,rstval) 
`else   
`XSRREG_ASYNC_CDX (clk, reset_n, q,d,rstval)  
`endif ', new value '
`ifdef SOFT_IP  
`XSRREG_SYNC (clk, reset_n, q,d,rstval) 
`else   
`XSRREG_ASYNC (clk, reset_n, q,d,rstval)  
`endif ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(12): (vlog-2263) Redefinition of macro: 'XSRREG_EN_AXIMM' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(105), old value '
`ifdef SOFT_IP 
`XSRREG_SYNC_EN_CDX(clk, reset_n, q,d,rstval, en) 
`else 
`XSRREG_ASYNC_EN_CDX(clk, reset_n, q,d,rstval, en) 
`endif', new value '
`ifdef SOFT_IP 
`XSRREG_SYNC_EN(clk, reset_n, q,d,rstval, en) 
`else 
`XSRREG_ASYNC_EN(clk, reset_n, q,d,rstval, en) 
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(26): (vlog-2263) Redefinition of macro: 'XSRREG_HARD' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(112), old value '
`ifdef SOFT_IP  
`XPREG_NORESET_CDX(clk, q,d) 
`else   
`XSRREG_ASYNC_CDX (clk, reset_n, q,d,rstval)  
`endif', new value '
`ifdef SOFT_IP  
`XPREG_NORESET(clk, q,d) 
`else   
`XSRREG_ASYNC (clk, reset_n, q,d,rstval)  
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(33): (vlog-2263) Redefinition of macro: 'XSRREG_SYNC_HARD' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(119), old value '
`ifdef SOFT_IP  
`XSRREG_SYNC_CDX(clk, sync_reset_n, q,d, rstval) 
`else   
`XSRREG_ASYNC_CDX (clk, reset_n, q,d,rstval)  
`endif', new value '
`ifdef SOFT_IP  
`XSRREG_SYNC(clk, sync_reset_n, q,d, rstval) 
`else   
`XSRREG_ASYNC (clk, reset_n, q,d,rstval)  
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(40): (vlog-2263) Redefinition of macro: 'XSRREG_HARD_CLR' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(126), old value '
`ifdef SOFT_IP  
`XPREG_NORESET_CDX(clk, q,d) 
`else   
`XSRREG_ASYNC_CDX (clk, reset_n, q,d,'h0)  
`endif', new value '
`ifdef SOFT_IP  
`XPREG_NORESET(clk, q,d) 
`else   
`XSRREG_ASYNC (clk, reset_n, q,d,'h0)  
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(54): (vlog-2263) Redefinition of macro: 'XLREG_AXIMM' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(148), old value '
`ifdef SOFT_IP 
`XLREGS_SYNC_CDX(clk, reset_n) 
`else 
`XLREGS_ASYNC_CDX(clk, reset_n)  
`endif', new value '
`ifdef SOFT_IP 
`XLREGS_SYNC(clk, reset_n) 
`else 
`XLREGS_ASYNC(clk, reset_n)  
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(68): (vlog-2263) Redefinition of macro: 'XLREG_HARD' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(155), old value '
`ifdef SOFT_IP 
always @(posedge clk) 
if (0) begin 
`else 
`XLREGS_ASYNC_CDX(clk, reset_n)  
if (~reset_n ) begin 
`endif', new value '
`ifdef SOFT_IP 
always @(posedge clk) 
if (0) begin 
`else 
`XLREGS_ASYNC(clk, reset_n)  
if (~reset_n ) begin 
`endif') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(82): (vlog-2263) Redefinition of macro: 'XNRREG_AXIMM' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(169), old value '
    always @(posedge clk)                            
    begin                                            
         `ifdef FOURVALCLKPROP                            
            q <= #(TCQ) clk? d : q;                            
          `else                                            
            q <= #(TCQ) d;                                    
          `endif                                    
     end', new value '
  always @(posedge clk) begin 
   `ifdef FOURVALCLKPROP 
      q <= #(TCQ) clk? d : q; 
    `else 
      q <= #(TCQ) d; 
    `endif 
  end') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_defines.svh(4)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_dma5_axi4mm_axi_bridge.vh(91): (vlog-2263) Redefinition of macro: 'XNRREG_EN_AXIMM' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cpm5n_defines.vh(179), old value '
    always @(posedge clk)                            
    begin                                            
         `ifdef FOURVALCLKPROP                            
            q <= #(TCQ) ((en & clk)  ? d : q);                    
          `else                                            
            q <= #(TCQ) (en ? d : q);                            
          `endif                                    
     end', new value '
  always @(posedge clk) begin 
   `ifdef FOURVALCLKPROP 
      q <= #(TCQ) ((en & clk)  ? d : q); 
    `else 
      q <= #(TCQ) (en ? d : q); 
    `endif 
  end') .
-- Compiling interface cpm5n_cxs1024_if
-- Compiling interface cpm5n_pl_cxscxl23_iomux_if
-- Compiling interface cpm5n_pl_cxscxl_iomux_if
-- Compiling interface cpm5n_pl_dpu_cdx_pinmux_if
-- Compiling interface cpm5n_pl_mpiobot_if
-- Compiling interface cpm5n_pl_mpiotop_if
-- Compiling interface cpm5n_pl_pcie23_axi_if
-- Compiling interface cpm5n_pl_pcie_axi_if
-- Compiling interface cpm5n_pl_pcie_cdxbot_axi_if
-- Compiling interface cpm5n_pl_pcie_cdxtop_axi_if
-- Compiling interface cpm5n_pl_pciex4_axi_if
-- Compiling interface dpu_fabric_channel_if
-- Compiling interface dpu_fabric_command_if
-- Compiling interface dpu_fabric_credit_if
-- Compiling interface pcie5n_port_1024b_pcie_axi_if
-- Compiling interface pcie5n_port_axis_1024b_cc_ext_if
-- Compiling interface pcie5n_port_axis_1024b_rq_ext_if
-- Compiling interface pcie5n_port_axis_unified_1024b_cq_ext_if
-- Compiling interface pcie5n_port_cfg_pl_if
-- Compiling interface pcie5n_port_cxl_ext_if
-- Compiling interface cdx5n_c2h_st2m_dat_if
-- Compiling interface cdx5n_c2h_st_byp_in_st2m_req_if
-- Compiling interface cdx5n_c2h_st_pld_cmpt_crdt_if
-- Compiling interface cdx5n_c2h_st_stat_if
-- Compiling interface cdx5n_cdc_req_if
-- Compiling interface cdx5n_cdc_resp_if
-- Compiling interface cdx5n_cmpt_msgst_if
-- Compiling interface cdx5n_csi_local_crdt_if
-- Compiling interface cdx5n_csi_snk_sched_ser_ing_if
-- Compiling interface cdx5n_dsc_crd_in_msgld_req_if
-- Compiling interface cdx5n_fab_1s_seg_if
-- Compiling interface cdx5n_fab_2s_seg_if
-- Compiling interface cdx5n_fabric_flr_axil_if
-- Compiling interface cdx5n_h2c_st_byp_in_m2st_req_if
-- Compiling interface cdx5n_h2c_st_m2st_dat_if
-- Compiling interface cdx5n_mm_byp_in_m2m_req_if
-- Compiling interface cdx5n_mm_byp_out_rsp_if
-- Compiling interface cdx5n_pkt_sched_ser_if
-- Compiling interface cdx5n_qdm_tm_dsc_sts_if
-- Compiling interface cdx5n_qsts_rsp_if
-- Compiling interface cdx5n_rru_dst_crd_if
-- Compiling interface ks_plugin_credit_msg_if
-- Compiling interface ks_generic_meta_if
-- Compiling interface ks_generic_sfmd_if
-- Compiling interface ks_smpl_sb_if
-- Compiling interface ks_smpl_sb1024_if
-- Compiling interface rh_icsb_sb_if
-- Compiling interface ks_sched_msg_if
-- Compiling interface ks_stat_msg_if
-- Compiling interface ks_ts_info_msg_if
-- Compiling interface ks_plugin_ingress_notify_if
-- Compiling interface csr_to_mc_if
-- Compiling interface csr_from_mc_if
-- Compiling interface ks_mac_fc_msg_if_if
-- Compiling interface ks_net_fc_msg_if_if
-- Compiling interface ks_fc_fifo_stall_if_if
-- Compiling interface rh_mas_context_r1_hdr_if
-- Compiling interface rh_nic_rx_socket_context_r1_hdr_if
-- Compiling interface rh_mas_context_hdr_if
-- Compiling interface rh_pseudo_hdr_if
-- Compiling interface rh_pseudo_hdr_common_if
-- Compiling interface rh_pseudo_net_hdr_if
-- Compiling interface rh_pseudo_capsule_hdr_if
-- Compiling interface rh_context_hdr_if
-- Compiling interface rh_h2c_dma_context_hdr_if
-- Compiling interface rh_c2h_dma_context_hdr_if
-- Compiling interface rh_rx_netport_context_hdr_if
-- Compiling interface rh_tx_netport_context_hdr_if
-- Compiling interface rh_h2c_offload_hdr_if
-- Compiling interface rh_h2c_override_hdr_if
-- Compiling interface rh_c2h_packet_char_hdr_if
-- Compiling interface rh_c2h_packet_char_sf_hdr_if
-- Compiling interface rh_c2h_packet_char_sf_hier_if
-- Compiling interface rh_halfrouting_hdr_if
-- Compiling interface rh_igrs_meta_tso_off_if
-- Compiling interface rh_generic_meta_if
-- Compiling interface rh_generic_sfmd_if
-- Compiling interface rh_smpl_sb_if
-- Compiling interface rh_stat_msg_if
-- Compiling interface rh_sched_msg_if
-- Compiling interface rh_ts_info_msg_if
-- Compiling interface rh_ts_ctxt_info_msg_if
-- Compiling interface ks_ts_ctxt_info_msg_if
-- Compiling interface rh_egres_hclass_if
-- Compiling interface ks_hah_axil_if
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5n_v1_0/hdl/cpm5n_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:29 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 144

END_COMPILATION_MESSAGES(questasim:verilog:cpm5n_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 144 warning(s), 18.85 % complete

Compiling verilog library 'll_compress_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ll_compress_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:29 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ll_compress_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v1_0_0/.cxl.verilog.ll_compress_v1_0_0.ll_compress_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:29 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.04 % complete

Compiling verilog library 'pcie_axi4lite_tap_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pcie_axi4lite_tap_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pcie_axi4lite_tap_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_axi4lite_tap_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:30 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work pcie_axi4lite_tap_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_axi4lite_tap_v1_0_1/.cxl.verilog.pcie_axi4lite_tap_v1_0_1.pcie_axi4lite_tap_v1_0_1.lin64.cmf 
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_read_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cc_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cq_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_write_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_maxi_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_tag_manager
-- Compiling module pcie_axi4lite_tap_v1_0_1_top

Top level modules:
	pcie_axi4lite_tap_v1_0_1_top
End time: 11:28:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pcie_axi4lite_tap_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.23 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gtwizard_ultrascale_v1_5_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_5_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:30 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 11:28:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.42 % complete

Compiling verilog library 'noc_nps6_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nps6_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nps6_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps6_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:31 on Jul 13,2023
vlog -64 -L noc_nps6_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps6_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps6_v1_0_0/.cxl.systemverilog.noc_nps6_v1_0_0.noc_nps6_v1_0_0.lin64.cmf 
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 19

END_COMPILATION_MESSAGES(questasim:verilog:noc_nps6_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 19 warning(s), 19.62 % complete

Compiling verilog library 'v_csc_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_csc_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_csc_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:31 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_csc_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_csc_v1_1_6/.cxl.verilog.v_csc_v1_1_6.v_csc_v1_1_6.lin64.cmf 
End time: 11:28:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.81 % complete

Compiling vhdl library 'axi_lmb_bridge_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lmb_bridge_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_lmb_bridge_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lmb_bridge_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:32 on Jul 13,2023
vcom -64 -93 -work axi_lmb_bridge_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lmb_bridge_v1_0_1/.cxl.vhdl.axi_lmb_bridge_v1_0_1.axi_lmb_bridge_v1_0_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_lmb_bridge
-- Loading package NUMERIC_STD
-- Compiling architecture IMP of axi_lmb_bridge
End time: 11:28:32 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lmb_bridge_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.00 % complete

Compiling verilog library 'noc_nsu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nsu_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nsu_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nsu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:32 on Jul 13,2023
vlog -64 -L noc_nsu_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nsu_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nsu_v1_0_0/.cxl.systemverilog.noc_nsu_v1_0_0.noc_nsu_v1_0_0.lin64.cmf 
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(32): (vlog-2263) Redefinition of macro: 'MEM_DEPTH' (previously defined near /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)) .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(58): (vlog-2263) Redefinition of macro: 'NOC_NPP_AXRSVD0_WIDTH' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nsu_noc_define.vh(542), old value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH)', new value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH-`NOC_NPP_POISON_WIDTH)') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(75): (vlog-2263) Redefinition of macro: 'NOC_NPP_PKT_CTRL_WIDTH' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nsu_noc_define.vh(559), old value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH + `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)', new value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH+ `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(100): (vlog-2263) Redefinition of macro: 'NOC_NPP_TAG' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nsu_noc_define.vh(582), old value '141:134', new value '141:134  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(101): (vlog-2263) Redefinition of macro: 'NOC_NPP_SRC' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nsu_noc_define.vh(583), old value '153:142', new value '153:142  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_defines_nsu.vh(102): (vlog-2263) Redefinition of macro: 'NOC_NPP_DST' (previously defined near /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/nsu_noc_define.vh(584), old value '165:154', new value '165:154  ') .
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_sb_nsu.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:28:33 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 66

END_COMPILATION_MESSAGES(questasim:verilog:noc_nsu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 66 warning(s), 20.19 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fifo_generator_v13_1_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:33 on Jul 13,2023
vcom -64 -93 -work fifo_generator_v13_1_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Loading package STANDARD
End time: 11:28:34 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.38 % complete

Compiling verilog library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fifo_generator_v13_1_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:35 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work fifo_generator_v13_1_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_4_CONV_VER
-- Compiling module fifo_generator_v13_1_4_sync_stage
-- Compiling module fifo_generator_v13_1_4_bhv_ver_as
-- Compiling module fifo_generator_v13_1_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_4_axic_reg_slice

Top level modules:
End time: 11:28:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.58 % complete

Compiling verilog library 'axis_dbg_stub_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_dbg_stub_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_dbg_stub_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dbg_stub_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:35 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_dbg_stub_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dbg_stub_v1_0_0/.cxl.verilog.axis_dbg_stub_v1_0_0.axis_dbg_stub_v1_0_0.lin64.cmf 
-- Compiling module axis_dbg_stub_v1_0_0_axis_dbg_stub

Top level modules:
	axis_dbg_stub_v1_0_0_axis_dbg_stub
End time: 11:28:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_dbg_stub_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.77 % complete

Compiling verilog library 'xlslice_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xlslice_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlslice_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:36 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xlslice_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.cmf 
-- Compiling module xlslice_v1_0_2_xlslice

Top level modules:
	xlslice_v1_0_2_xlslice
End time: 11:28:36 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.96 % complete

Compiling verilog library 'qdma_v5_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:qdma_v5_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap qdma_v5_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdma_v5_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:36 on Jul 13,2023
vlog -64 -L qdma_v5_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work qdma_v5_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdma_v5_0_0/.cxl.systemverilog.qdma_v5_0_0.qdma_v5_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package qdma_v5_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module qdma_v5_0_0_GenericFIFO
-- Compiling module qdma_v5_0_0_GenericFIFO2
-- Compiling module qdma_v5_0_0_GenericFIFOAsyncNoHead
-- Compiling module qdma_v5_0_0_GenericFIFOAsync
-- Compiling module qdma_v5_0_0_GenericFIFOHead
-- Compiling module qdma_v5_0_0_GenericFIFOHead2
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	qdma_v5_0_0_GenericFIFO2
End time: 11:28:39 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 2776

END_COMPILATION_MESSAGES(questasim:verilog:qdma_v5_0_0)
==============================================================================


compile_simlib: 0 error(s), 2776 warning(s), 21.15 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_1_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_bram_ctrl_v4_1_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_bram_ctrl_v4_1_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:39 on Jul 13,2023
vcom -64 -93 -work axi_bram_ctrl_v4_1_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_bram_ctrl_v4_1_7/.cxl.vhdl.axi_bram_ctrl_v4_1_7.axi_bram_ctrl_v4_1_7.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_cs' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10622):Process LITE_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10628)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8421):Process LITE_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8427)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10368):Process LITE_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10383)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10078):Process LITE_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10094)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8187):Process LITE_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8199)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7929):Process LITE_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7943)
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Compiling entity wrap_brst_rd
-- Compiling architecture implementation of wrap_brst_rd
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity wrap_brst_rd
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22571):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22575)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16908):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16919)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22452):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22461)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22399):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22408)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22324):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22333)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16734):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16746)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16571):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16584)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22922):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22926)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19889):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19895)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22825):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22836)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22731):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22742)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22644):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22656)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18734):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18767)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17419):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17454)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15154): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21424):Process RLAST_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21438)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21287):Process RLAST_SM_CMB_PROCESS_RL
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21304)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15209): Nonresolved signal 'rl_count' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22626):Process line__22626
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22630)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20313):Process line__20313
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20317)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20056):Process line__20056
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20060)
-- Loading entity SRL_FIFO
-- Loading package axi_bram_ctrl_funcs
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(24404): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26569):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26582)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26321):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26335)
-- Loading entity lite_ecc_reg
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
End time: 11:28:40 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_1_7)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 21.35 % complete

Compiling verilog library 'axi_remapper_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_remapper_tx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_remapper_tx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_remapper_tx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_remapper_tx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_remapper_tx_v1_0_0/.cxl.verilog.axi_remapper_tx_v1_0_0.axi_remapper_tx_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_remapper_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.54 % complete

Compiling verilog library 'emb_fifo_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:emb_fifo_gen_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap emb_fifo_gen_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emb_fifo_gen_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:41 on Jul 13,2023
vlog -64 -L emb_fifo_gen_v1_0_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work emb_fifo_gen_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emb_fifo_gen_v1_0_2/.cxl.systemverilog.emb_fifo_gen_v1_0_2.emb_fifo_gen_v1_0_2.lin64.cmf 
-- Compiling module emb_fifo_gen_v1_0_2

Top level modules:
	emb_fifo_gen_v1_0_2
End time: 11:28:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:emb_fifo_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.73 % complete

Compiling verilog library 'dcmac_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dcmac_v2_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dcmac_v2_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dcmac_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work dcmac_v2_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dcmac_v2_1_0/.cxl.verilog.dcmac_v2_1_0.dcmac_v2_1_0.lin64.cmf 

Top level modules:
End time: 11:28:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dcmac_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.92 % complete

Compiling verilog library 'll_compress_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v2_1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ll_compress_v2_1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v2_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ll_compress_v2_1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v2_1_1/.cxl.verilog.ll_compress_v2_1_1.ll_compress_v2_1_1.lin64.cmf 

Top level modules:
End time: 11:28:43 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.12 % complete

Compiling verilog library 'ddr4_pl_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ddr4_pl_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:43 on Jul 13,2023
vlog -64 -L ddr4_pl_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_phy_v1_0_0/.cxl.systemverilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.cmf 
-- Compiling module ddr4_pl_phy_v1_0_0_pll
-- Compiling module ddr4_pl_phy_v1_0_0_xphy_bank_wrapper

Top level modules:
	ddr4_pl_phy_v1_0_0_pll
	ddr4_pl_phy_v1_0_0_xphy_bank_wrapper
End time: 11:28:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.31 % complete

Compiling verilog library 'axis_mem_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_mem_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_mem_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_mem_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:43 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_mem_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_mem_v1_0_0/.cxl.verilog.axis_mem_v1_0_0.axis_mem_v1_0_0.lin64.cmf 
-- Compiling module axis_mem_v1_0_0_generic_mux
-- Compiling module axis_mem_v1_0_0_generic_memrd
-- Compiling module axis_mem_v1_0_0_mem
-- Compiling module axis_mem_v1_0_0_axis_mem
-- Compiling module dfff
-- Compiling module axis_mem_v1_0_0_trace_header
-- Compiling module dff

Top level modules:
	axis_mem_v1_0_0_axis_mem
End time: 11:28:45 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_mem_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.50 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap generic_baseblocks_v2_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/generic_baseblocks_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work generic_baseblocks_v2_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.cmf 
-- Compiling module generic_baseblocks_v2_1_0_carry_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_0_carry_or
-- Compiling module generic_baseblocks_v2_1_0_carry
-- Compiling module generic_baseblocks_v2_1_0_command_fifo
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel
-- Compiling module generic_baseblocks_v2_1_0_comparator_static
-- Compiling module generic_baseblocks_v2_1_0_comparator
-- Compiling module generic_baseblocks_v2_1_0_mux_enc
-- Compiling module generic_baseblocks_v2_1_0_mux
-- Compiling module generic_baseblocks_v2_1_0_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_0_carry_latch_and
	generic_baseblocks_v2_1_0_carry_or
	generic_baseblocks_v2_1_0_carry
	generic_baseblocks_v2_1_0_command_fifo
	generic_baseblocks_v2_1_0_comparator_mask_static
	generic_baseblocks_v2_1_0_comparator_mask
	generic_baseblocks_v2_1_0_comparator_sel_mask_static
	generic_baseblocks_v2_1_0_comparator_sel_mask
	generic_baseblocks_v2_1_0_comparator_sel_static
	generic_baseblocks_v2_1_0_comparator_sel
	generic_baseblocks_v2_1_0_comparator_static
	generic_baseblocks_v2_1_0_comparator
	generic_baseblocks_v2_1_0_mux_enc
	generic_baseblocks_v2_1_0_nto1_mux
End time: 11:28:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.69 % complete

Compiling verilog library 'noc2_xbr4x2_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc2_xbr4x2_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc2_xbr4x2_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_xbr4x2_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:46 on Jul 13,2023
vlog -64 -L noc2_xbr4x2_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc2_xbr4x2_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_xbr4x2_v1_0_0/.cxl.systemverilog.noc2_xbr4x2_v1_0_0.noc2_xbr4x2_v1_0_0.lin64.cmf 
-- Compiling package noc2_xbr4x2_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc2_xbr4x2_v1_0/hdl/noc2_xbr4x2_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:46 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 15

END_COMPILATION_MESSAGES(questasim:verilog:noc2_xbr4x2_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 15 warning(s), 22.88 % complete

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gigantic_mux /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gigantic_mux 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:46 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work gigantic_mux -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf 

Top level modules:
End time: 11:28:46 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.08 % complete

Compiling verilog library 'xdfe_resampler_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_resampler_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_resampler_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_resampler_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:47 on Jul 13,2023
vlog -64 -L xdfe_resampler_v1_0_5 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_resampler_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_resampler_v1_0_5/.cxl.systemverilog.xdfe_resampler_v1_0_5.xdfe_resampler_v1_0_5.lin64.cmf 

Top level modules:
End time: 11:28:47 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_resampler_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.27 % complete

Compiling verilog library 'mpegtsmux_v1_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mpegtsmux_v1_1_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mpegtsmux_v1_1_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mpegtsmux_v1_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:47 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mpegtsmux_v1_1_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mpegtsmux_v1_1_5/.cxl.verilog.mpegtsmux_v1_1_5.mpegtsmux_v1_1_5.lin64.cmf 
End time: 11:28:47 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mpegtsmux_v1_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.46 % complete

Compiling vhdl library 'tmr_voter_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_voter_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_voter_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:48 on Jul 13,2023
vcom -64 -93 -work tmr_voter_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_voter_v1_0_4/.cxl.vhdl.tmr_voter_v1_0_4.tmr_voter_v1_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity temporal_bit
-- Compiling architecture IMP of temporal_bit
-- Compiling entity temporal_vec
-- Loading entity temporal_bit
-- Compiling architecture IMP of temporal_vec
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 11:28:48 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.65 % complete

Compiling verilog library 'v_vid_in_axi4s_v5_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v5_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_in_axi4s_v5_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_in_axi4s_v5_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:48 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_in_axi4s_v5_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_in_axi4s_v5_0_2/.cxl.verilog.v_vid_in_axi4s_v5_0_2.v_vid_in_axi4s_v5_0_2.lin64.cmf 
-- Compiling module v_vid_in_axi4s_v5_0_2_fifo_async
-- Compiling module v_vid_in_axi4s_v5_0_2_fifo_sync
-- Compiling module v_vid_in_axi4s_v5_0_2_cdc_single
-- Compiling module v_vid_in_axi4s_v5_0_2_coupler
-- Compiling module v_vid_in_axi4s_v5_0_2_formatter
-- Compiling module v_vid_in_axi4s_v5_0_2_drop
-- Compiling module v_vid_in_axi4s_v5_0_2_remap
-- Compiling module v_vid_in_axi4s_v5_0_2

Top level modules:
	v_vid_in_axi4s_v5_0_2
End time: 11:28:48 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v5_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.85 % complete

Compiling verilog library 'noc_nps4_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nps4_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nps4_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps4_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:49 on Jul 13,2023
vlog -64 -L noc_nps4_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps4_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nps4_v1_0_0/.cxl.systemverilog.noc_nps4_v1_0_0.noc_nps4_v1_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(questasim:verilog:noc_nps4_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 24.04 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_22)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ahblite_axi_bridge_v3_0_22 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ahblite_axi_bridge_v3_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:49 on Jul 13,2023
vcom -64 -93 -work ahblite_axi_bridge_v3_0_22 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ahblite_axi_bridge_v3_0_22/.cxl.vhdl.ahblite_axi_bridge_v3_0_22.ahblite_axi_bridge_v3_0_22.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 11:28:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.23 % complete

Compiling verilog library 'fast_adapter_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fast_adapter_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fast_adapter_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fast_adapter_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:50 on Jul 13,2023
vlog -64 -L fast_adapter_v1_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work fast_adapter_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fast_adapter_v1_0_4/.cxl.systemverilog.fast_adapter_v1_0_4.fast_adapter_v1_0_4.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:28:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 53

END_COMPILATION_MESSAGES(questasim:verilog:fast_adapter_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 53 warning(s), 24.42 % complete

Compiling verilog library 'bscan_axi_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bscan_axi_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap bscan_axi_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bscan_axi_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:50 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work bscan_axi_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bscan_axi_v1_0_0/.cxl.verilog.bscan_axi_v1_0_0.bscan_axi_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bscan_axi_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.62 % complete

Compiling systemc library 'processing_system7_v5_5_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:processing_system7_v5_5_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap processing_system7_v5_5_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/processing_system7_v5_5_6 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -work processing_system7_v5_5_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/processing_system7_v5_5_6/.cxl.systemc.processing_system7_v5_5_6.processing_system7_v5_5_6.lin64.cmf 
Start time: 11:28:51 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

** Warning: (sccom-6102) The object "m_axi_gp" is not debuggable. (/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/processing_system7_v5_5/sim_tlm/xilinx-zynq.h, 69)
End time: 11:28:52 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:systemc:processing_system7_v5_5_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.81 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdcp22_rng_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_rng_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:52 on Jul 13,2023
vlog -64 -L hdcp22_rng_v1_0_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_rng_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.cmf 

Top level modules:
End time: 11:28:53 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.00 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ten_gig_eth_pcs_pma_v6_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ten_gig_eth_pcs_pma_v6_0_23 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ten_gig_eth_pcs_pma_v6_0_23/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_23.ten_gig_eth_pcs_pma_v6_0_23.lin64.cmf 

Top level modules:
End time: 11:28:54 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.19 % complete

Compiling verilog library 'axi_remapper_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_remapper_rx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_remapper_rx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_remapper_rx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:54 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_remapper_rx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_remapper_rx_v1_0_0/.cxl.verilog.axi_remapper_rx_v1_0_0.axi_remapper_rx_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:54 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_remapper_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.38 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mipi_csi2_tx_ctrl_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_csi2_tx_ctrl_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:54 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf 

Top level modules:
End time: 11:28:55 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.58 % complete

Compiling vhdl library 'fit_timer_v2_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fit_timer_v2_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fit_timer_v2_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:56 on Jul 13,2023
vcom -64 -93 -work fit_timer_v2_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 11:28:57 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.77 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_phy_controller_v2_2_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_2_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:57 on Jul 13,2023
vcom -64 -93 -work vid_phy_controller_v2_2_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_2_14/.cxl.vhdl.vid_phy_controller_v2_2_14.vid_phy_controller_v2_2_14.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 11:28:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.96 % complete

Compiling verilog library 'vid_phy_controller_v2_2_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_phy_controller_v2_2_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_2_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:57 on Jul 13,2023
vlog -64 -L vid_phy_controller_v2_2_14 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vid_phy_controller_v2_2_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_2_14/.cxl.verilog.vid_phy_controller_v2_2_14.vid_phy_controller_v2_2_14.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_14_sync_block
-- Compiling module vid_phy_controller_v2_2_14_sync_pulse
-- Compiling module vid_phy_controller_v2_2_14_cpll_railing
-- Compiling module vid_phy_controller_v2_2_14_axi4lite
-- Compiling module vid_phy_controller_v2_2_14_drp_control
-- Compiling module vid_phy_controller_v2_2_14_drp_control_8series
-- Compiling module vid_phy_controller_v2_2_14_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_2_14_interrupts
-- Compiling module vid_phy_controller_v2_2_14_gtp_common

Top level modules:
	vid_phy_controller_v2_2_14_sync_block
	vid_phy_controller_v2_2_14_sync_pulse
	vid_phy_controller_v2_2_14_cpll_railing
	vid_phy_controller_v2_2_14_axi4lite
	vid_phy_controller_v2_2_14_drp_control
	vid_phy_controller_v2_2_14_drp_control_8series
	vid_phy_controller_v2_2_14_drp_control_hdmi
	vid_phy_controller_v2_2_14_gtp_common
End time: 11:28:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:58 on Jul 13,2023
vlog -64 -L vid_phy_controller_v2_2_14 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_2_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_phy_controller_v2_2_14/.cxl.systemverilog.vid_phy_controller_v2_2_14.vid_phy_controller_v2_2_14.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_14_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_2_14_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_2_14_datawidth_conv
-- Compiling module vid_phy_controller_v2_2_14_gt_tx_tmdsclk_patgen
-- Compiling module vid_phy_controller_v2_2_14_dru

Top level modules:
	vid_phy_controller_v2_2_14_lib_sync_v1_0
	vid_phy_controller_v2_2_14_lib_cap_v1_0
	vid_phy_controller_v2_2_14_lib_edge_v1_0
	vid_phy_controller_v2_2_14_lib_fifo_sc_v1_0
	vid_phy_controller_v2_2_14_lib_div_v1_0
	vid_phy_controller_v2_2_14_datawidth_conv
	vid_phy_controller_v2_2_14_gt_tx_tmdsclk_patgen
	vid_phy_controller_v2_2_14_dru
End time: 11:28:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.15 % complete

Compiling verilog library 'ltlib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ltlib_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ltlib_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:58 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ltlib_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:28:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.35 % complete

Compiling verilog library 'av_pat_gen_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap av_pat_gen_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/av_pat_gen_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:59 on Jul 13,2023
vlog -64 -L av_pat_gen_v2_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work av_pat_gen_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/av_pat_gen_v2_0_0/.cxl.systemverilog.av_pat_gen_v2_0_0.av_pat_gen_v2_0_0.lin64.cmf 
-- Compiling module av_pat_gen_v2_0_0_av_axi
-- Compiling module av_pat_gen_v2_0_0_video_pattern_new
-- Compiling module av_pat_gen_v2_0_0_dport
-- Compiling module av_pat_gen_v2_0_0
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v2_0_0
End time: 11:28:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.54 % complete

Compiling verilog library 'uram_rd_back_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uram_rd_back_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap uram_rd_back_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uram_rd_back_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:59 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work uram_rd_back_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.lin64.cmf 

Top level modules:
End time: 11:28:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uram_rd_back_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.73 % complete

Compiling vhdl library 'xbip_utils_v3_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_utils_v3_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_utils_v3_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:59 on Jul 13,2023
vcom -64 -93 -work xbip_utils_v3_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:00 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.92 % complete

Compiling verilog library 'v_deinterlacer_v5_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_deinterlacer_v5_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_deinterlacer_v5_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:00 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_deinterlacer_v5_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_deinterlacer_v5_1_0/.cxl.verilog.v_deinterlacer_v5_1_0.v_deinterlacer_v5_1_0.lin64.cmf 
End time: 11:29:00 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.12 % complete

Compiling verilog library 'audio_tpg_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap audio_tpg_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_tpg_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:00 on Jul 13,2023
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work audio_tpg_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module apg_async_fifo
-- Compiling module audio_incremental_checker
-- Compiling module axi_interface
-- Compiling module axi_registers
-- Compiling module audio_tpg_v1_0_0

Top level modules:
	apg_async_fifo
	audio_tpg_v1_0_0
End time: 11:29:01 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:01 on Jul 13,2023
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work audio_tpg_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module pat_gen_engine

Top level modules:
	pat_gen_engine
End time: 11:29:01 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.31 % complete

Compiling vhdl library 'iomodule_v3_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap iomodule_v3_1_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/iomodule_v3_1_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:01 on Jul 13,2023
vcom -64 -93 -work iomodule_v3_1_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/iomodule_v3_1_8/.cxl.vhdl.iomodule_v3_1_8.iomodule_v3_1_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity xil_scan_reset_control
-- Compiling architecture IMP of xil_scan_reset_control
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_FDR
-- Compiling architecture IMP of MB_FDR
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity MB_MULT_AND
-- Compiling architecture IMP of MB_MULT_AND
-- Compiling entity MB_LUT3
-- Compiling architecture IMP of MB_LUT3
-- Compiling entity MB_MUXF5
-- Compiling architecture IMP of MB_MUXF5
-- Compiling entity MB_MUXF6
-- Compiling architecture IMP of MB_MUXF6
-- Compiling entity mb_sync_bit
-- Loading entity xil_scan_reset_control
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Compiling entity mb_sync_reset
-- Compiling architecture IMP of mb_sync_reset
-- Loading package IOModule_Vote_Pkg
-- Compiling entity pulse_sync
-- Compiling architecture IMP of pulse_sync
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity UART_Core
-- Compiling architecture IMP of UART_Core
-- Compiling entity UART
-- Compiling architecture IMP of Uart
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 11:29:02 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.50 % complete

Compiling systemc library 'versal_cips_v3_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v3_2_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap versal_cips_v3_2_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_v3_2_2 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/debug_tcp_server_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/protobuf/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rwd_tlmmodel_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_sc_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emu_perf_common_v1_0/include -work versal_cips_v3_2_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_v3_2_2/.cxl.systemc.versal_cips_v3_2_2.versal_cips_v3_2_2.lin64.cmf 
Start time: 11:29:02 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:29:04 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v3_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.69 % complete

Compiling verilog library 'cpm4_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpm4_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cpm4_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm4_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:04 on Jul 13,2023
vlog -64 -L cpm4_v1_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cpm4_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm4_v1_0_9/.cxl.systemverilog.cpm4_v1_0_9.cpm4_v1_0_9.lin64.cmf 
-- Compiling interface pciea_port_axis_rq_if
-- Compiling interface pciea_port_axis_cc_if
-- Compiling interface pciea_port_axis_ext_cq_if
-- Compiling interface pciea_port_axis_ext_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_c2h_axis_if
-- Compiling interface dma_pcie_byp_in_if
-- Compiling interface dma_pcie_byp_out_if
-- Compiling interface dma_pcie_h2c_axis_if
-- Compiling interface dma_pcie_mdma_c2h_axis_if
-- Compiling interface dma_pcie_mdma_h2c_axis_if
-- Compiling interface dma_pcie_mdma_byp_out_if
-- Compiling interface dma_pcie_mdma_byp_in_if
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:29:04 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 62

END_COMPILATION_MESSAGES(questasim:verilog:cpm4_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 62 warning(s), 27.88 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_24)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_ahblite_bridge_v3_0_24 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ahblite_bridge_v3_0_24 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:05 on Jul 13,2023
vcom -64 -93 -work axi_ahblite_bridge_v3_0_24 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ahblite_bridge_v3_0_24/.cxl.vhdl.axi_ahblite_bridge_v3_0_24.axi_ahblite_bridge_v3_0_24.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 11:29:05 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.08 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap microblaze_v9_5_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_v9_5_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:05 on Jul 13,2023
vcom -64 -93 -work microblaze_v9_5_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:07 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.27 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_uhdsdi_vidgen_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_uhdsdi_vidgen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:07 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_uhdsdi_vidgen_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.cmf 
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_horz
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_output
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_vert
-- Compiling module v_uhdsdi_vidgen_v1_0_1_vidgen_ntsc
-- Compiling module v_uhdsdi_vidgen_v1_0_1_vidgen_pal
-- Compiling module v_uhdsdi_vidgen_v1_0_1

Top level modules:
	v_uhdsdi_vidgen_v1_0_1
End time: 11:29:08 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.46 % complete

Compiling verilog library 'xdma_v4_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdma_v4_1_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdma_v4_1_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:08 on Jul 13,2023
vlog -64 -L xdma_v4_1_20 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdma_v4_1_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdma_v4_1_20/.cxl.systemverilog.xdma_v4_1_20.xdma_v4_1_20.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package xdma_v4_1_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
-- Compiling interface dma_pcie_dsc_out_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx1024_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx2048_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module xdma_v4_1_20_BufferMem
-- Compiling module xdma_v4_1_20_GenericFIFO1R2W
-- Compiling module xdma_v4_1_20_GenericFIFO
-- Compiling module xdma_v4_1_20_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_1_20_GenericFIFOAsync
-- Compiling module xdma_v4_1_20_GenericFIFOHead
-- Compiling module xdma_v4_1_20_GenericFIFOHead2
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	xdma_v4_1_20_BufferMem
	xdma_v4_1_20_GenericFIFO1R2W
End time: 11:29:09 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 533

END_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_20)
==============================================================================


compile_simlib: 0 error(s), 533 warning(s), 28.65 % complete

Compiling vhdl library 'fifo_generator_v13_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fifo_generator_v13_2_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_2_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:09 on Jul 13,2023
vcom -64 -93 -work fifo_generator_v13_2_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_2_7/.cxl.vhdl.fifo_generator_v13_2_7.fifo_generator_v13_2_7.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:11 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.85 % complete

Compiling verilog library 'fifo_generator_v13_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fifo_generator_v13_2_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_2_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:11 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work fifo_generator_v13_2_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_2_7/.cxl.verilog.fifo_generator_v13_2_7.fifo_generator_v13_2_7.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_7_CONV_VER
-- Compiling module fifo_generator_v13_2_7_sync_stage
-- Compiling module fifo_generator_v13_2_7_bhv_ver_as
-- Compiling module fifo_generator_v13_2_7_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_7_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_7_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_7_axic_reg_slice

Top level modules:
End time: 11:29:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.04 % complete

Compiling verilog library 'll_compress_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v2_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ll_compress_v2_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:12 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ll_compress_v2_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v2_0_1/.cxl.verilog.ll_compress_v2_0_1.ll_compress_v2_0_1.lin64.cmf 

Top level modules:
End time: 11:29:12 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.23 % complete

Compiling verilog library 'axis_ila_pp_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_ila_pp_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_ila_pp_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_pp_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:12 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_ila_pp_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_pp_v1_0_0/.cxl.verilog.axis_ila_pp_v1_0_0.axis_ila_pp_v1_0_0.lin64.cmf 
-- Compiling module axis_ila_pp_v1_0_0_axis_ila_pp

Top level modules:
	axis_ila_pp_v1_0_0_axis_ila_pp
End time: 11:29:13 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_ila_pp_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.42 % complete

Compiling verilog library 'l_ethernet_v3_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v3_3_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap l_ethernet_v3_3_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/l_ethernet_v3_3_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:13 on Jul 13,2023
vlog -64 -L l_ethernet_v3_3_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work l_ethernet_v3_3_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/l_ethernet_v3_3_1/.cxl.systemverilog.l_ethernet_v3_3_1.l_ethernet_v3_3_1.lin64.cmf 

Top level modules:
End time: 11:29:21 on Jul 13,2023, Elapsed time: 0:00:08
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v3_3_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.62 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdcp_keymngmt_blk_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp_keymngmt_blk_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:22 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_0_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_0_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_0_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_0

Top level modules:
	hdcp_keymngmt_blk_v1_0_0
End time: 11:29:22 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.81 % complete

Compiling vhdl library 'v_hdmi_phy1_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_hdmi_phy1_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_phy1_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_phy1_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:22 on Jul 13,2023
vcom -64 -93 -work v_hdmi_phy1_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_phy1_v1_0_7/.cxl.vhdl.v_hdmi_phy1_v1_0_7.v_hdmi_phy1_v1_0_7.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 11:29:22 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_hdmi_phy1_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.00 % complete

Compiling verilog library 'v_hdmi_phy1_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_phy1_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_phy1_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_phy1_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:22 on Jul 13,2023
vlog -64 -L v_hdmi_phy1_v1_0_7 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_hdmi_phy1_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_phy1_v1_0_7/.cxl.verilog.v_hdmi_phy1_v1_0_7.v_hdmi_phy1_v1_0_7.lin64.cmf 
-- Compiling module v_hdmi_phy1_v1_0_7_sync_block
-- Compiling module v_hdmi_phy1_v1_0_7_sync_pulse
-- Compiling module v_hdmi_phy1_v1_0_7_cpll_railing
-- Compiling module v_hdmi_phy1_v1_0_7_axi4lite
-- Compiling module v_hdmi_phy1_v1_0_7_drp_control
-- Compiling module v_hdmi_phy1_v1_0_7_drp_control_8series
-- Compiling module v_hdmi_phy1_v1_0_7_drp_control_hdmi
-- Compiling module v_hdmi_phy1_v1_0_7_interrupts
-- Compiling module v_hdmi_phy1_v1_0_7_gtp_common

Top level modules:
	v_hdmi_phy1_v1_0_7_sync_block
	v_hdmi_phy1_v1_0_7_sync_pulse
	v_hdmi_phy1_v1_0_7_cpll_railing
	v_hdmi_phy1_v1_0_7_axi4lite
	v_hdmi_phy1_v1_0_7_drp_control
	v_hdmi_phy1_v1_0_7_drp_control_8series
	v_hdmi_phy1_v1_0_7_drp_control_hdmi
	v_hdmi_phy1_v1_0_7_gtp_common
End time: 11:29:23 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:23 on Jul 13,2023
vlog -64 -L v_hdmi_phy1_v1_0_7 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_phy1_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_phy1_v1_0_7/.cxl.systemverilog.v_hdmi_phy1_v1_0_7.v_hdmi_phy1_v1_0_7.lin64.cmf 
-- Compiling module v_hdmi_phy1_v1_0_7_lib_rst_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_sync_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_cap_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_edge_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_cda_gray_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_fifo_sc_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_fifo_dc_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_lib_div_v1_0
-- Compiling module v_hdmi_phy1_v1_0_7_datawidth_conv
-- Compiling module v_hdmi_phy1_v1_0_7_gt_tx_tmdsclk_patgen
-- Compiling module v_hdmi_phy1_v1_0_7_dru

Top level modules:
	v_hdmi_phy1_v1_0_7_lib_sync_v1_0
	v_hdmi_phy1_v1_0_7_lib_cap_v1_0
	v_hdmi_phy1_v1_0_7_lib_edge_v1_0
	v_hdmi_phy1_v1_0_7_lib_fifo_sc_v1_0
	v_hdmi_phy1_v1_0_7_lib_div_v1_0
	v_hdmi_phy1_v1_0_7_datawidth_conv
	v_hdmi_phy1_v1_0_7_gt_tx_tmdsclk_patgen
	v_hdmi_phy1_v1_0_7_dru
End time: 11:29:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_phy1_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.19 % complete

Compiling verilog library 'rst_vip_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rst_vip_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rst_vip_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:23 on Jul 13,2023
vlog -64 -L rst_vip_v1_0_4 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work rst_vip_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rst_vip_v1_0_4/.cxl.systemverilog.rst_vip_v1_0_4.rst_vip_v1_0_4.lin64.cmf 
-- Compiling module rst_vip_v1_0_4_top

Top level modules:
	rst_vip_v1_0_4_top
End time: 11:29:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.38 % complete

Compiling verilog library 'mrmac_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mrmac_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mrmac_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mrmac_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:23 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mrmac_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mrmac_v2_0_0/.cxl.verilog.mrmac_v2_0_0.mrmac_v2_0_0.lin64.cmf 

Top level modules:
End time: 11:29:24 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mrmac_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.58 % complete

Compiling vhdl library 'hdmi_gt_controller_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:hdmi_gt_controller_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdmi_gt_controller_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_gt_controller_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:24 on Jul 13,2023
vcom -64 -93 -work hdmi_gt_controller_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_gt_controller_v1_0_8/.cxl.vhdl.hdmi_gt_controller_v1_0_8.hdmi_gt_controller_v1_0_8.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 11:29:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:hdmi_gt_controller_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.77 % complete

Compiling verilog library 'hdmi_gt_controller_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdmi_gt_controller_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdmi_gt_controller_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_gt_controller_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:24 on Jul 13,2023
vlog -64 -L hdmi_gt_controller_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hdmi_gt_controller_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_gt_controller_v1_0_8/.cxl.verilog.hdmi_gt_controller_v1_0_8.hdmi_gt_controller_v1_0_8.lin64.cmf 
-- Compiling module hdmi_gt_controller_v1_0_8_axi4lite
-- Compiling module hdmi_gt_controller_v1_0_8_drp_control
-- Compiling module hdmi_gt_controller_v1_0_8_interrupts
-- Compiling module hdmi_gt_controller_v1_0_8_lock_debounce
-- Compiling module hdmi_gt_controller_v1_0_8_userdata_rx
-- Compiling module hdmi_gt_controller_v1_0_8_userdata_tx

Top level modules:
	hdmi_gt_controller_v1_0_8_axi4lite
	hdmi_gt_controller_v1_0_8_drp_control
	hdmi_gt_controller_v1_0_8_lock_debounce
	hdmi_gt_controller_v1_0_8_userdata_rx
	hdmi_gt_controller_v1_0_8_userdata_tx
End time: 11:29:25 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:25 on Jul 13,2023
vlog -64 -L hdmi_gt_controller_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_gt_controller_v1_0_8/.cxl.systemverilog.hdmi_gt_controller_v1_0_8.hdmi_gt_controller_v1_0_8.lin64.cmf 
-- Compiling module hdmi_gt_controller_v1_0_8_dru
-- Compiling module hdmi_gt_controller_v1_0_8_lib_rst_v1_0
-- Compiling module hdmi_gt_controller_v1_0_8_lib_edge_v1_0
-- Compiling module hdmi_gt_controller_v1_0_8_tx_tmdsclk_patgen

Top level modules:
	hdmi_gt_controller_v1_0_8_dru
	hdmi_gt_controller_v1_0_8_lib_edge_v1_0
	hdmi_gt_controller_v1_0_8_tx_tmdsclk_patgen
End time: 11:29:25 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdmi_gt_controller_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.96 % complete

Compiling verilog library 'cmac_usplus_v3_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v3_1_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cmac_usplus_v3_1_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmac_usplus_v3_1_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:25 on Jul 13,2023
vlog -64 -L cmac_usplus_v3_1_10 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_usplus_v3_1_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmac_usplus_v3_1_10/.cxl.systemverilog.cmac_usplus_v3_1_10.cmac_usplus_v3_1_10.lin64.cmf 

Top level modules:
End time: 11:29:27 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v3_1_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.15 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_lite_ipif_v3_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lite_ipif_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:27 on Jul 13,2023
vcom -64 -93 -work axi_lite_ipif_v3_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 11:29:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.35 % complete

Compiling verilog library 'xlconstant_v1_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xlconstant_v1_1_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlconstant_v1_1_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:28 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xlconstant_v1_1_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlconstant_v1_1_7/.cxl.verilog.xlconstant_v1_1_7.xlconstant_v1_1_7.lin64.cmf 
-- Compiling module xlconstant_v1_1_7_xlconstant

Top level modules:
	xlconstant_v1_1_7_xlconstant
End time: 11:29:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.54 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tcc_decoder_3gpplte_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_decoder_3gpplte_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:28 on Jul 13,2023
vcom -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BIN_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_BSM2DSM_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_WENG2RENG_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_IPU2MSEQ_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_Block_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_IPU2OPU_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_MSEQ2OPU_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_BMAN2READ_to_slv".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BOUT_to_slv".
End time: 11:29:30 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 31.73 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_uhdsdi_rx_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_rx_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:30 on Jul 13,2023
vcom -64 -93 -work v_smpte_uhdsdi_rx_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_rx_v1_0_1/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_1.v_smpte_uhdsdi_rx_v1_0_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VCOMPONENTS
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 11:29:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.92 % complete

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_uhdsdi_rx_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_rx_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:31 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_rx_v1_0_1/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_1.v_smpte_uhdsdi_rx_v1_0_1.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_hdr_extract
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_1

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_1
End time: 11:29:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.12 % complete

Compiling verilog library 'audio_clock_recovery_unit_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_unit_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap audio_clock_recovery_unit_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_clock_recovery_unit_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:31 on Jul 13,2023
vlog -64 -L audio_clock_recovery_unit_v1_0_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work audio_clock_recovery_unit_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_clock_recovery_unit_v1_0_2/.cxl.systemverilog.audio_clock_recovery_unit_v1_0_2.audio_clock_recovery_unit_v1_0_2.lin64.cmf 
-- Compiling module audio_clock_recovery_unit_v1_0_2_axi
-- Compiling module audio_clock_recovery_unit_v1_0_2_sys
-- Compiling module audio_clock_recovery_unit_v1_0_2

Top level modules:
	audio_clock_recovery_unit_v1_0_2
End time: 11:29:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_unit_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.31 % complete

Compiling verilog library 'axis_ila_ct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_ila_ct_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_ila_ct_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_ct_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:31 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_ila_ct_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_ct_v1_0_0/.cxl.verilog.axis_ila_ct_v1_0_0.axis_ila_ct_v1_0_0.lin64.cmf 
-- Compiling module axis_ila_ct_v1_0_0_axis_ila_ct

Top level modules:
	axis_ila_ct_v1_0_0_axis_ila_ct
End time: 11:29:32 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_ila_ct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.50 % complete

Compiling verilog library 'v_vscaler_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vscaler_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vscaler_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:32 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vscaler_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vscaler_v1_1_6/.cxl.verilog.v_vscaler_v1_1_6.v_vscaler_v1_1_6.lin64.cmf 
End time: 11:29:32 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.69 % complete

Compiling verilog library 'ta_dma_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ta_dma_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ta_dma_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:32 on Jul 13,2023
vlog -64 -L ta_dma_v1_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ta_dma_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ta_dma_v1_0_11/.cxl.systemverilog.ta_dma_v1_0_11.ta_dma_v1_0_11.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ta_dma_v1_0/hdl/ta_dma_v1_0_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 11:29:33 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.88 % complete

Compiling verilog library 'v_hcresampler_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hcresampler_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hcresampler_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:33 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_hcresampler_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hcresampler_v1_1_6/.cxl.verilog.v_hcresampler_v1_1_6.v_hcresampler_v1_1_6.lin64.cmf 
End time: 11:29:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.08 % complete

Compiling verilog library 'hbm_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hbm_v1_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hbm_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:33 on Jul 13,2023
vlog -64 -L hbm_v1_0_13 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hbm_v1_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hbm_v1_0_13/.cxl.systemverilog.hbm_v1_0_13.hbm_v1_0_13.lin64.cmf 
-- Compiling module hbm_top
-- Compiling module hbm_apb_mst
-- Compiling module hbm_temp_rd
-- Compiling module hbm_apb_arbiter
-- Compiling module hbm_data_fetch

Top level modules:
	hbm_top
End time: 11:29:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.27 % complete

Compiling verilog library 'xpm_cdc_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xpm_cdc_gen_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xpm_cdc_gen_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm_cdc_gen_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:34 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xpm_cdc_gen_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xpm_cdc_gen_v1_0_2/.cxl.verilog.xpm_cdc_gen_v1_0_2.xpm_cdc_gen_v1_0_2.lin64.cmf 
-- Compiling module xpm_cdc_gen_v1_0_2

Top level modules:
	xpm_cdc_gen_v1_0_2
End time: 11:29:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xpm_cdc_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.46 % complete

Compiling verilog library 'v_axi4s_remap_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_axi4s_remap_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_remap_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:34 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_axi4s_remap_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_remap_v1_1_6/.cxl.verilog.v_axi4s_remap_v1_1_6.v_axi4s_remap_v1_1_6.lin64.cmf 
End time: 11:29:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.65 % complete

Compiling verilog library 'cmac_v2_6_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_6_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cmac_v2_6_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmac_v2_6_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:35 on Jul 13,2023
vlog -64 -L cmac_v2_6_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_v2_6_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmac_v2_6_8/.cxl.systemverilog.cmac_v2_6_8.cmac_v2_6_8.lin64.cmf 

Top level modules:
End time: 11:29:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_6_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.85 % complete

Compiling vhdl library 'uhdsdi_gt_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap uhdsdi_gt_v2_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:35 on Jul 13,2023
vcom -64 -93 -work uhdsdi_gt_v2_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_1_0/.cxl.vhdl.uhdsdi_gt_v2_1_0.uhdsdi_gt_v2_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.04 % complete

Compiling verilog library 'uhdsdi_gt_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap uhdsdi_gt_v2_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:36 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work uhdsdi_gt_v2_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_1_0/.cxl.verilog.uhdsdi_gt_v2_1_0.uhdsdi_gt_v2_1_0.lin64.cmf 
-- Compiling module uhdsdi_gt_v2_1_0_drp_control
-- Compiling module uhdsdi_gt_v2_1_0_rate_detect
-- Compiling module uhdsdi_gt_v2_1_0_control
-- Compiling module uhdsdi_gt_v2_1_0_rx_control
-- Compiling module uhdsdi_gt_v2_1_0_tx_control
-- Compiling module uhdsdi_gt_v2_1_0_sync_block
-- Compiling module uhdsdi_gt_v2_1_0_drp_control_fsm
-- Compiling module uhdsdi_gt_v2_1_0_gthe4_common
-- Compiling module uhdsdi_gt_v2_1_0_gtwizard_ultrascale_v1_7_14_gtye4_common

Top level modules:
	uhdsdi_gt_v2_1_0_control
	uhdsdi_gt_v2_1_0_gthe4_common
	uhdsdi_gt_v2_1_0_gtwizard_ultrascale_v1_7_14_gtye4_common
End time: 11:29:36 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.23 % complete

Compiling verilog library 'in_system_ibert_v1_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap in_system_ibert_v1_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/in_system_ibert_v1_0_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:36 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work in_system_ibert_v1_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/in_system_ibert_v1_0_17/.cxl.verilog.in_system_ibert_v1_0_17.in_system_ibert_v1_0_17.lin64.cmf 

Top level modules:
End time: 11:29:36 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.42 % complete

Compiling systemc library 'versal_cips_v3_3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v3_3_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap versal_cips_v3_3_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_v3_3_0 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/debug_tcp_server_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/protobuf/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rwd_tlmmodel_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_qdma_sc_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emu_perf_common_v1_0/include -work versal_cips_v3_3_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_v3_3_0/.cxl.systemc.versal_cips_v3_3_0.versal_cips_v3_3_0.lin64.cmf 
Start time: 11:29:37 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:29:38 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v3_3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.62 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lut_buffer_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lut_buffer_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:38 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work lut_buffer_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.cmf 

Top level modules:
End time: 11:29:39 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.81 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fifo_generator_v13_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:39 on Jul 13,2023
vcom -64 -93 -work fifo_generator_v13_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_6_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_preload0
-- Loading entity fifo_generator_v13_0_6_bhv_as
-- Loading entity fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_v13_0_6_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_6_axic_reg_slice
-- Loading entity fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
End time: 11:29:40 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.00 % complete

Compiling verilog library 'stm_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap stm_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/stm_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:41 on Jul 13,2023
vlog -64 -L stm_v1_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/stm_v1_0/.cxl.systemverilog.stm_v1_0.stm_v1_0.lin64.cmf 
-- Compiling module stma_v1_0_0_fifo_lut
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(237): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(239): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(241): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(249): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(269): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(270): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(287): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(288): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(290): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(293): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(297): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(317): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(320): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(321): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_fifo_bram
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(741): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(742): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(743): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(778): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(779): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_simple_dport_bram_rst
-- Compiling module stma_v1_0_0_c2h
-- Compiling module stma_v1_0_0_h2c
-- Compiling module stma_v1_0_0_top

Top level modules:
	stma_v1_0_0_top
End time: 11:29:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 40

END_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0)
==============================================================================


compile_simlib: 0 error(s), 40 warning(s), 35.19 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_infrastructure_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_infrastructure_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axis_infrastructure_v1_1_0_mux_enc
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_0_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_0_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_0_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_0_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_0_mux_enc
	axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_0_clock_synchronizer
	axis_infrastructure_v1_1_0_cdc_handshake
End time: 11:29:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.38 % complete

Compiling verilog library 'interlaken_v2_4_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap interlaken_v2_4_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/interlaken_v2_4_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work interlaken_v2_4_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/interlaken_v2_4_12/.cxl.verilog.interlaken_v2_4_12.interlaken_v2_4_12.lin64.cmf 

Top level modules:
End time: 11:29:42 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.58 % complete

Compiling verilog library 'xlconcat_v2_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xlconcat_v2_1_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlconcat_v2_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xlconcat_v2_1_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xlconcat_v2_1_4/.cxl.verilog.xlconcat_v2_1_4.xlconcat_v2_1_4.lin64.cmf 
-- Compiling module xlconcat_v2_1_4_xlconcat

Top level modules:
	xlconcat_v2_1_4_xlconcat
End time: 11:29:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.77 % complete

Compiling verilog library 'axis_ila_txns_cntr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_ila_txns_cntr_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_ila_txns_cntr_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_txns_cntr_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_ila_txns_cntr_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_txns_cntr_v1_0_0/.cxl.verilog.axis_ila_txns_cntr_v1_0_0.axis_ila_txns_cntr_v1_0_0.lin64.cmf 
-- Compiling module axis_ila_txns_cntr_v1_0_0_cntr
-- Compiling module axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr

Top level modules:
	axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr
End time: 11:29:43 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_ila_txns_cntr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.96 % complete

Compiling verilog library 'stm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap stm_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/stm_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:43 on Jul 13,2023
vlog -64 -L stm_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/stm_v1_0_0/.cxl.systemverilog.stm_v1_0_0.stm_v1_0_0.lin64.cmf 
-- Compiling package stm_v1_0_vl_rfs_sv_unit
-- Compiling module stm_v1_0_0_acc
-- Compiling module stm_v1_0_0_c2h
-- Compiling module stm_v1_0_0_cache_cam
-- Compiling module stm_v1_0_0_fifo_lut
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2548): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2550): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2551): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2552): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2552): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2554): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2555): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2558): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2568): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2569): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2579): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2580): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2581): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2582): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2599): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2600): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2608): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2609): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2626): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2629): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2632): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2633): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2780): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2781): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2782): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2782): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2784): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2785): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_0_no_fifo_reg
-- Compiling module stm_v1_0_0_h2c
-- Compiling module stm_v1_0_0_pri_enc
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7908): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7909): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7910): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7912): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7913): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7914): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7915): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7916): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7917): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7918): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7920): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7921): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7922): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7923): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7924): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7925): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7926): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7927): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7928): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7929): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7930): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7931): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7932): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7933): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7934): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7935): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7936): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7937): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7938): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7939): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7943): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7944): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7946): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7948): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7949): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7950): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7951): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7952): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7953): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7954): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7955): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7956): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7957): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7958): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7959): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7960): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7961): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7962): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7963): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7964): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7965): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7966): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7967): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7968): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7969): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7970): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7971): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7972): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7978): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7979): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7980): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7981): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7982): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7983): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7984): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7985): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7986): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7987): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7988): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7989): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7990): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7991): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7992): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7993): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7994): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7995): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7996): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7997): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7998): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7999): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8000): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8001): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8002): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8003): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8004): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8005): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8006): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8007): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8008): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8009): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8010): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8016): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8017): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8018): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8019): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8020): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8021): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8022): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8023): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8024): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8025): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8026): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8027): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8028): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8029): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8030): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8031): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8032): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8037): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8038): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8038): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_0_rra
-- Compiling module stm_v1_0_0_r_rw_dport_bram_rst
-- Compiling module stm_v1_0_0_simple_dport_bram_rst
-- Compiling module stm_v1_0_0_slr
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9112): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9118): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9133): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9139): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stm_v1_0_0_acc
	stm_v1_0_0_c2h
	stm_v1_0_0_h2c
End time: 11:29:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 162

END_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 162 warning(s), 36.15 % complete

Compiling verilog library 'jesd204c_v4_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v4_2_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap jesd204c_v4_2_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jesd204c_v4_2_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:43 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work jesd204c_v4_2_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jesd204c_v4_2_9/.cxl.verilog.jesd204c_v4_2_9.jesd204c_v4_2_9.lin64.cmf 

Top level modules:
End time: 11:29:44 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v4_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.35 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mipi_dsi_tx_ctrl_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_dsi_tx_ctrl_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:44 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.cmf 

Top level modules:
End time: 11:29:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.54 % complete

Compiling verilog library 'v_gamma_lut_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_gamma_lut_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_gamma_lut_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_gamma_lut_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_gamma_lut_v1_1_6/.cxl.verilog.v_gamma_lut_v1_1_6.v_gamma_lut_v1_1_6.lin64.cmf 
End time: 11:29:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.73 % complete

Compiling vhdl library 'microblaze_v11_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v11_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap microblaze_v11_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_v11_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:45 on Jul 13,2023
vcom -64 -93 -work microblaze_v11_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_v11_0_10/.cxl.vhdl.microblaze_v11_0_10.microblaze_v11_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:48 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v11_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.92 % complete

Compiling verilog library 'sim_trig_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_trig_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_trig_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_trig_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:48 on Jul 13,2023
vlog -64 -L sim_trig_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work sim_trig_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_trig_v1_0_8/.cxl.systemverilog.sim_trig_v1_0_8.sim_trig_v1_0_8.lin64.cmf 
-- Compiling module APB_to_VIO2
-- Compiling module sim_trig_pulse_stretcher
-- Compiling module sim_trig_pulse_generator
-- Compiling module bridge_logic
-- Compiling module sim_trig_synchronizer

Top level modules:
	sim_trig_pulse_stretcher
	sim_trig_pulse_generator
	bridge_logic
	sim_trig_synchronizer
End time: 11:29:49 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_trig_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.12 % complete

Compiling vhdl library 'mutex_v2_1_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mutex_v2_1_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mutex_v2_1_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:49 on Jul 13,2023
vcom -64 -93 -work mutex_v2_1_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mutex_v2_1_11/.cxl.vhdl.mutex_v2_1_11.mutex_v2_1_11.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
-- Loading entity Gen_DRAM
-- Compiling entity multi_channel_register
-- Compiling architecture IMP of multi_channel_register
-- Loading entity multi_channel_register
-- Compiling entity multi_channel_mutex
-- Compiling architecture IMP of multi_channel_mutex
-- Compiling entity mutex_core
-- Compiling architecture IMP of mutex_core
-- Compiling entity axi_decode
-- Compiling architecture IMP of axi_decode
-- Compiling entity mutex
-- Compiling architecture IMP of mutex
End time: 11:29:50 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.31 % complete

Compiling vhdl library 'compact_gt_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap compact_gt_v1_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/compact_gt_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:50 on Jul 13,2023
vcom -64 -93 -work compact_gt_v1_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/compact_gt_v1_0_13/.cxl.vhdl.compact_gt_v1_0_13.compact_gt_v1_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.50 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gtwizard_ultrascale_v1_6_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_6_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:51 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_6_14/.cxl.verilog.gtwizard_ultrascale_v1_6_14.gtwizard_ultrascale_v1_6_14.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_14_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_14_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_14_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_14_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_14_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_14_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_14_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_14_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_14_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_14_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_14_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_14_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_14_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_14_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_14_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_14_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_14_gtwiz_reset
	gtwizard_ultrascale_v1_6_14_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_14_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_14_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_14_gtwiz_userdata_tx
End time: 11:29:51 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.69 % complete

Compiling verilog library 'mem_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mem_pl_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mem_pl_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mem_pl_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:51 on Jul 13,2023
vlog -64 -L mem_pl_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work mem_pl_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mem_pl_v1_0_0/.cxl.systemverilog.mem_pl_v1_0_0.mem_pl_v1_0_0.lin64.cmf 
-- Compiling module mem_pl_phy_pll
-- Compiling module mem_pl_v1_0_0_chipscope_xsdb_slave

Top level modules:
	mem_pl_phy_pll
	mem_pl_v1_0_0_chipscope_xsdb_slave
End time: 11:29:51 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mem_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.88 % complete

Compiling verilog library 'axi_pcie3_v3_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_pcie3_v3_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie3_v3_0_23 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:52 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_pcie3_v3_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie3_v3_0_23/.cxl.verilog.axi_pcie3_v3_0_23.axi_pcie3_v3_0_23.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 11:29:52 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_23)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 38.08 % complete

Compiling verilog library 'noc2_nmu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc2_nmu_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc2_nmu_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nmu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:53 on Jul 13,2023
vlog -64 -L noc2_nmu_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc2_nmu_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc2_nmu_v1_0_0/.cxl.systemverilog.noc2_nmu_v1_0_0.noc2_nmu_v1_0_0.lin64.cmf 
-- Compiling package noc2_nmu_v1_0_vl_rfs_sv_unit
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_nmu_read_reorder_buffer.sv(87): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc2_nmu_axi_monitor.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/en_checks_noc2_nmu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:29:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 55

END_COMPILATION_MESSAGES(questasim:verilog:noc2_nmu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 55 warning(s), 38.27 % complete

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap smartconnect_v1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/smartconnect_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:54 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work smartconnect_v1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf 
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
-- Compiling package sc_noc_entry_bridge_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_noc_exit_bridge_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_noc_router_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 11:29:55 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 26

END_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 26 warning(s), 38.46 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap timer_sync_1588_v1_2_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:55 on Jul 13,2023
vcom -64 -93 -work timer_sync_1588_v1_2_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 
-- Loading package STANDARD
End time: 11:29:56 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.65 % complete

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap timer_sync_1588_v1_2_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:56 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 

Top level modules:
End time: 11:29:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.85 % complete

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap jtag_axi /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jtag_axi 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:57 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work jtag_axi -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf 

Top level modules:
End time: 11:29:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.04 % complete

Compiling verilog library 'v_tpg_v8_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_tpg_v8_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:57 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_tpg_v8_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_1_6/.cxl.verilog.v_tpg_v8_1_6.v_tpg_v8_1_6.lin64.cmf 
End time: 11:29:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.23 % complete

Compiling verilog library 'axis_cap_ctrl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_cap_ctrl_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_cap_ctrl_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_cap_ctrl_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:58 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_cap_ctrl_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_cap_ctrl_v1_0_0/.cxl.verilog.axis_cap_ctrl_v1_0_0.axis_cap_ctrl_v1_0_0.lin64.cmf 
-- Compiling module axis_cap_ctrl_v1_0_0_axis_cap_ctrl
-- Compiling module axis_cap_ctrl_v1_0_0_case1
-- Compiling module axis_cap_ctrl_v1_0_0_case2
-- Compiling module axis_cap_ctrl_v1_0_0_case3
-- Compiling module axis_cap_ctrl_v1_0_0_case4
-- Compiling module axis_cap_ctrl_v1_0_0_case5
-- Compiling module axis_cap_ctrl_v1_0_0_case6
-- Compiling module axis_cap_ctrl_v1_0_0_case7
-- Compiling module axis_cap_ctrl_v1_0_0_case8

Top level modules:
	axis_cap_ctrl_v1_0_0_axis_cap_ctrl
End time: 11:29:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_cap_ctrl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.42 % complete

Compiling verilog library 'qdriv_pl_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:qdriv_pl_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap qdriv_pl_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdriv_pl_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:58 on Jul 13,2023
vlog -64 -L qdriv_pl_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work qdriv_pl_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdriv_pl_v1_0_8/.cxl.systemverilog.qdriv_pl_v1_0_8.qdriv_pl_v1_0_8.lin64.cmf 
-- Compiling module qdriv_pl_v1_0_8_comparison
-- Compiling module qdriv_pl_v1_0_8_cal_cplx
-- Compiling module qdriv_pl_v1_0_8_cal_cplx_data
-- Compiling module qdriv_pl_v1_0_8_cal_cplx_top
-- Compiling module qdriv_pl_v1_0_8_cal_f2r_sync
-- Compiling module qdriv_pl_v1_0_8_cal_r2f_sync
-- Compiling module qdriv_pl_v1_0_8_cmd_gen
-- Compiling module qdriv_pl_v1_0_8_config_rom
-- Compiling module qdriv_pl_v1_0_8_reg_set
-- Compiling module qdriv_pl_v1_0_8_slip_updater
-- Compiling module qdriv_pl_v1_0_8_xsdb_bram
-- Compiling module qdriv_pl_v1_0_8_floping
-- Compiling module qdriv_pl_v1_0_8_cal_adr_decode
-- Compiling module qdriv_pl_v1_0_8_rvalid_gen
-- Compiling module qdriv_pl_v1_0_8_bitslip_path
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(636): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(637): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(638): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(639): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(640): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(641): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(642): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(643): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(651): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(652): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(653): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module qdriv_pl_v1_0_8_rw_control
-- Compiling module qdriv_pl_v1_0_8_ctrl
-- Compiling module qdriv_pl_v1_0_8_ctrl_cmd_mapper

Top level modules:
	qdriv_pl_v1_0_8_cal_f2r_sync
	qdriv_pl_v1_0_8_cal_r2f_sync
	qdriv_pl_v1_0_8_config_rom
	qdriv_pl_v1_0_8_xsdb_bram
	qdriv_pl_v1_0_8_cal_adr_decode
	qdriv_pl_v1_0_8_bitslip_path
	qdriv_pl_v1_0_8_ctrl
End time: 11:29:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 16

END_COMPILATION_MESSAGES(questasim:verilog:qdriv_pl_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 16 warning(s), 39.62 % complete

Compiling verilog library 'util_reduced_logic_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap util_reduced_logic_v2_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_reduced_logic_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:59 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work util_reduced_logic_v2_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf 
-- Compiling module util_reduced_logic_v2_0_4_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_4_util_reduced_logic
End time: 11:29:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.81 % complete

Compiling verilog library 'axi_chip2chip_v5_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_chip2chip_v5_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_chip2chip_v5_0_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:59 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_chip2chip_v5_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_chip2chip_v5_0_16/.cxl.verilog.axi_chip2chip_v5_0_16.axi_chip2chip_v5_0_16.lin64.cmf 

Top level modules:
End time: 11:29:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.00 % complete

Compiling vhdl library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pci32_v5_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci32_v5_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:00 on Jul 13,2023
vcom -64 -93 -work pci32_v5_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:00 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.19 % complete

Compiling verilog library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pci32_v5_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci32_v5_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:00 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work pci32_v5_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf 

Top level modules:
End time: 11:30:00 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.38 % complete

Compiling verilog library 'ddr4_pl_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ddr4_pl_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:01 on Jul 13,2023
vlog -64 -L ddr4_pl_v1_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_v1_0_9/.cxl.systemverilog.ddr4_pl_v1_0_9.ddr4_pl_v1_0_9.lin64.cmf 
-- Compiling module ddr4_pl_v1_0_9_cal
-- Compiling module ddr4_pl_v1_0_9_cal_addr_decode
-- Compiling module ddr4_pl_v1_0_9_cal_config_rom
-- Compiling module ddr4_pl_v1_0_9_cal_cplx
-- Compiling module ddr4_pl_v1_0_9_cal_cplx_data
-- Compiling module ddr4_pl_v1_0_9_cal_mc_odt
-- Compiling module ddr4_pl_v1_0_9_cal_pi
-- Compiling module ddr4_pl_v1_0_9_cal_rd_en
-- Compiling module ddr4_pl_v1_0_9_cal_read
-- Compiling module ddr4_pl_v1_0_9_cal_sync
-- Compiling module ddr4_pl_v1_0_9_cal_top
-- Compiling module ddr4_pl_v1_0_9_cal_wr_bit
-- Compiling module ddr4_pl_v1_0_9_cal_wr_byte
-- Compiling module ddr4_pl_v1_0_9_cal_write
-- Compiling module ddr4_pl_v1_0_9_cal_xsdb_arbiter
-- Compiling module ddr4_pl_v1_0_9_cal_xsdb_bram
-- Compiling module ddr4_pl_v1_0_9_cfg_mem_mod
-- Compiling module ddr4_pl_v1_0_9_bram_tdp

Top level modules:
	ddr4_pl_v1_0_9_cal_top
	ddr4_pl_v1_0_9_cal_xsdb_arbiter
End time: 11:30:01 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.58 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_1_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gmii_to_rgmii_v4_1_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gmii_to_rgmii_v4_1_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:01 on Jul 13,2023
vcom -64 -93 -work gmii_to_rgmii_v4_1_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gmii_to_rgmii_v4_1_5/.cxl.vhdl.gmii_to_rgmii_v4_1_5.gmii_to_rgmii_v4_1_5.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:02 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.77 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_in_axi4s_v4_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_in_axi4s_v4_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:03 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_9_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_9_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_9_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_9_coupler
-- Compiling module v_vid_in_axi4s_v4_0_9_formatter
-- Compiling module v_vid_in_axi4s_v4_0_9_drop
-- Compiling module v_vid_in_axi4s_v4_0_9_remap
-- Compiling module v_vid_in_axi4s_v4_0_9

Top level modules:
	v_vid_in_axi4s_v4_0_9
End time: 11:30:03 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.96 % complete

Compiling verilog library 'sim_rst_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_rst_gen_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_rst_gen_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:03 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work sim_rst_gen_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.cmf 
-- Compiling module sim_rst_gen_v1_0_2_sim_rst_gen

Top level modules:
	sim_rst_gen_v1_0_2_sim_rst_gen
End time: 11:30:03 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.15 % complete

Compiling verilog library 'hdcp_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdcp_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:03 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hdcp_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.cmf 

Top level modules:
End time: 11:30:04 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.35 % complete

Compiling verilog library 'hdmi_acr_ctrl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdmi_acr_ctrl_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdmi_acr_ctrl_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_acr_ctrl_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:04 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hdmi_acr_ctrl_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdmi_acr_ctrl_v1_0_0/.cxl.verilog.hdmi_acr_ctrl_v1_0_0.hdmi_acr_ctrl_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:05 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdmi_acr_ctrl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.54 % complete

Compiling verilog library 'noc_hbm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_hbm_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_hbm_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_hbm_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:05 on Jul 13,2023
vlog -64 -L noc_hbm_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_hbm_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_hbm_v1_0_0/.cxl.systemverilog.noc_hbm_v1_0_0.noc_hbm_v1_0_0.lin64.cmf 
-- Compiling module HBM_CHNL
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_noc_phy_direct_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_if_phydir.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_noc_phy_direct_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/noc_npp_if_phydir.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
	HBM_CHNL
End time: 11:30:11 on Jul 13,2023, Elapsed time: 0:00:06
Errors: 0, Warnings: 125

END_COMPILATION_MESSAGES(questasim:verilog:noc_hbm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 125 warning(s), 41.73 % complete

Compiling verilog library 'axi_pmon_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pmon_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_pmon_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pmon_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:11 on Jul 13,2023
vlog -64 -L axi_pmon_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_pmon_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pmon_v1_0_0/.cxl.systemverilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_pmon_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.92 % complete

Compiling verilog library 'axis_ila_adv_trig_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_ila_adv_trig_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_ila_adv_trig_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_adv_trig_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:11 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_ila_adv_trig_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_adv_trig_v1_0_0/.cxl.verilog.axis_ila_adv_trig_v1_0_0.axis_ila_adv_trig_v1_0_0.lin64.cmf 
-- Compiling module axis_ila_adv_trig_v1_0_0_adv_trigger
-- Compiling module axis_ila_adv_trig_v1_0_0_adv_trigger_sequencer
-- Compiling module axis_ila_adv_trig_v1_0_0_ila_counter
-- Compiling module axis_ila_adv_trig_v1_0_0_generic_counter
-- Compiling module axis_ila_adv_trig_v1_0_0_ila_fsm_memory_read

Top level modules:
	axis_ila_adv_trig_v1_0_0_adv_trigger
End time: 11:30:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_ila_adv_trig_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.12 % complete

Compiling verilog library 'v_frmbuf_wr_v2_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_2_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_wr_v2_2_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_2_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:12 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_wr_v2_2_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_2_6/.cxl.verilog.v_frmbuf_wr_v2_2_6.v_frmbuf_wr_v2_2_6.lin64.cmf 
End time: 11:30:12 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_2_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.31 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lib_cdc_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_cdc_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:12 on Jul 13,2023
vcom -64 -93 -work lib_cdc_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity cdc_sync
-- Compiling architecture implementation of cdc_sync
End time: 11:30:13 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.50 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_uhdsdi_tx_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_tx_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:13 on Jul 13,2023
vcom -64 -93 -work v_smpte_uhdsdi_tx_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_tx_v1_0_2/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_2.v_smpte_uhdsdi_tx_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VCOMPONENTS
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 11:30:14 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.69 % complete

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_uhdsdi_tx_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_tx_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:14 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_tx_v1_0_2/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_2.v_smpte_uhdsdi_tx_v1_0_2.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_hdr_pkt_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_hdr_embedd
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_hdr_anc_det
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_2

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_2
End time: 11:30:14 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.88 % complete

Compiling verilog library 'rld3_pl_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rld3_pl_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rld3_pl_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:14 on Jul 13,2023
vlog -64 -L rld3_pl_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rld3_pl_phy_v1_0_0/.cxl.systemverilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.cmf 
-- Compiling module rld3_pl_phy_v1_0_0_xphy_bank
-- Compiling module rld3_pl_phy_v1_0_0_xphy_bank_wrapper
-- Compiling module rld3_pl_phy_v1_0_0_pll

Top level modules:
	rld3_pl_phy_v1_0_0_xphy_bank_wrapper
	rld3_pl_phy_v1_0_0_pll
End time: 11:30:14 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.08 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_jtag_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:15 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_jtag_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.27 % complete

Compiling verilog library 'noc_npp_rptr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_npp_rptr_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_npp_rptr_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_npp_rptr_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:15 on Jul 13,2023
vlog -64 -L noc_npp_rptr_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_npp_rptr_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_npp_rptr_v1_0_0/.cxl.systemverilog.noc_npp_rptr_v1_0_0.noc_npp_rptr_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:noc_npp_rptr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.46 % complete

Compiling vhdl library 'dprx_fec_8b10b_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dprx_fec_8b10b_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dprx_fec_8b10b_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_fec_8b10b_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:16 on Jul 13,2023
vcom -64 -93 -work dprx_fec_8b10b_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_fec_8b10b_v1_0_1/.cxl.vhdl.dprx_fec_8b10b_v1_0_1.dprx_fec_8b10b_v1_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:16 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dprx_fec_8b10b_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.65 % complete

Compiling verilog library 'dprx_fec_8b10b_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dprx_fec_8b10b_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dprx_fec_8b10b_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_fec_8b10b_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:16 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work dprx_fec_8b10b_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_fec_8b10b_v1_0_1/.cxl.verilog.dprx_fec_8b10b_v1_0_1.dprx_fec_8b10b_v1_0_1.lin64.cmf 

Top level modules:
End time: 11:30:16 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dprx_fec_8b10b_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.85 % complete

Compiling verilog library 'noc_nmu_phydir_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nmu_phydir_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nmu_phydir_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nmu_phydir_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:17 on Jul 13,2023
vlog -64 -L noc_nmu_phydir_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nmu_phydir_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nmu_phydir_v1_0_0/.cxl.systemverilog.noc_nmu_phydir_v1_0_0.noc_nmu_phydir_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:17 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:noc_nmu_phydir_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.04 % complete

Compiling verilog library 'trace_s2mm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:trace_s2mm_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap trace_s2mm_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/trace_s2mm_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:17 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work trace_s2mm_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/trace_s2mm_v2_0_0/.cxl.verilog.trace_s2mm_v2_0_0.trace_s2mm_v2_0_0.lin64.cmf 
End time: 11:30:17 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:trace_s2mm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.23 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_sdi_rx_vid_bridge_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_sdi_rx_vid_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:18 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_0
End time: 11:30:18 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.42 % complete

Compiling verilog library 'ptp_1588_timer_syncer_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ptp_1588_timer_syncer_v2_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ptp_1588_timer_syncer_v2_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ptp_1588_timer_syncer_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:18 on Jul 13,2023
vlog -64 -L ptp_1588_timer_syncer_v2_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ptp_1588_timer_syncer_v2_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ptp_1588_timer_syncer_v2_0_4/.cxl.systemverilog.ptp_1588_timer_syncer_v2_0_4.ptp_1588_timer_syncer_v2_0_4.lin64.cmf 

Top level modules:
End time: 11:30:18 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ptp_1588_timer_syncer_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.62 % complete

Compiling verilog library 'sem_v4_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sem_v4_1_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sem_v4_1_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:19 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work sem_v4_1_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sem_v4_1_13/.cxl.verilog.sem_v4_1_13.sem_v4_1_13.lin64.cmf 

Top level modules:
End time: 11:30:19 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.81 % complete

Compiling verilog library 'util_ff_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_ff_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap util_ff_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_ff_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:19 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work util_ff_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_ff_v1_0_1/.cxl.verilog.util_ff_v1_0_1.util_ff_v1_0_1.lin64.cmf 
-- Compiling module util_ff_v1_0_1_util_ff

Top level modules:
	util_ff_v1_0_1_util_ff
End time: 11:30:19 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_ff_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.00 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xsdbm_v3_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xsdbm_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:19 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xsdbm_v3_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.cmf 

Top level modules:
End time: 11:30:20 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.19 % complete

Compiling verilog library 'av_pat_gen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap av_pat_gen_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/av_pat_gen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:20 on Jul 13,2023
vlog -64 -L av_pat_gen_v1_0_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work av_pat_gen_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/av_pat_gen_v1_0_1/.cxl.systemverilog.av_pat_gen_v1_0_1.av_pat_gen_v1_0_1.lin64.cmf 
-- Compiling module av_pat_gen_v1_0_1_av_axi
-- Compiling module av_pat_gen_v1_0_1_timing
-- Compiling module av_pat_gen_v1_0_1_video_pattern
-- Compiling module av_pat_gen_v1_0_1_dport
-- Compiling module av_pat_gen_v1_0_1
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_1
End time: 11:30:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.38 % complete

Compiling vhdl library 'pc_cfr_v7_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pc_cfr_v7_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:21 on Jul 13,2023
vcom -64 -93 -work pc_cfr_v7_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_0_1/.cxl.vhdl.pc_cfr_v7_0_1.pc_cfr_v7_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:22 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.58 % complete

Compiling verilog library 'i2s_transmitter_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap i2s_transmitter_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/i2s_transmitter_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:23 on Jul 13,2023
vlog -64 -L i2s_transmitter_v1_0_5 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_transmitter_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/i2s_transmitter_v1_0_5/.cxl.systemverilog.i2s_transmitter_v1_0_5.i2s_transmitter_v1_0_5.lin64.cmf 

Top level modules:
End time: 11:30:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.77 % complete

Compiling verilog library 'clk_gen_sim_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:clk_gen_sim_v1_0_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap clk_gen_sim_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_gen_sim_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:23 on Jul 13,2023
vlog -64 -L clk_gen_sim_v1_0_3 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work clk_gen_sim_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_gen_sim_v1_0_3/.cxl.systemverilog.clk_gen_sim_v1_0_3.clk_gen_sim_v1_0_3.lin64.cmf 
-- Compiling module clk_gen_sim_v1_0_3

Top level modules:
	clk_gen_sim_v1_0_3
End time: 11:30:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:clk_gen_sim_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.96 % complete

Compiling verilog library 'v_uhdsdi_audio_v2_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v2_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_uhdsdi_audio_v2_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_uhdsdi_audio_v2_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_uhdsdi_audio_v2_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_uhdsdi_audio_v2_0_6/.cxl.verilog.v_uhdsdi_audio_v2_0_6.v_uhdsdi_audio_v2_0_6.lin64.cmf 
-- Compiling module v_uhdsdi_audio_v2_0_6_fifo_34x64_fwft
-- Compiling module v_uhdsdi_audio_v2_0_6_fifo_40x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_6_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v2_0_6_fifo_29x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_6_fifo_5x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_6_aud_stat_ext
-- Compiling module v_uhdsdi_audio_v2_0_6_ctrl_pkt_dec
-- Compiling module v_uhdsdi_audio_v2_0_6_aes_cs_ext
-- Compiling module v_uhdsdi_audio_v2_0_6_sync_one_shot
-- Compiling module v_uhdsdi_audio_v2_0_6_trs_detect
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_data
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_6_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_6_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v2_0_6_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v2_0_6_mux_inp_fifos
-- Compiling module v_uhdsdi_audio_v2_0_6_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_arbiter
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_clk_phase
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_data
-- Compiling module v_uhdsdi_audio_v2_0_6_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_aud_clk_gen
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_clock_interp_2
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v2_0_6_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v2_0_6_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_6_demux_axis_master
-- Compiling module v_uhdsdi_audio_v2_0_6_demux_rs_fifo1
-- Compiling module v_uhdsdi_audio_v2_0_6_demux_rs_fifo2
-- Compiling module v_uhdsdi_audio_v2_0_6_demux_top

Top level modules:
	v_uhdsdi_audio_v2_0_6_mux_top
	v_uhdsdi_audio_v2_0_6_demux_top
End time: 11:30:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v2_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.15 % complete

Compiling verilog library 'axis_dbg_sync_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_dbg_sync_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_dbg_sync_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dbg_sync_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_dbg_sync_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dbg_sync_v1_0_0/.cxl.verilog.axis_dbg_sync_v1_0_0.axis_dbg_sync_v1_0_0.lin64.cmf 
-- Compiling module axis_dbg_sync_v1_0_0_axis_dbg_sync

Top level modules:
	axis_dbg_sync_v1_0_0_axis_dbg_sync
End time: 11:30:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_dbg_sync_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.35 % complete

Compiling verilog library 'cpm5_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpm5_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cpm5_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm5_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:25 on Jul 13,2023
vlog -64 -L cpm5_v1_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cpm5_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpm5_v1_0_9/.cxl.systemverilog.cpm5_v1_0_9.cpm5_v1_0_9.lin64.cmf 
-- Compiling interface pciea_port_axis_rq_if
-- Compiling interface pciea_port_axis_cc_if
-- Compiling interface pciea_port_axis_ext_cq_if
-- Compiling interface pciea_port_axis_ext_rc_if
-- Compiling interface dma_pcie_mdma_h2c_axis_if
-- Compiling interface dma_pcie_mdma_c2h_axis_if
-- Compiling interface dma_pcie_mdma_byp_out_if
-- Compiling interface dma_pcie_mdma_byp_in_if
-- Compiling interface dma_pcie_h2c_axis_if
-- Compiling interface dma_pcie_c2h_axis_if
-- Compiling interface dma_pcie_byp_out_if
-- Compiling interface dma_pcie_byp_in_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_cc_if
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:30:25 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 156

END_COMPILATION_MESSAGES(questasim:verilog:cpm5_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 156 warning(s), 46.54 % complete

Compiling vhdl library 'picxo'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:picxo)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap picxo /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/picxo 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:25 on Jul 13,2023
vcom -64 -93 -work picxo -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/picxo/.cxl.vhdl.picxo.picxo.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:picxo)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.73 % complete

Compiling verilog library 'xxv_ethernet_v4_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v4_1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xxv_ethernet_v4_1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xxv_ethernet_v4_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:27 on Jul 13,2023
vlog -64 -L xxv_ethernet_v4_1_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xxv_ethernet_v4_1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xxv_ethernet_v4_1_1/.cxl.systemverilog.xxv_ethernet_v4_1_1.xxv_ethernet_v4_1_1.lin64.cmf 

Top level modules:
End time: 11:30:33 on Jul 13,2023, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v4_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.92 % complete

Compiling vhdl library 'uhdsdi_gt_v2_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap uhdsdi_gt_v2_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:33 on Jul 13,2023
vcom -64 -93 -work uhdsdi_gt_v2_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_0_9/.cxl.vhdl.uhdsdi_gt_v2_0_9.uhdsdi_gt_v2_0_9.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.12 % complete

Compiling verilog library 'uhdsdi_gt_v2_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap uhdsdi_gt_v2_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:34 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work uhdsdi_gt_v2_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uhdsdi_gt_v2_0_9/.cxl.verilog.uhdsdi_gt_v2_0_9.uhdsdi_gt_v2_0_9.lin64.cmf 
-- Compiling module uhdsdi_gt_v2_0_9_drp_control
-- Compiling module uhdsdi_gt_v2_0_9_rate_detect
-- Compiling module uhdsdi_gt_v2_0_9_control
-- Compiling module uhdsdi_gt_v2_0_9_rx_control
-- Compiling module uhdsdi_gt_v2_0_9_tx_control
-- Compiling module uhdsdi_gt_v2_0_9_sync_block
-- Compiling module uhdsdi_gt_v2_0_9_drp_control_fsm
-- Compiling module uhdsdi_gt_v2_0_9_gthe4_common
-- Compiling module uhdsdi_gt_v2_0_9_gtwizard_ultrascale_v1_7_14_gtye4_common

Top level modules:
	uhdsdi_gt_v2_0_9_control
	uhdsdi_gt_v2_0_9_gthe4_common
	uhdsdi_gt_v2_0_9_gtwizard_ultrascale_v1_7_14_gtye4_common
End time: 11:30:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.31 % complete

Compiling vhdl library 'lmb_v10_v3_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lmb_v10_v3_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_v10_v3_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:34 on Jul 13,2023
vcom -64 -93 -work lmb_v10_v3_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_v10_v3_0_12/.cxl.vhdl.lmb_v10_v3_0_12.lmb_v10_v3_0_12.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 11:30:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.50 % complete

Compiling verilog library 'v_frmbuf_rd_v2_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_2_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_rd_v2_2_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_2_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:35 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_rd_v2_2_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_2_6/.cxl.verilog.v_frmbuf_rd_v2_2_6.v_frmbuf_rd_v2_2_6.lin64.cmf 
End time: 11:30:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_2_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.69 % complete

Compiling verilog library 'noc_mc_ddr5_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_mc_ddr5_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_mc_ddr5_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_mc_ddr5_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:35 on Jul 13,2023
vlog -64 -L noc_mc_ddr5_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_mc_ddr5_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_mc_ddr5_phy_v1_0_0/.cxl.systemverilog.noc_mc_ddr5_phy_v1_0_0.noc_mc_ddr5_phy_v1_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2897) Using non-standard foreach loop variable list syntax.
-- Compiling package noc_mc_ddr5_phy_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2897) Using non-standard foreach loop variable list syntax.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_txnq_lp5.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/map_ctrl_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/ddr5mc_bfm_dc_config_regs_assignments.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_mc_ddr5_phy_v1_0/hdl/noc_mc_ddr5_phy_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/pinout_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/pinout_13.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 11:30:36 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 39

END_COMPILATION_MESSAGES(questasim:verilog:noc_mc_ddr5_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 39 warning(s), 47.88 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hdcp22_cipher_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_cipher_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:37 on Jul 13,2023
vlog -64 -L hdcp22_cipher_v1_0_3 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hdcp22_cipher_v1_0_3/.cxl.systemverilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.cmf 

Top level modules:
End time: 11:30:37 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.08 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap util_idelay_ctrl_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_idelay_ctrl_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:37 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work util_idelay_ctrl_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_idelay_ctrl_v1_0_2/.cxl.verilog.util_idelay_ctrl_v1_0_2.util_idelay_ctrl_v1_0_2.lin64.cmf 
-- Compiling module util_idelay_ctrl_v1_0_2_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_2_util_idelay_ctrl
End time: 11:30:37 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.27 % complete

Compiling verilog library 'll_compress_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ll_compress_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:38 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ll_compress_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ll_compress_v1_1_0/.cxl.verilog.ll_compress_v1_1_0.ll_compress_v1_1_0.lin64.cmf 

Top level modules:
End time: 11:30:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ll_compress_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.46 % complete

Compiling vhdl library 'rama_v1_1_13_lib'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rama_v1_1_13_lib)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rama_v1_1_13_lib /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rama_v1_1_13_lib 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:38 on Jul 13,2023
vcom -64 -93 -work rama_v1_1_13_lib -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rama_v1_1_13_lib/.cxl.vhdl.rama_v1_1_13_lib.rama_v1_1_13_lib.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:39 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rama_v1_1_13_lib)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.65 % complete

Compiling verilog library 'v_vcresampler_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vcresampler_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vcresampler_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:39 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vcresampler_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vcresampler_v1_1_6/.cxl.verilog.v_vcresampler_v1_1_6.v_vcresampler_v1_1_6.lin64.cmf 
End time: 11:30:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.85 % complete

Compiling vhdl library 'pc_cfr_v7_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pc_cfr_v7_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:39 on Jul 13,2023
vcom -64 -93 -work pc_cfr_v7_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_1_0/.cxl.vhdl.pc_cfr_v7_1_0.pc_cfr_v7_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:41 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.04 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_axi4s_remap_v1_0_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_remap_v1_0_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_axi4s_remap_v1_0_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_remap_v1_0_20/.cxl.verilog.v_axi4s_remap_v1_0_20.v_axi4s_remap_v1_0_20.lin64.cmf 
End time: 11:30:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.23 % complete

Compiling verilog library 'video_frame_crc_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap video_frame_crc_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/video_frame_crc_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work video_frame_crc_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/video_frame_crc_v1_0_4/.cxl.verilog.video_frame_crc_v1_0_4.video_frame_crc_v1_0_4.lin64.cmf 
-- Compiling module video_frame_crc_v1_0_4_S_AXI
-- Compiling module video_frame_crc_v1_0_4
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_4
End time: 11:30:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.42 % complete

Compiling verilog library 'vfb_v1_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_21)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vfb_v1_0_21 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vfb_v1_0_21 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vfb_v1_0_21 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vfb_v1_0_21/.cxl.verilog.vfb_v1_0_21.vfb_v1_0_21.lin64.cmf 
-- Compiling module vfb_v1_0_21_arst_ff
-- Compiling module vfb_v1_0_21_reorder
-- Compiling module vfb_v1_0_21_rst_gen
-- Compiling module vfb_v1_0_21_line_selector
-- Compiling module vfb_v1_0_21_line_detector
-- Compiling module vfb_v1_0_21_ydconverter
-- Compiling module vfb_v1_0_21_op_inf

Top level modules:
	vfb_v1_0_21_arst_ff
	vfb_v1_0_21_reorder
	vfb_v1_0_21_rst_gen
	vfb_v1_0_21_line_selector
	vfb_v1_0_21_line_detector
	vfb_v1_0_21_ydconverter
	vfb_v1_0_21_op_inf
End time: 11:30:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.62 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_tx_v3_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_tx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:43 on Jul 13,2023
vlog -64 -L v_hdmi_tx_v3_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx_v3_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:30:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 174

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 174 warning(s), 49.81 % complete

Compiling vhdl library 'pc_cfr_v6_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_4_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pc_cfr_v6_4_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v6_4_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:43 on Jul 13,2023
vcom -64 -93 -work pc_cfr_v6_4_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v6_4_2/.cxl.vhdl.pc_cfr_v6_4_2.pc_cfr_v6_4_2.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:45 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_4_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.00 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_smpte_uhdsdi_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_smpte_uhdsdi_v1_0_9/.cxl.verilog.v_smpte_uhdsdi_v1_0_9.v_smpte_uhdsdi_v1_0_9.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_9_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_9_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_to_demux
** Warning: (vlog-2083) /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_smpte_uhdsdi_v1_0/hdl/v_smpte_uhdsdi_v1_0_vl_rfs.v(8299): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_9_rx
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_9_tx
-- Compiling module v_smpte_uhdsdi_v1_0_9

Top level modules:
	v_smpte_uhdsdi_v1_0_9
End time: 11:30:46 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.19 % complete

Compiling verilog library 'v_demosaic_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_demosaic_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_demosaic_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:46 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_demosaic_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_demosaic_v1_1_6/.cxl.verilog.v_demosaic_v1_1_6.v_demosaic_v1_1_6.lin64.cmf 
End time: 11:30:46 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.38 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_6_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_6_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap high_speed_selectio_wiz_v3_6_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/high_speed_selectio_wiz_v3_6_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:46 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_6_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/high_speed_selectio_wiz_v3_6_4/.cxl.verilog.high_speed_selectio_wiz_v3_6_4.high_speed_selectio_wiz_v3_6_4.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_6_4_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_6_4_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_6_4_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_6_4_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_6_4_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_6_4_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_6_4_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_6_4_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_6_4_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_6_4_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_6_4_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_6_4_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_6_4_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_6_4_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_6_4_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_6_4_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_6_4_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_6_4_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_4_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_6_4_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_4_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_4_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_6_4_clk_rst_top
	high_speed_selectio_wiz_v3_6_4_bs_ctrl_top
	high_speed_selectio_wiz_v3_6_4_iobuf_top
	high_speed_selectio_wiz_v3_6_4_bs_top
End time: 11:30:47 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_6_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.58 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap gtwizard_ultrascale_v1_7_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_7_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:47 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_7_14/.cxl.verilog.gtwizard_ultrascale_v1_7_14.gtwizard_ultrascale_v1_7_14.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_14_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_14_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_14_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_14_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_14_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_14_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_14_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_14_gtwiz_reset
	gtwizard_ultrascale_v1_7_14_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_14_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_14_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_14_gtwiz_userdata_tx
End time: 11:30:47 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.77 % complete

Compiling verilog library 'noc_nidb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nidb_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap noc_nidb_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nidb_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:47 on Jul 13,2023
vlog -64 -L noc_nidb_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nidb_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/noc_nidb_v1_0_0/.cxl.systemverilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.cmf 
-- Compiling package noc_nidb_v1_0_vl_rfs_sv_unit
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.

Top level modules:
End time: 11:30:48 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:verilog:noc_nidb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 50.96 % complete

Compiling verilog library 'adc_dac_if_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:adc_dac_if_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap adc_dac_if_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/adc_dac_if_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:48 on Jul 13,2023
vlog -64 -L adc_dac_if_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work adc_dac_if_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/adc_dac_if_phy_v1_0_0/.cxl.systemverilog.adc_dac_if_phy_v1_0_0.adc_dac_if_phy_v1_0_0.lin64.cmf 
-- Compiling module adc_dac_if_phy_v1_0_0_xphy_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_bank_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_pll

Top level modules:
	adc_dac_if_phy_v1_0_0_xphy_wrapper
	adc_dac_if_phy_v1_0_0_pll
End time: 11:30:48 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:adc_dac_if_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.15 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_edid_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:48 on Jul 13,2023
vcom -64 -93 -work vid_edid_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_0_family_support
-- Compiling package body vid_edid_v1_0_0_family_support
-- Loading package vid_edid_v1_0_0_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_0_family_support
-- Compiling entity vid_edid_v1_0_0_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_0_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_0_proc_common_pkg
-- Compiling package body vid_edid_v1_0_0_proc_common_pkg
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_0_counter_f
-- Compiling architecture imp of vid_edid_v1_0_0_counter_f
-- Compiling package vid_edid_v1_0_0_common_pkg
-- Compiling package body vid_edid_v1_0_0_common_pkg
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_0_multiplexor
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Compiling entity vid_edid_v1_0_0_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_0_axilite_sif
-- Compiling entity vid_edid_v1_0_0_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_0_apb_mif
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity vid_edid_v1_0_0_psel_decoder
-- Compiling architecture RTL of vid_edid_v1_0_0_psel_decoder
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_rom
-- Compiling entity vid_edid_v1_0_0_axi_apb_bridge
-- Compiling architecture RTL of vid_edid_v1_0_0_axi_apb_bridge
-- Compiling entity vid_edid_v1_0_0_edid_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_edid_rom
-- Loading entity vid_edid_v1_0_0_rom
End time: 11:30:49 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.35 % complete

Compiling verilog library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vid_edid_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:49 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vid_edid_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Compiling module vid_edid_v1_0_0
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_0
End time: 11:30:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 51.54 % complete

Compiling verilog library 'advanced_io_wizard_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap advanced_io_wizard_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/advanced_io_wizard_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:49 on Jul 13,2023
vlog -64 -L advanced_io_wizard_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work advanced_io_wizard_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/advanced_io_wizard_phy_v1_0_0/.cxl.systemverilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.cmf 
-- Compiling module advanced_io_wizard_phy_v1_0_0_sync_cell
-- Compiling module advanced_io_wizard_phy_v1_0_0_reset_sm
-- Compiling interface advanced_io_wizard_phy_v1_0_0_reset_if
-- Compiling module advanced_io_wizard_phy_v1_0_0_bank_wrapper
-- Compiling package advanced_io_wizard_phy_v1_0_rfs_sv_unit
-- Compiling module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_main
-- Compiling module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_8b
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_4b
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel
-- Compiling module advanced_io_wizard_phy_v1_0_0_GenPulse
-- Compiling module advanced_io_wizard_phy_v1_0_0_Fdcr
-- Compiling module advanced_io_wizard_phy_v1_0_0_C3BCEtc
-- Compiling module advanced_io_wizard_phy_v1_0_0_C2BCEtc

Top level modules:
	advanced_io_wizard_phy_v1_0_0_sync_cell
	advanced_io_wizard_phy_v1_0_0_reset_sm
	advanced_io_wizard_phy_v1_0_0_bank_wrapper
	advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top
	advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel
End time: 11:30:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.73 % complete

Compiling verilog library 'v_scenechange_v1_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_scenechange_v1_1_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_scenechange_v1_1_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_scenechange_v1_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:50 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_scenechange_v1_1_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_scenechange_v1_1_4/.cxl.verilog.v_scenechange_v1_1_4.v_scenechange_v1_1_4.lin64.cmf 
End time: 11:30:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_scenechange_v1_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.92 % complete

Compiling verilog library 'shell_utils_msp432_bsl_crc_gen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap shell_utils_msp432_bsl_crc_gen_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/shell_utils_msp432_bsl_crc_gen_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:50 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work shell_utils_msp432_bsl_crc_gen_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:50 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.12 % complete

Compiling vhdl library 'pc_cfr_v7_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_2_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pc_cfr_v7_2_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_2_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:51 on Jul 13,2023
vcom -64 -93 -work pc_cfr_v7_2_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pc_cfr_v7_2_0/.cxl.vhdl.pc_cfr_v7_2_0.pc_cfr_v7_2_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:52 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v7_2_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.31 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_infrastructure_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 11:30:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.50 % complete

Compiling vhdl library 'tmr_inject_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_inject_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_inject_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:53 on Jul 13,2023
vcom -64 -93 -work tmr_inject_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_inject_v1_0_4/.cxl.vhdl.tmr_inject_v1_0_4.tmr_inject_v1_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(330): Nonresolved signal 'reg_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(416):Conditional signal assignment line__416
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(407):Conditional signal assignment line__407
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(399):Conditional signal assignment line__399
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(331): Nonresolved signal 'reg_addr_instruction_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(417):Conditional signal assignment line__417
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(408):Conditional signal assignment line__408
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(400):Conditional signal assignment line__400
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(332): Nonresolved signal 'reg_addr_lsw_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(418):Conditional signal assignment line__418
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(410):Conditional signal assignment line__409
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(401):Conditional signal assignment line__401
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(333): Nonresolved signal 'reg_addr_msw_addr_inject_enable' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(419):Conditional signal assignment line__419
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(411):Conditional signal assignment line__411
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(402):Conditional signal assignment line__402
End time: 11:30:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 52.69 % complete

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap bsip_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:54 on Jul 13,2023
vcom -64 -93 -work bsip_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:30:55 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.88 % complete

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap bsip_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:55 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work bsip_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 

Top level modules:
End time: 11:30:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.08 % complete

Compiling verilog library 'vitis_deadlock_detector_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vitis_deadlock_detector_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vitis_deadlock_detector_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vitis_deadlock_detector_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:55 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vitis_deadlock_detector_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vitis_deadlock_detector_v1_0_1/.cxl.verilog.vitis_deadlock_detector_v1_0_1.vitis_deadlock_detector_v1_0_1.lin64.cmf 
-- Compiling module AXI_LITE_IF
-- Compiling module deadlock_register
-- Compiling module vitis_deadlock_detector

Top level modules:
	vitis_deadlock_detector
End time: 11:30:56 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vitis_deadlock_detector_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.27 % complete

Compiling verilog library 'ai_noc'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_noc)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ai_noc /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_noc 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:56 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ai_noc -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.cmf 
-- Compiling module ai_noc_v1_0_0_ai_noc

Top level modules:
	ai_noc_v1_0_0_ai_noc
End time: 11:30:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ai_noc)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.46 % complete

Compiling verilog library 'dp_videoaxi4s_bridge_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dp_videoaxi4s_bridge_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dp_videoaxi4s_bridge_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dp_videoaxi4s_bridge_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:56 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work dp_videoaxi4s_bridge_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dp_videoaxi4s_bridge_v1_0_1/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_1.dp_videoaxi4s_bridge_v1_0_1.lin64.cmf 
-- Compiling module dp_videoaxi4s_bridge_v1_0_1
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_axis
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_sub
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_remap
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_fifo_async
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_fifo_sync
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_cdc_single
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_cdc_array
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_cdc_pulse
-- Compiling module dp_videoaxi4s_bridge_v1_0_1_dsc_fifo

Top level modules:
	dp_videoaxi4s_bridge_v1_0_1
	dp_videoaxi4s_bridge_v1_0_1_fifo_async
End time: 11:30:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dp_videoaxi4s_bridge_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.65 % complete

Compiling verilog library 'oran_radio_if_v2_3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:oran_radio_if_v2_3_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap oran_radio_if_v2_3_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/oran_radio_if_v2_3_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:57 on Jul 13,2023
vlog -64 -L oran_radio_if_v2_3_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work oran_radio_if_v2_3_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/oran_radio_if_v2_3_0/.cxl.systemverilog.oran_radio_if_v2_3_0.oran_radio_if_v2_3_0.lin64.cmf 

Top level modules:
End time: 11:30:58 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:oran_radio_if_v2_3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.85 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pcie_jtag_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:58 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:30:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.04 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ten_gig_eth_mac_v15_1_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ten_gig_eth_mac_v15_1_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:58 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ten_gig_eth_mac_v15_1_10/.cxl.verilog.ten_gig_eth_mac_v15_1_10.ten_gig_eth_mac_v15_1_10.lin64.cmf 

Top level modules:
End time: 11:30:59 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.23 % complete

Compiling verilog library 'usxgmii_v1_2_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_2_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap usxgmii_v1_2_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/usxgmii_v1_2_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:59 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work usxgmii_v1_2_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/usxgmii_v1_2_8/.cxl.verilog.usxgmii_v1_2_8.usxgmii_v1_2_8.lin64.cmf 

Top level modules:
End time: 11:30:59 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_2_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.42 % complete

Compiling systemc library 'zynq_ultra_ps_e_v3_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_4_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap zynq_ultra_ps_e_v3_4_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_v3_4_1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_c_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/remote_port_sc_v4/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -work zynq_ultra_ps_e_v3_4_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_v3_4_1/.cxl.systemc.zynq_ultra_ps_e_v3_4_1.zynq_ultra_ps_e_v3_4_1.lin64.cmf 
Start time: 11:31:00 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

** Warning: (sccom-6102) The object "s_axi_hpm_fpd" is not debuggable. (/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/zynq_ultra_ps_e_v3_4/sim_tlm/xilinx_zynqmp.h, 125)
** Warning: (sccom-6102) The object "user_master" is not debuggable. (/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/zynq_ultra_ps_e_v3_4/sim_tlm/xilinx_zynqmp.h, 167)
End time: 11:31:02 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_4_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 54.62 % complete

Compiling verilog library 'util_vector_logic_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap util_vector_logic_v2_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_vector_logic_v2_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:02 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work util_vector_logic_v2_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/util_vector_logic_v2_0_2/.cxl.verilog.util_vector_logic_v2_0_2.util_vector_logic_v2_0_2.lin64.cmf 
-- Compiling module util_vector_logic_v2_0_2_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_2_util_vector_logic
End time: 11:31:02 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.81 % complete

Compiling verilog library 'hsdp_trace_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hsdp_trace_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hsdp_trace_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hsdp_trace_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:02 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hsdp_trace_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hsdp_trace_v1_0_0/.cxl.verilog.hsdp_trace_v1_0_0.hsdp_trace_v1_0_0.lin64.cmf 
-- Compiling module hsdp_trace_v1_0_0_arbiter
-- Compiling module hsdp_trace_v1_0_0_hsdp_trace
-- Compiling module hsdp_trace_v1_0_0_input_stream
-- Compiling module hsdp_trace_v1_0_0_output_stream

Top level modules:
	hsdp_trace_v1_0_0_hsdp_trace
End time: 11:31:02 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hsdp_trace_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.00 % complete

Compiling verilog library 'hbm2e_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hbm2e_pl_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hbm2e_pl_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hbm2e_pl_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:03 on Jul 13,2023
vlog -64 -L hbm2e_pl_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work hbm2e_pl_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hbm2e_pl_v1_0_0/.cxl.systemverilog.hbm2e_pl_v1_0_0.hbm2e_pl_v1_0_0.lin64.cmf 
-- Compiling package LCL_DTYPE
-- Compiling package hbm2e_pl_v1_0_axi2lbus_top_sv_unit
-- Importing package LCL_DTYPE
-- Compiling module hbm2e_pl_v1_0_0_axi2lbus_top
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_axi_fifo.sv(70)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_axi_fifo_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_axi_fifo
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_axi_port.sv(83)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_axi_port_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_axi_port
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_cmd_arb.sv(74)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_cmd_arb_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_arb
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_cmd_fifo.sv(68)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_cmd_fifo_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_fifo
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_lbus_cmd_gen.sv(83)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_lbus_cmd_gen_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_lbus_cmd_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_2t1_rr
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_4h_8h_arb.sv(73)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_4h_8h_arb_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_4h_8h_arb
-- Compiling module hbm2e_pl_v1_0_0_mc_8t4_arbiter_4t2
-- Compiling module hbm2e_pl_v1_0_0_mc_axi2lbus_wdata_wrapper
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_cmd_arbiter.sv(70)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_cmd_arbiter_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_cmd_arbiter
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_cmd_gen.sv(82)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_cmd_gen_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_cmd_scheduler
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_refresh.sv(73)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_refresh_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_refresh
-- Compiling module hbm2e_pl_v1_0_0_mc_data_path
-- Compiling module hbm2e_pl_v1_0_0_mc_dbi_wrt_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_dbi_gen_8bit
-- Compiling interface intf_axis_bus
-- Compiling interface inf_lbus_cmd
-- Compiling interface inf_lbus_data
-- Compiling interface dfi_hbm2e
-- Compiling interface intf_dfi_dw_wrt
-- Compiling interface intf_dfi_dw_rd
-- Compiling interface intf_dfi_aw
-- Compiling interface wrt_dport_slot
-- Compiling module hbm2e_pl_v1_0_0_mem_init
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_pc_wrapper.sv(66)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_pc_wrapper_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_pc_wrapper
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer_act
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer_wrt2rd
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(67)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_top_wrapper_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_top_wrapper
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(670): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(671): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(672): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(673): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(674): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(675): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(676): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(678): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(679): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(680): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(681): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(682): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(683): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(684): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(686): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(687): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(691): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(692): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(694): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(695): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(696): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(697): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(698): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(699): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(700): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(702): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(703): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(704): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(705): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(706): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(707): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(709): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(710): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(711): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(712): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(713): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(714): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module hbm2e_pl_v1_0_0_rr_arb
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_tdp.sv(70)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_tdp_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_tdp
-- Compiling module hbm2e_pl_v1_0_0_mc_8t2_arbiter

Top level modules:
	hbm2e_pl_v1_0_0_mc_top_wrapper
	hbm2e_pl_v1_0_0_mc_8t2_arbiter
End time: 11:31:03 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 52

END_COMPILATION_MESSAGES(questasim:verilog:hbm2e_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 52 warning(s), 55.19 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mipi_csi2_rx_ctrl_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_csi2_rx_ctrl_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:03 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf 

Top level modules:
End time: 11:31:04 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.38 % complete

Compiling vhdl library 'system_cache_v5_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v5_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap system_cache_v5_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/system_cache_v5_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:04 on Jul 13,2023
vcom -64 -93 -work system_cache_v5_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/system_cache_v5_0_8/.cxl.vhdl.system_cache_v5_0_8.system_cache_v5_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
-- Compiling package sc_ccix_home_pkg
-- Compiling package body sc_ccix_home_pkg
-- Loading package sc_ccix_home_pkg
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_LUT6_2
-- Compiling architecture IMP of MB_LUT6_2
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity muxcy_xorcy
-- Compiling architecture IMP of muxcy_xorcy
-- Compiling entity carry_and_di
-- Compiling architecture IMP of carry_and_di
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_and_n
-- Compiling architecture IMP of carry_and_n
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity carry_or_n
-- Compiling architecture IMP of carry_or_n
-- Compiling entity carry_vec_or
-- Compiling architecture IMP of carry_vec_or
-- Compiling entity carry_vec_and_n
-- Compiling architecture IMP of carry_vec_and_n
-- Compiling entity carry_latch_and
-- Compiling architecture IMP of carry_latch_and
-- Compiling entity carry_latch_and_n
-- Compiling architecture IMP of carry_latch_and_n
-- Compiling entity carry_latch_or
-- Compiling architecture IMP of carry_latch_or
-- Compiling entity carry_latch_or_n
-- Compiling architecture IMP of carry_latch_or_n
-- Compiling entity carry_piperun_step
-- Compiling architecture IMP of carry_piperun_step
-- Compiling entity carry_compare
-- Compiling architecture IMP of carry_compare
-- Compiling entity carry_lte
-- Compiling architecture IMP of carry_lte
-- Compiling entity carry_prio_mux
-- Compiling architecture IMP of carry_prio_mux
-- Compiling entity carry_prio_mux_enable
-- Compiling architecture IMP of carry_prio_mux_enable
-- Compiling entity carry_select_and
-- Compiling architecture IMP of carry_select_and
-- Compiling entity carry_select_and_n
-- Compiling architecture IMP of carry_select_and_n
-- Compiling entity carry_select_or
-- Compiling architecture IMP of carry_select_or
-- Compiling entity carry_select_or_n
-- Compiling architecture IMP of carry_select_or_n
-- Compiling entity carry_compare_const
-- Compiling architecture IMP of carry_compare_const
-- Compiling entity carry_compare_mask
-- Compiling architecture IMP of carry_compare_mask
-- Compiling entity carry_compare_mask_const
-- Compiling architecture IMP of carry_compare_mask_const
-- Compiling entity comparator
-- Compiling architecture IMP of comparator
-- Compiling entity reg_ce
-- Compiling architecture IMP of reg_ce
-- Compiling entity reg_ce_kill
-- Compiling architecture IMP of reg_ce_kill
-- Compiling entity bit_reg_ce
-- Compiling architecture IMP of bit_reg_ce
-- Compiling entity bit_reg_ce_kill
-- Compiling architecture IMP of bit_reg_ce_kill
-- Compiling entity find_first
-- Compiling architecture IMP of find_first
-- Compiling entity fsb_element
-- Compiling architecture IMP of fsb_element
-- Compiling entity fsb32
-- Compiling architecture IMP of fsb32
-- Compiling entity fsb64
-- Compiling architecture IMP of fsb64
-- Compiling entity fsb128
-- Compiling architecture IMP of fsb128
-- Compiling entity fsb256
-- Compiling architecture IMP of fsb256
-- Compiling entity gen_fsb
-- Compiling architecture IMP of gen_fsb
-- Compiling entity sc_access_buffer
-- Compiling architecture IMP of sc_access_buffer
-- Compiling entity sc_txnid_buffer
-- Compiling architecture IMP of sc_txnid_buffer
-- Compiling entity ccix_common_reg_ce
-- Compiling architecture IMP of ccix_common_reg_ce
-- Compiling entity sam_routing_reg_ce
-- Compiling architecture IMP of sam_routing_reg_ce
-- Compiling entity sc_mst_snp_req_peek
-- Compiling architecture IMP of sc_mst_snp_req_peek
-- Compiling entity sc_core_release
-- Compiling architecture IMP of sc_core_release
-- Compiling entity sc_bit_buffer
-- Compiling architecture IMP of sc_bit_buffer
-- Compiling entity sc_sequence_check
-- Compiling architecture IMP of sc_sequence_check
-- Compiling entity sc_parity
-- Compiling architecture IMP of sc_parity
-- Compiling entity sc_checkbit_handler
-- Compiling architecture IMP of sc_checkbit_handler
-- Compiling entity sc_integrity
-- Compiling architecture IMP of sc_integrity
-- Compiling entity sc_integrity_generate
-- Compiling architecture IMP of sc_integrity_generate
-- Compiling entity sc_integrity_check
-- Compiling architecture IMP of sc_integrity_check
-- Compiling entity sc_integrity_pipeline
-- Compiling architecture IMP of sc_integrity_pipeline
-- Compiling entity sc_statistics_counters
-- Compiling architecture IMP of sc_statistics_counters
-- Compiling entity sc_stat_latency
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_stat_latency
-- Compiling entity sc_srl_fifo_counter
-- Compiling architecture IMP of sc_srl_fifo_counter
-- Compiling entity sc_stat_counter
-- Compiling architecture IMP of sc_stat_counter
-- Compiling entity sc_stat_event
-- Compiling architecture IMP of sc_stat_event
-- Compiling entity sc_lud_pipeline
-- Compiling architecture IMP of sc_lud_pipeline
-- Compiling entity sc_ud_pipeline
-- Compiling architecture IMP of sc_ud_pipeline
-- Compiling entity sc_snp_pipeline
-- Compiling architecture IMP of sc_snp_pipeline
-- Compiling entity sc_data_merge
-- Compiling architecture IMP of sc_data_merge
-- Compiling entity sc_txn_buffer
-- Compiling architecture IMP of sc_txn_buffer
-- Compiling entity sc_txn_handling
-- Compiling architecture IMP of sc_txn_handling
-- Compiling entity sc_credit_bank
-- Compiling architecture IMP of sc_credit_bank
-- Compiling entity sc_shadow_tracker
-- Compiling architecture IMP of sc_shadow_tracker
-- Compiling entity sc_ooo_data_buffer
-- Compiling architecture IMP of sc_ooo_data_buffer
-- Compiling entity sc_ooo_snoop_buffer
-- Compiling architecture IMP of sc_ooo_snoop_buffer
-- Compiling entity sc_ooo_hit_buffer
-- Compiling architecture IMP of sc_ooo_hit_buffer
-- Compiling entity sc_ooo_setup_buffer
-- Compiling architecture IMP of sc_ooo_setup_buffer
-- Compiling entity sc_ooo_bresp_buffer
-- Compiling architecture IMP of sc_ooo_bresp_buffer
-- Compiling entity sc_ooo_early_buffer
-- Compiling architecture IMP of sc_ooo_early_buffer
-- Compiling entity sc_ooo_wc_buffer
-- Compiling architecture IMP of sc_ooo_wc_buffer
-- Compiling entity sc_ooo_segment_buffer
-- Compiling architecture IMP of sc_ooo_segment_buffer
-- Compiling entity sc_ooo_slot_buffer
-- Compiling architecture IMP of sc_ooo_slot_buffer
-- Compiling entity sc_ooo_read_source_buffer
-- Compiling architecture IMP of sc_ooo_read_source_buffer
-- Compiling entity sc_ooo_valid_buffer
-- Compiling architecture IMP of sc_ooo_valid_buffer
-- Compiling entity sc_ooo_wr_channel
-- Compiling architecture IMP of sc_ooo_wr_channel
-- Compiling entity sc_ooo_wr_interface
-- Compiling architecture IMP of sc_ooo_wr_interface
-- Compiling entity sc_ooo_rd_channel
-- Compiling architecture IMP of sc_ooo_rd_channel
-- Compiling entity sc_ooo_rd_interface
-- Compiling architecture IMP of sc_ooo_rd_interface
-- Compiling entity sc_transaction_tracker
-- Compiling architecture IMP of sc_transaction_tracker
-- Compiling entity sc_address_check
-- Compiling architecture IMP of sc_address_check
-- Compiling entity sc_sam
-- Compiling architecture IMP of sc_sam
-- Compiling entity sc_rr_arbiter
-- Compiling architecture IMP of sc_rr_arbiter
-- Compiling package sc_ats_design_pkg
-- Compiling package body sc_ats_design_pkg
-- Loading package sc_ats_design_pkg
-- Loading package sc_ats_design_pkg
-- Compiling entity sc_atc_table
-- Compiling architecture IMP of sc_atc_table
-- Compiling entity sc_atc_core
-- Compiling architecture IMP of sc_atc_core
-- Compiling entity ats_cmd_decode_256
-- Compiling architecture RTL of ats_cmd_decode_256
-- Compiling entity ats_cmd_decode_512_1024
-- Compiling architecture RTL of ats_cmd_decode_512_1024
-- Compiling entity rc_decomposer_top
-- Compiling architecture RTL of rc_decomposer_top
-- Compiling entity ats_cpl_decode_256
-- Compiling architecture RTL of ats_cpl_decode_256
-- Compiling entity ats_cpl_decode_512_1024
-- Compiling architecture RTL of ats_cpl_decode_512_1024
-- Compiling entity cq_decomposer_top
-- Compiling architecture RTL of cq_decomposer_top
-- Compiling entity cc_completer
-- Compiling architecture RTL of cc_completer
-- Compiling entity cc_completer_512_1024
-- Compiling architecture RTL of cc_completer_512_1024
-- Compiling entity rq_composer
-- Compiling architecture RTL of rq_composer
-- Compiling entity rq_composer_512_1024
-- Compiling architecture RTL of rq_composer_512_1024
-- Compiling entity rc_mux_queue_handler
-- Compiling architecture RTL of rc_mux_queue_handler
-- Compiling entity cq_mux_queue_cc_handler
-- Compiling architecture RTL of cq_mux_queue_cc_handler
-- Compiling entity rq_message_queue_handler
-- Compiling architecture RTL of rq_message_queue_handler
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sc_ats_table_handler
-- Compiling architecture RTL of sc_ats_table_handler
-- Compiling entity sc_atc
-- Compiling architecture IMP of sc_atc
-- Compiling entity sc_ats_interface
-- Compiling architecture RTL of sc_ats_interface
-- Compiling entity sc_hazard_store
-- Compiling architecture IMP of sc_hazard_store
-- Compiling entity sc_hazard_track
-- Compiling architecture IMP of sc_hazard_track
-- Compiling entity sc_ccix_home_hazard
-- Compiling architecture IMP of sc_ccix_home_hazard
-- Compiling entity sc_cxs_interface
-- Compiling architecture IMP of sc_cxs_interface
-- Compiling entity sc_cxs_encode
-- Compiling architecture IMP of sc_cxs_encode
-- Compiling entity sc_cxs_decode
-- Compiling architecture IMP of sc_cxs_decode
-- Compiling entity sc_cchix_complete
-- Compiling architecture IMP of sc_cchix_complete
-- Compiling entity sc_cchix_rd_pipe
-- Compiling architecture IMP of sc_cchix_rd_pipe
-- Compiling entity sc_cchix_wr_pipe
-- Compiling architecture IMP of sc_cchix_wr_pipe
-- Compiling entity sc_cchix_rsp_pipe
-- Compiling architecture IMP of sc_cchix_rsp_pipe
-- Compiling entity sc_cchix_snp_pipe
-- Compiling architecture IMP of sc_cchix_snp_pipe
-- Compiling entity sc_ccix_line_state_buffer
-- Compiling architecture IMP of sc_ccix_line_state_buffer
-- Compiling entity sc_ccix_req_buffer_conflict
-- Compiling architecture IMP of sc_ccix_req_buffer_conflict
-- Compiling entity sc_ccix_req_buffer
-- Compiling architecture IMP of sc_ccix_req_buffer
-- Compiling entity sc_ccix_rsp_buffer
-- Compiling architecture IMP of sc_ccix_rsp_buffer
-- Compiling entity sc_ccix_snp_buffer
-- Compiling architecture IMP of sc_ccix_snp_buffer
-- Compiling entity sc_ccix_crd_buffer
-- Compiling architecture IMP of sc_ccix_crd_buffer
-- Compiling entity sc_ccix_per_buffer
-- Compiling architecture IMP of sc_ccix_per_buffer
-- Compiling entity sc_ccix_bcast_buffer
-- Compiling architecture IMP of sc_ccix_bcast_buffer
-- Compiling entity sc_txn_return_buffer
-- Compiling architecture IMP of sc_txn_return_buffer
-- Compiling entity sc_compack_buffer
-- Compiling architecture IMP of sc_compack_buffer
-- Compiling entity sc_snp_dec_buffer
-- Compiling architecture IMP of sc_snp_dec_buffer
-- Compiling entity sc_ccix_dummy_buffer
-- Compiling architecture IMP of sc_ccix_dummy_buffer
-- Compiling entity sc_ccix_ha_txn_buffer
-- Compiling architecture IMP of sc_ccix_ha_txn_buffer
-- Loading package sc_ccix_home_pkg
-- Compiling entity sc_ccix_ha_rd_state_buffer
-- Compiling architecture IMP of sc_ccix_ha_rd_state_buffer
-- Compiling entity read_req_home_info_buffer
-- Compiling architecture IMP of read_req_home_info_buffer
-- Compiling entity write_req_home_info_buffer
-- Compiling architecture IMP of write_req_home_info_buffer
-- Compiling entity sc_ccix_chain
-- Compiling architecture IMP of sc_ccix_chain
-- Compiling entity sc_ccix_base
-- Compiling architecture IMP of sc_ccix_base
-- Compiling entity sc_ccix_home_wr_path
-- Compiling architecture IMP of sc_ccix_home_wr_path
-- Compiling entity sc_snoopfilter
-- Compiling architecture IMP of sc_snoopfilter
-- Compiling entity sc_ccix_slave
-- Compiling architecture IMP of sc_ccix_slave
-- Compiling entity sc_ha_cmp
-- Compiling architecture IMP of sc_ha_cmp
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity rrarbiter_256
-- Compiling architecture IMP of rrarbiter_256
-- Compiling entity sc_ha_snp_delay
-- Compiling architecture IMP of sc_ha_snp_delay
-- Loading package system_cache_pkg
-- Loading package sc_ccix_home_pkg
-- Compiling entity sc_ha_snp_tracker
-- Compiling architecture IMP of sc_ha_snp_tracker
-- Loading package system_cache_pkg
-- Loading package sc_ccix_home_pkg
-- Compiling entity sc_home_coherency
-- Compiling architecture IMP of sc_home_coherency
-- Compiling entity sc_slave_Interface_Select
-- Compiling architecture IMP of sc_slave_Interface_Select
-- Compiling entity sc_slave_Memory_Read
-- Compiling architecture IMP of sc_slave_Memory_Read
-- Compiling entity sc_slave_Memory_Write
-- Compiling architecture IMP of sc_slave_Memory_Write
-- Compiling entity sc_slave_Memory_interface
-- Compiling architecture IMP of sc_slave_Memory_interface
-- Compiling entity sc_slave_response_gen
-- Compiling architecture IMP of sc_slave_response_gen
-- Compiling entity sc_ccix_home
-- Compiling architecture IMP of sc_ccix_home
-- Loading package system_cache_queue_pkg
-- Compiling entity sc_ccix_ra_hazard
-- Compiling architecture IMP of sc_ccix_ra_hazard
-- Compiling entity sc_ccix_ra
-- Compiling architecture IMP of sc_ccix_ra
-- Compiling entity sc_ccix_switch
-- Compiling architecture IMP of sc_ccix_switch
-- Compiling entity sc_ccix_rx_link
-- Compiling architecture IMP of sc_ccix_rx_link
-- Compiling entity sc_ccix_tx_link
-- Compiling architecture IMP of sc_ccix_tx_link
-- Compiling entity sc_ccix_req_msg_decode
-- Compiling architecture IMP of sc_ccix_req_msg_decode
-- Compiling entity sc_ccix_rsp_msg_decode
-- Compiling architecture IMP of sc_ccix_rsp_msg_decode
-- Compiling entity sc_ccix_snp_msg_decode
-- Compiling architecture IMP of sc_ccix_snp_msg_decode
-- Compiling entity sc_ccix_msg_encode
-- Compiling architecture IMP of sc_ccix_msg_encode
-- Compiling entity sc_ccix_decode
-- Compiling architecture IMP of sc_ccix_decode
-- Compiling entity sc_ccix_encode
-- Compiling architecture IMP of sc_ccix_encode
-- Compiling entity sc_ccix_port
-- Compiling architecture IMP of sc_ccix_port
-- Compiling entity sc_ccix_interface
-- Compiling architecture IMP of sc_ccix_interface
-- Compiling entity sc_chi_link_interface
-- Compiling architecture IMP of sc_chi_link_interface
-- Compiling entity sc_chi_req_buffer
-- Compiling architecture IMP of sc_chi_req_buffer
-- Compiling entity sc_chi_snp_buffer
-- Compiling architecture IMP of sc_chi_snp_buffer
-- Compiling entity sc_chi_snp_buffer_peek
-- Compiling architecture IMP of sc_chi_snp_buffer_peek
-- Compiling entity sc_chi_dat_buffer
-- Compiling architecture IMP of sc_chi_dat_buffer
-- Compiling entity sc_chi_rsp_buffer
-- Compiling architecture IMP of sc_chi_rsp_buffer
-- Compiling entity sc_chi_retry_rsp_buffer
-- Compiling architecture IMP of sc_chi_retry_rsp_buffer
-- Compiling entity sc_chi_receipt_rsp_buffer
-- Compiling architecture IMP of sc_chi_receipt_rsp_buffer
-- Compiling entity sc_chi_comp_rsp_buffer
-- Compiling architecture IMP of sc_chi_comp_rsp_buffer
-- Compiling entity sc_chi_nodata_rsp_buffer
-- Compiling architecture IMP of sc_chi_nodata_rsp_buffer
-- Compiling entity sc_chi_dvm_rsp_buffer
-- Compiling architecture IMP of sc_chi_dvm_rsp_buffer
-- Compiling entity sc_chi_data_rsp_buffer
-- Compiling architecture IMP of sc_chi_data_rsp_buffer
-- Compiling entity sc_chi_compack_rsp_buffer
-- Compiling architecture IMP of sc_chi_compack_rsp_buffer
-- Compiling entity sc_chi_dbid_rsp_buffer
-- Compiling architecture IMP of sc_chi_dbid_rsp_buffer
-- Compiling entity sc_chi_size_req_buffer
-- Compiling architecture IMP of sc_chi_size_req_buffer
-- Compiling entity sc_chi_setup_req_buffer
-- Compiling architecture IMP of sc_chi_setup_req_buffer
-- Compiling entity sc_chi_snp_req_buffer
-- Compiling architecture IMP of sc_chi_snp_req_buffer
-- Compiling entity sc_chi_snp_rsp_buffer
-- Compiling architecture IMP of sc_chi_snp_rsp_buffer
-- Compiling entity sc_chi_tracetag_buffer
-- Compiling architecture IMP of sc_chi_tracetag_buffer
-- Compiling entity sc_chi_pcrd_rsp_buffer
-- Compiling architecture IMP of sc_chi_pcrd_rsp_buffer
-- Compiling entity sc_chi_decode
-- Compiling architecture IMP of sc_chi_decode
-- Compiling entity sc_chi_encode
-- Compiling architecture IMP of sc_chi_encode
-- Compiling entity sc_chi_req_mux
-- Compiling architecture IMP of sc_chi_req_mux
-- Compiling entity sc_chi_snp
-- Compiling architecture IMP of sc_chi_snp
-- Compiling entity sc_chi_crsp
-- Compiling architecture IMP of sc_chi_crsp
-- Compiling entity sc_chi_srsp
-- Compiling architecture IMP of sc_chi_srsp
-- Compiling entity sc_chi_rnf
-- Compiling architecture IMP of sc_chi_rnf
-- Compiling entity sc_chi_interface
-- Compiling architecture IMP of sc_chi_interface
-- Compiling entity sc_replay_module
-- Compiling architecture IMP of sc_replay_module
-- Compiling entity sc_trace_module
-- Compiling architecture IMP of sc_trace_module
-- Compiling entity sc_m_axi_interface
-- Compiling architecture IMP of sc_m_axi_interface
-- Compiling entity sc_m_ace_interface
-- Compiling architecture IMP of sc_m_ace_interface
-- Compiling entity sc_axi_transaction_ordering
-- Compiling architecture IMP of sc_axi_transaction_ordering
-- Loading package system_cache_pkg
-- Compiling entity sc_ccix_transaction_ordering
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_ccix_transaction_ordering
-- Compiling entity sc_crossbar
-- Compiling architecture IMP of sc_crossbar
-- Compiling entity sc_back_end
-- Compiling architecture IMP of sc_back_end
-- Compiling entity sc_ram_module
-- Compiling architecture IMP of sc_ram_module
-- Compiling entity sc_lru_calculate
-- Compiling architecture RTL of sc_lru_calculate
-- Loading package system_cache_pkg
-- Compiling entity sc_lru_module
-- Compiling architecture IMP of sc_lru_module
-- Loading package system_cache_queue_pkg
-- Compiling entity sc_update
-- Compiling architecture IMP of sc_update
-- Compiling entity sc_lookup
-- Compiling architecture IMP of sc_lookup
-- Compiling entity sc_cache_core
-- Compiling architecture IMP of sc_cache_core
-- Compiling entity sc_s_axi_length_generation
-- Compiling architecture IMP of sc_s_axi_length_generation
-- Compiling entity sc_s_axi_a_channel
-- Compiling architecture IMP of sc_s_axi_a_channel
-- Compiling entity sc_s_axi_w_channel
-- Compiling architecture IMP of sc_s_axi_w_channel
-- Compiling entity sc_s_axi_b_channel
-- Compiling architecture IMP of sc_s_axi_b_channel
-- Compiling entity sc_s_axi_r_channel
-- Compiling architecture IMP of sc_s_axi_r_channel
-- Compiling entity sc_s_axi_opt_interface
-- Compiling architecture IMP of sc_s_axi_opt_interface
-- Compiling entity sc_s_axi_gen_interface
-- Compiling architecture IMP of sc_s_axi_gen_interface
-- Compiling entity sc_s_axi_ctrl_interface
-- Compiling architecture IMP of sc_s_axi_ctrl_interface
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(276973): Nonresolved signal 'Inject_Setup_Info' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283029):Conditional signal assignment line__283029
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(281856):Conditional signal assignment line__281856
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278568): Nonresolved signal 'w_ccix_sub_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283048):Conditional signal assignment line__283048
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(280503):Process Write_Handle
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(280548)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278569): Nonresolved signal 'w_ccix_info_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283047):Conditional signal assignment line__283047
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(280503):Process Write_Handle
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(280547)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278656): Nonresolved signal 'word_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283092):Conditional signal assignment line__283092
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282201):Conditional signal assignment line__282201
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278657): Nonresolved signal 'cfg_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283093):Conditional signal assignment line__283093
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282202):Conditional signal assignment line__282202
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278658): Nonresolved signal 'sub_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283094):Conditional signal assignment line__283094
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282203):Conditional signal assignment line__282203
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278659): Nonresolved signal 'info_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283095):Conditional signal assignment line__283095
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282204):Conditional signal assignment line__282204
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278660): Nonresolved signal 'num_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283096):Conditional signal assignment line__283096
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282205):Conditional signal assignment line__282205
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278661): Nonresolved signal 'cat_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283097):Conditional signal assignment line__283097
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282206):Conditional signal assignment line__282206
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278662): Nonresolved signal 'block_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283098):Conditional signal assignment line__283098
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282212):Process Range_Limit
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282216)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278663): Nonresolved signal 'master_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283099):Conditional signal assignment line__283099
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282212):Process Range_Limit
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282226)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(278665): Nonresolved signal 'selected_block_idx' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(283100):Conditional signal assignment line__283100
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(281979):Process Register_Bank
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/system_cache_v5_0/hdl/system_cache_v5_0_vh_rfs.vhd(282009)
-- Compiling entity sc_access
-- Compiling architecture IMP of sc_access
-- Compiling entity sc_arbiter
-- Compiling architecture IMP of sc_arbiter
-- Compiling entity sc_control
-- Compiling architecture IMP of sc_control
-- Compiling entity sc_front_end
-- Compiling architecture IMP of sc_front_end
-- Compiling entity system_cache
-- Compiling architecture IMP of system_cache
End time: 11:31:16 on Jul 13,2023, Elapsed time: 0:00:12
Errors: 0, Warnings: 12

END_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v5_0_8)
==============================================================================


compile_simlib: 0 error(s), 12 warning(s), 55.58 % complete

Compiling verilog library 'clk_vip_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap clk_vip_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_vip_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:17 on Jul 13,2023
vlog -64 -L clk_vip_v1_0_2 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work clk_vip_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/clk_vip_v1_0_2/.cxl.systemverilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.cmf 
-- Compiling module clk_vip_v1_0_2_top

Top level modules:
	clk_vip_v1_0_2_top
End time: 11:31:17 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.77 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap emc_common_v3_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emc_common_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:17 on Jul 13,2023
vcom -64 -93 -work emc_common_v3_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity ld_arith_reg
-- Compiling entity io_registers
-- Compiling architecture imp of io_registers
-- Compiling entity counters
-- Compiling architecture imp of counters
-- Compiling entity mem_state_machine
-- Compiling architecture imp of mem_state_machine
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity select_param
-- Compiling architecture imp of select_param
-- Compiling entity addr_counter_mux
-- Compiling architecture imp of addr_counter_mux
-- Compiling entity mem_steer
-- Compiling architecture imp of mem_steer
-- Compiling entity EMC
-- Compiling architecture imp of EMC
-- Loading entity ipic_if
-- Loading entity mem_state_machine
-- Loading entity addr_counter_mux
-- Loading entity counters
-- Loading entity select_param
-- Loading entity mem_steer
-- Loading entity io_registers
End time: 11:31:18 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.96 % complete

Compiling verilog library 'axi_perf_mon_v5_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_perf_mon_v5_0_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_perf_mon_v5_0_29 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:18 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_perf_mon_v5_0_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_perf_mon_v5_0_29/.cxl.verilog.axi_perf_mon_v5_0_29.axi_perf_mon_v5_0_29.lin64.cmf 
-- Compiling module axi_perf_mon_v5_0_29_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_29_async_fifo
-- Compiling module axi_perf_mon_v5_0_29_sync_fifo
-- Compiling module axi_perf_mon_v5_0_29_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_29_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_29_axi_interface
-- Compiling module axi_perf_mon_v5_0_29_counter
-- Compiling module axi_perf_mon_v5_0_29_counter_ovf
-- Compiling module axi_perf_mon_v5_0_29_cdc_sync
-- Compiling module axi_perf_mon_v5_0_29_flags_gen
-- Compiling module axi_perf_mon_v5_0_29_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_29_interrupt_module
-- Compiling module axi_perf_mon_v5_0_29_intr_sync
-- Compiling module axi_perf_mon_v5_0_29_metric_calc
-- Compiling module axi_perf_mon_v5_0_29_metric_counters
-- Compiling module axi_perf_mon_v5_0_29_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_29_mon_fifo
-- Compiling module axi_perf_mon_v5_0_29_ext_calc
-- Compiling module axi_perf_mon_v5_0_29_register_module
-- Compiling module axi_perf_mon_v5_0_29_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_29_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_29_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_29_throttle
-- Compiling module axi_perf_mon_v5_0_29_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_29_advanced
-- Compiling module axi_perf_mon_v5_0_29_profile
-- Compiling module axi_perf_mon_v5_0_29_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_29_register_module_profile
-- Compiling module axi_perf_mon_v5_0_29_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_29_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_29_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_29_top

Top level modules:
	axi_perf_mon_v5_0_29_top
End time: 11:31:18 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.15 % complete

Compiling verilog library 'ibert_lib_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ibert_lib_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ibert_lib_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:19 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ibert_lib_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ibert_lib_v1_0_7/.cxl.verilog.ibert_lib_v1_0_7.ibert_lib_v1_0_7.lin64.cmf 

Top level modules:
End time: 11:31:19 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.35 % complete

Compiling verilog library 'anlt_subcore_ip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:anlt_subcore_ip_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap anlt_subcore_ip_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/anlt_subcore_ip_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:19 on Jul 13,2023
vlog -64 -L anlt_subcore_ip_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work anlt_subcore_ip_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/anlt_subcore_ip_v1_0_0/.cxl.systemverilog.anlt_subcore_ip_v1_0_0.anlt_subcore_ip_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:31:20 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:anlt_subcore_ip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.54 % complete

Compiling verilog library 'cam_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cam_v2_4_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cam_v2_4_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cam_v2_4_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:20 on Jul 13,2023
vlog -64 -L cam_v2_4_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cam_v2_4_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cam_v2_4_0/.cxl.systemverilog.cam_v2_4_0.cam_v2_4_0.lin64.cmf 
-- Compiling package cam_v2_4_0_debug_pkg
-- Compiling package cam_v2_4_0_dpi_pkg
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/cam_v2_4_0_reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cam_v2_4/hdl/cam_v2_4_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:31:24 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 690

END_COMPILATION_MESSAGES(questasim:verilog:cam_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 690 warning(s), 56.73 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_amm_bridge_v1_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_amm_bridge_v1_0_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_amm_bridge_v1_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_amm_bridge_v1_0_17/.cxl.verilog.axi_amm_bridge_v1_0_17.axi_amm_bridge_v1_0_17.lin64.cmf 
-- Compiling module axi_amm_bridge_v1_0_17_lite
-- Compiling module axi_amm_bridge_v1_0_17_fifo
-- Compiling module axi_amm_bridge_v1_0_17_full
-- Compiling module axi_amm_bridge_v1_0_17_top

Top level modules:
	axi_amm_bridge_v1_0_17_top
End time: 11:31:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.92 % complete

Compiling verilog library 'aurora_8b10b_versal_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:aurora_8b10b_versal_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap aurora_8b10b_versal_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aurora_8b10b_versal_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work aurora_8b10b_versal_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/aurora_8b10b_versal_v1_0_1/.cxl.verilog.aurora_8b10b_versal_v1_0_1.aurora_8b10b_versal_v1_0_1.lin64.cmf 

Top level modules:
End time: 11:31:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:aurora_8b10b_versal_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.12 % complete

Compiling verilog library 'axi_c2c_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_c2c_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_c2c_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_c2c_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:25 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_c2c_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_c2c_v1_0_4/.cxl.verilog.axi_c2c_v1_0_4.axi_c2c_v1_0_4.lin64.cmf 

Top level modules:
End time: 11:31:25 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_c2c_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.31 % complete

Compiling verilog library 'vby1hs_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vby1hs_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap vby1hs_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vby1hs_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:25 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work vby1hs_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/vby1hs_v1_0_2/.cxl.verilog.vby1hs_v1_0_2.vby1hs_v1_0_2.lin64.cmf 

Top level modules:
End time: 11:31:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vby1hs_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.50 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_24)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_25g_rs_fec_v1_0_24 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_25g_rs_fec_v1_0_24 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:26 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_24 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_25g_rs_fec_v1_0_24/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_24.ieee802d3_25g_rs_fec_v1_0_24.lin64.cmf 

Top level modules:
End time: 11:31:27 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.69 % complete

Compiling vhdl library 'tmr_comparator_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_comparator_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_comparator_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:27 on Jul 13,2023
vcom -64 -93 -work tmr_comparator_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_comparator_v1_0_5/.cxl.vhdl.tmr_comparator_v1_0_5.tmr_comparator_v1_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 11:31:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.88 % complete

Compiling vhdl library 'mailbox_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mailbox_v2_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mailbox_v2_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:27 on Jul 13,2023
vcom -64 -93 -work mailbox_v2_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mailbox_v2_1_15/.cxl.vhdl.mailbox_v2_1_15.mailbox_v2_1_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Sync_BRAM
-- Compiling architecture syn of Sync_BRAM
-- Compiling entity Sync_DPRAM
-- Compiling architecture syn of Sync_DPRAM
-- Compiling entity Sync_FIFO
-- Compiling architecture VHDL_RTL of Sync_FIFO
-- Compiling entity Async_FIFO
-- Compiling architecture IMP of Async_FIFO
-- Loading entity Sync_FIFO
-- Loading entity Async_FIFO
-- Compiling entity fsl_v20
-- Compiling architecture IMP of fsl_v20
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity if_decode
-- Compiling architecture IMP of if_decode
-- Compiling entity mailbox
-- Compiling architecture IMP of mailbox
End time: 11:31:28 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.08 % complete

Compiling verilog library 'axi_vip_v1_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_vip_v1_1_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vip_v1_1_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:29 on Jul 13,2023
vlog -64 -L axi_vip_v1_1_13 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_vip_v1_1_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vip_v1_1_13/.cxl.systemverilog.axi_vip_v1_1_13.axi_vip_v1_1_13.lin64.cmf 
-- Compiling module axi_vip_v1_1_13_top

Top level modules:
	axi_vip_v1_1_13_top
End time: 11:31:29 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.27 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap zynq_ultra_ps_e_vip_v1_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_vip_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:29 on Jul 13,2023
vlog -64 -L axi_vip_v1_1_13 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/zynq_ultra_ps_e_vip_v1_0_13/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_13.zynq_ultra_ps_e_vip_v1_0_13.lin64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_ddrc
-- Compiling package zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_axi_slave
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_axi_slave_acp
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13_axi_master
-- Compiling module zynq_ultra_ps_e_vip_v1_0_13

Top level modules:
	zynq_ultra_ps_e_vip_v1_0_13
End time: 11:31:30 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.46 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_multacc_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_multacc_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:30 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_multacc_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:31 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.65 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v2_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v2_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_200g_rs_fec_v2_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_200g_rs_fec_v2_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:31 on Jul 13,2023
vlog -64 -L ieee802d3_200g_rs_fec_v2_0_6 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ieee802d3_200g_rs_fec_v2_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_200g_rs_fec_v2_0_6/.cxl.systemverilog.ieee802d3_200g_rs_fec_v2_0_6.ieee802d3_200g_rs_fec_v2_0_6.lin64.cmf 

Top level modules:
End time: 11:31:33 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v2_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.85 % complete

Compiling vhdl library 'axi_utils_v2_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_utils_v2_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_utils_v2_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:34 on Jul 13,2023
vcom -64 -93 -work axi_utils_v2_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.04 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap interrupt_control_v3_1_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/interrupt_control_v3_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:34 on Jul 13,2023
vcom -64 -93 -work interrupt_control_v3_1_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity interrupt_control
-- Compiling architecture implementation of interrupt_control
End time: 11:31:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.23 % complete

Compiling vhdl library 'c_reg_fd_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_reg_fd_v12_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_reg_fd_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:35 on Jul 13,2023
vcom -64 -93 -work c_reg_fd_v12_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:35 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.42 % complete

Compiling vhdl library 'c_mux_bit_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_mux_bit_v12_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_mux_bit_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:35 on Jul 13,2023
vcom -64 -93 -work c_mux_bit_v12_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:36 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.62 % complete

Compiling vhdl library 'c_shift_ram_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_shift_ram_v12_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_shift_ram_v12_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:36 on Jul 13,2023
vcom -64 -93 -work c_shift_ram_v12_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_shift_ram_v12_0_14/.cxl.vhdl.c_shift_ram_v12_0_14.c_shift_ram_v12_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:37 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.81 % complete

Compiling vhdl library 'xbip_pipe_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_pipe_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_pipe_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:38 on Jul 13,2023
vcom -64 -93 -work xbip_pipe_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.00 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_addsub_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_addsub_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:38 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_addsub_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.19 % complete

Compiling vhdl library 'c_gate_bit_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_gate_bit_v12_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_gate_bit_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:39 on Jul 13,2023
vcom -64 -93 -work c_gate_bit_v12_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:40 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.38 % complete

Compiling vhdl library 'xbip_counter_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_counter_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_counter_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:40 on Jul 13,2023
vcom -64 -93 -work xbip_counter_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:40 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.58 % complete

Compiling vhdl library 'xbip_addsub_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_addsub_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_addsub_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:41 on Jul 13,2023
vcom -64 -93 -work xbip_addsub_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.77 % complete

Compiling vhdl library 'c_addsub_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_addsub_v12_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_addsub_v12_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:41 on Jul 13,2023
vcom -64 -93 -work c_addsub_v12_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_addsub_v12_0_14/.cxl.vhdl.c_addsub_v12_0_14.c_addsub_v12_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:42 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.96 % complete

Compiling vhdl library 'c_counter_binary_v12_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_counter_binary_v12_0_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_counter_binary_v12_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:42 on Jul 13,2023
vcom -64 -93 -work c_counter_binary_v12_0_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_counter_binary_v12_0_15/.cxl.vhdl.c_counter_binary_v12_0_15.c_counter_binary_v12_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:43 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.15 % complete

Compiling vhdl library 'c_compare_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_compare_v12_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_compare_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:43 on Jul 13,2023
vcom -64 -93 -work c_compare_v12_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:44 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.35 % complete

Compiling vhdl library 'c_mux_bus_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_mux_bus_v12_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_mux_bus_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:44 on Jul 13,2023
vcom -64 -93 -work c_mux_bus_v12_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:45 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.54 % complete

Compiling vhdl library 'rs_toolbox_v9_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rs_toolbox_v9_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_toolbox_v9_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:46 on Jul 13,2023
vcom -64 -93 -work rs_toolbox_v9_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_toolbox_v9_0_9/.cxl.vhdl.rs_toolbox_v9_0_9.rs_toolbox_v9_0_9.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:47 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.73 % complete

Compiling vhdl library 'rs_decoder_v9_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_18)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rs_decoder_v9_0_18 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_decoder_v9_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:47 on Jul 13,2023
vcom -64 -93 -work rs_decoder_v9_0_18 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_decoder_v9_0_18/.cxl.vhdl.rs_decoder_v9_0_18.rs_decoder_v9_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:48 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.92 % complete

Compiling vhdl library 'viterbi_v9_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap viterbi_v9_1_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/viterbi_v9_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:49 on Jul 13,2023
vcom -64 -93 -work viterbi_v9_1_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/viterbi_v9_1_13/.cxl.vhdl.viterbi_v9_1_13.viterbi_v9_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:50 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.12 % complete

Compiling vhdl library 'fir_compiler_v7_2_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_18)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fir_compiler_v7_2_18 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v7_2_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:50 on Jul 13,2023
vcom -64 -93 -work fir_compiler_v7_2_18 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v7_2_18/.cxl.vhdl.fir_compiler_v7_2_18.fir_compiler_v7_2_18.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:52 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.31 % complete

Compiling verilog library 'axi_data_fifo_v2_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_data_fifo_v2_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_data_fifo_v2_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:52 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_data_fifo_v2_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_data_fifo_v2_1_26/.cxl.verilog.axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26.lin64.cmf 
-- Compiling module axi_data_fifo_v2_1_26_axic_fifo
-- Compiling module axi_data_fifo_v2_1_26_fifo_gen
-- Compiling module axi_data_fifo_v2_1_26_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_26_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_26_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_26_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_26_axic_fifo
	axi_data_fifo_v2_1_26_axic_srl_fifo
	axi_data_fifo_v2_1_26_axic_reg_srl_fifo
	axi_data_fifo_v2_1_26_axi_data_fifo
End time: 11:31:53 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.50 % complete

Compiling verilog library 'axi_register_slice_v2_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_register_slice_v2_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_register_slice_v2_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_register_slice_v2_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_register_slice_v2_1_27/.cxl.verilog.axi_register_slice_v2_1_27.axi_register_slice_v2_1_27.lin64.cmf 
-- Compiling module axi_register_slice_v2_1_27_test_master
-- Compiling module axi_register_slice_v2_1_27_test_slave
-- Compiling module axi_register_slice_v2_1_27_tdm_sample
-- Compiling module axi_register_slice_v2_1_27_auto_slr
-- Compiling module axi_register_slice_v2_1_27_auto_src
-- Compiling module axi_register_slice_v2_1_27_auto_dest
-- Compiling module axi_register_slice_v2_1_27_srl_rtl
-- Compiling module axi_register_slice_v2_1_27_axic_register_slice
-- Compiling module axi_register_slice_v2_1_27_multi_slr
-- Compiling module axi_register_slice_v2_1_27_middle_region_slr
-- Compiling module axi_register_slice_v2_1_27_source_region_slr
-- Compiling module axi_register_slice_v2_1_27_dest_region_slr
-- Compiling module axi_register_slice_v2_1_27_single_slr
-- Compiling module axi_register_slice_v2_1_27_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_27_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_27_axi_register_slice
End time: 11:31:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.69 % complete

Compiling verilog library 'axi_crossbar_v2_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_crossbar_v2_1_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_crossbar_v2_1_28 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_crossbar_v2_1_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_crossbar_v2_1_28/.cxl.verilog.axi_crossbar_v2_1_28.axi_crossbar_v2_1_28.lin64.cmf 
-- Compiling module axi_crossbar_v2_1_28_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_28_addr_arbiter
-- Compiling module axi_crossbar_v2_1_28_addr_decoder
-- Compiling module axi_crossbar_v2_1_28_arbiter_resp
-- Compiling module axi_crossbar_v2_1_28_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_28_crossbar
-- Compiling module axi_crossbar_v2_1_28_decerr_slave
-- Compiling module axi_crossbar_v2_1_28_si_transactor
-- Compiling module axi_crossbar_v2_1_28_splitter
-- Compiling module axi_crossbar_v2_1_28_wdata_mux
-- Compiling module axi_crossbar_v2_1_28_wdata_router
-- Compiling module axi_crossbar_v2_1_28_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_28_axi_crossbar
End time: 11:31:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.88 % complete

Compiling verilog library 'axi_epu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_epu_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_epu_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_epu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:54 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_epu_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_epu_v1_0_0/.cxl.verilog.axi_epu_v1_0_0.axi_epu_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:31:54 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_epu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.08 % complete

Compiling verilog library 'shell_utils_addr_remap_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:shell_utils_addr_remap_v1_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap shell_utils_addr_remap_v1_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/shell_utils_addr_remap_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:54 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L shell_utils_addr_remap_v1_0_6 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work shell_utils_addr_remap_v1_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/shell_utils_addr_remap_v1_0_6/.cxl.systemverilog.shell_utils_addr_remap_v1_0_6.shell_utils_addr_remap_v1_0_6.lin64.cmf 
-- Compiling module shell_utils_addr_remap_v1_0_6_decerr_slave
-- Compiling module shell_utils_addr_remap_v1_0_6_top

Top level modules:
	shell_utils_addr_remap_v1_0_6_top
End time: 11:31:54 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:shell_utils_addr_remap_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.27 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_acc_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_acc_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:55 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_acc_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.46 % complete

Compiling vhdl library 'xbip_accum_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_accum_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_accum_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:55 on Jul 13,2023
vcom -64 -93 -work xbip_accum_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.65 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_bram18k_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_bram18k_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:56 on Jul 13,2023
vcom -64 -93 -work xbip_bram18k_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:57 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.85 % complete

Compiling vhdl library 'mult_gen_v12_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_18)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mult_gen_v12_0_18 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mult_gen_v12_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:57 on Jul 13,2023
vcom -64 -93 -work mult_gen_v12_0_18 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mult_gen_v12_0_18/.cxl.vhdl.mult_gen_v12_0_18.mult_gen_v12_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 11:31:58 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.04 % complete

Compiling vhdl library 'floating_point_v7_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap floating_point_v7_0_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:31:59 on Jul 13,2023
vcom -64 -93 -work floating_point_v7_0_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_0_20/.cxl.vhdl.floating_point_v7_0_20.floating_point_v7_0_20.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:01 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.23 % complete

Compiling vhdl library 'cmpy_v6_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_21)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cmpy_v6_0_21 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmpy_v6_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:01 on Jul 13,2023
vcom -64 -93 -work cmpy_v6_0_21 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cmpy_v6_0_21/.cxl.vhdl.cmpy_v6_0_21.cmpy_v6_0_21.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:02 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.42 % complete

Compiling vhdl library 'xfft_v9_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xfft_v9_1_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xfft_v9_1_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:03 on Jul 13,2023
vcom -64 -93 -work xfft_v9_1_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xfft_v9_1_8/.cxl.vhdl.xfft_v9_1_8.xfft_v9_1_8.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:05 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.62 % complete

Compiling vhdl library 'lib_fifo_v1_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lib_fifo_v1_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_fifo_v1_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:05 on Jul 13,2023
vcom -64 -93 -work lib_fifo_v1_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_fifo_v1_0_16/.cxl.vhdl.lib_fifo_v1_0_16.lib_fifo_v1_0_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity async_fifo_fg
-- Compiling architecture implementation of async_fifo_fg
-- Compiling entity sync_fifo_fg
-- Compiling architecture implementation of sync_fifo_fg
End time: 11:32:06 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.81 % complete

Compiling vhdl library 'lib_bmg_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lib_bmg_v1_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_bmg_v1_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:06 on Jul 13,2023
vcom -64 -93 -work lib_bmg_v1_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_bmg_v1_0_14/.cxl.vhdl.lib_bmg_v1_0_14.lib_bmg_v1_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_5
End time: 11:32:06 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.00 % complete

Compiling verilog library 'etrnic_v1_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_1_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap etrnic_v1_1_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/etrnic_v1_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:06 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work etrnic_v1_1_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/etrnic_v1_1_5/.cxl.verilog.etrnic_v1_1_5.etrnic_v1_1_5.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/etrnic_v1_1/hdl/etrnic_v1_1_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 11:32:07 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_1_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.19 % complete

Compiling vhdl library 'displayport_v7_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v7_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v7_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:07 on Jul 13,2023
vcom -64 -93 -work displayport_v7_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v7_0_0/.cxl.vhdl.displayport_v7_0_0.displayport_v7_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:08 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.38 % complete

Compiling verilog library 'displayport_v7_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v7_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v7_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:08 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work displayport_v7_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v7_0_0/.cxl.verilog.displayport_v7_0_0.displayport_v7_0_0.lin64.cmf 

Top level modules:
End time: 11:32:11 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.58 % complete

Compiling verilog library 'axis_clock_converter_v1_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_clock_converter_v1_1_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_clock_converter_v1_1_28 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:11 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_clock_converter_v1_1_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_clock_converter_v1_1_28/.cxl.verilog.axis_clock_converter_v1_1_28.axis_clock_converter_v1_1_28.lin64.cmf 
-- Compiling module axis_clock_converter_v1_1_28_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_28_axisc_async_clock_converter
-- Compiling module axis_clock_converter_v1_1_28_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_28_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_28_axis_clock_converter
End time: 11:32:12 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.77 % complete

Compiling verilog library 'fec_5g_common_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fec_5g_common_v1_1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fec_5g_common_v1_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:12 on Jul 13,2023
vlog -64 -L fec_5g_common_v1_1_1 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work fec_5g_common_v1_1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fec_5g_common_v1_1_1/.cxl.systemverilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.cmf 

Top level modules:
End time: 11:32:12 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.96 % complete

Compiling vhdl library 'dft_v4_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_2_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dft_v4_2_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dft_v4_2_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:12 on Jul 13,2023
vcom -64 -93 -work dft_v4_2_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dft_v4_2_3/.cxl.vhdl.dft_v4_2_3.dft_v4_2_3.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:14 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_2_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.15 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lib_srl_fifo_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_srl_fifo_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:14 on Jul 13,2023
vcom -64 -93 -work lib_srl_fifo_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Loading package lib_pkg
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 11:32:14 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.35 % complete

Compiling vhdl library 'axi_msg_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_msg_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_msg_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:15 on Jul 13,2023
vcom -64 -93 -work axi_msg_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_msg_v1_0_8/.cxl.vhdl.axi_msg_v1_0_8.axi_msg_v1_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
-- Compiling entity axi_msg_ftch_sm
-- Compiling architecture implementation of axi_msg_ftch_sm
-- Compiling entity axi_msg_channel_pntr
-- Compiling architecture implementation of axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_pntr
-- Compiling architecture implementation of axi_msg_ftch_pntr
-- Loading entity axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_ftch_mngr
-- Compiling architecture implementation of axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_sm
-- Loading entity axi_msg_ftch_pntr
-- Loading entity axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_cntrl_strm
-- Compiling architecture implementation of axi_msg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_msg_ftch_fifo
-- Compiling architecture implementation of axi_msg_ftch_fifo
-- Loading entity axi_msg_bmg_ctrl
-- Compiling entity axi_msg_ftch_queue
-- Compiling architecture implementation of axi_msg_ftch_queue
-- Loading entity axi_msg_bmg
-- Loading entity axi_msg_ftch_fifo
-- Compiling entity axi_msg_ftch_q_mngr
-- Compiling architecture implementation of axi_msg_ftch_q_mngr
-- Loading entity axi_msg_ftch_queue
-- Compiling entity axi_msg_updt_cmdsts_if
-- Compiling architecture implementation of axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_sm
-- Compiling architecture implementation of axi_msg_updt_sm
-- Compiling entity axi_msg_updt_mngr
-- Compiling architecture implementation of axi_msg_updt_mngr
-- Loading entity axi_msg_updt_sm
-- Loading entity axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_queue
-- Compiling architecture implementation of axi_msg_updt_queue
-- Compiling entity axi_msg_updt_q_mngr
-- Compiling architecture implementation of axi_msg_updt_q_mngr
-- Loading entity axi_msg_updt_queue
-- Compiling entity axi_msg_intrpt
-- Compiling architecture implementation of axi_msg_intrpt
-- Compiling entity axi_msg
-- Compiling architecture implementation of axi_msg
-- Loading entity axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_q_mngr
-- Loading entity axi_msg_updt_mngr
-- Loading entity axi_msg_updt_q_mngr
-- Loading entity axi_msg_intrpt
-- Loading entity axi_msg_datamover
End time: 11:32:16 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.54 % complete

Compiling verilog library 'sd_fec_v1_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sd_fec_v1_1_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sd_fec_v1_1_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:16 on Jul 13,2023
vlog -64 -L fec_5g_common_v1_1_1 -L sd_fec_v1_1_10 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work sd_fec_v1_1_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sd_fec_v1_1_10/.cxl.systemverilog.sd_fec_v1_1_10.sd_fec_v1_1_10.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:16 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 295

END_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_10)
==============================================================================


compile_simlib: 0 error(s), 295 warning(s), 66.73 % complete

Compiling vhdl library 'v_tc_v6_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_2_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_tc_v6_2_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tc_v6_2_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:17 on Jul 13,2023
vcom -64 -93 -work v_tc_v6_2_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tc_v6_2_5/.cxl.vhdl.v_tc_v6_2_5.v_tc_v6_2_5.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:18 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_2_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.92 % complete

Compiling verilog library 'v_dp_axi4s_vid_out_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_dp_axi4s_vid_out_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_dp_axi4s_vid_out_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dp_axi4s_vid_out_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:18 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_dp_axi4s_vid_out_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dp_axi4s_vid_out_v1_0_5/.cxl.verilog.v_dp_axi4s_vid_out_v1_0_5.v_dp_axi4s_vid_out_v1_0_5.lin64.cmf 
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_fifo_async
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_fifo_sync
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_cdc_single
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_coupler
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_sync
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_formatter
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_repeat
-- Compiling module v_dp_axi4s_vid_out_v1_0_5_remap
-- Compiling module v_dp_axi4s_vid_out_v1_0_5

Top level modules:
	v_dp_axi4s_vid_out_v1_0_5
End time: 11:32:18 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_dp_axi4s_vid_out_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.12 % complete

Compiling vhdl library 'axi_hbicap_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_hbicap_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_hbicap_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_hbicap_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:18 on Jul 13,2023
vcom -64 -93 -work axi_hbicap_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_hbicap_v1_0_4/.cxl.vhdl.axi_hbicap_v1_0_4.axi_hbicap_v1_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:19 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_hbicap_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.31 % complete

Compiling verilog library 'axi_clock_converter_v2_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_clock_converter_v2_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_clock_converter_v2_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:20 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_clock_converter_v2_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_clock_converter_v2_1_26/.cxl.verilog.axi_clock_converter_v2_1_26.axi_clock_converter_v2_1_26.lin64.cmf 
-- Compiling module axi_clock_converter_v2_1_26_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_26_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_26_lite_async
-- Compiling module axi_clock_converter_v2_1_26_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_26_axi_clock_converter
End time: 11:32:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.50 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_protocol_converter_v2_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_protocol_converter_v2_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:20 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_protocol_converter_v2_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_protocol_converter_v2_1_27/.cxl.verilog.axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27.lin64.cmf 
-- Compiling module axi_protocol_converter_v2_1_27_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_27_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_27_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_27_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_27_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_27_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_27_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_27_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_27_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_27_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_27_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_27_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_27_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_27_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_27_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_27_b2s
-- Compiling module axi_protocol_converter_v2_1_27_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_27_axi_protocol_converter
End time: 11:32:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.69 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_dwidth_converter_v2_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dwidth_converter_v2_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:21 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_dwidth_converter_v2_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dwidth_converter_v2_1_27/.cxl.verilog.axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27.lin64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_27_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_27_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_27_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_top

Top level modules:
	axi_dwidth_converter_v2_1_27_top
End time: 11:32:21 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.88 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_multadd_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_multadd_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:21 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_multadd_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:22 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.08 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_dsp48_mult_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_mult_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:23 on Jul 13,2023
vcom -64 -93 -work xbip_dsp48_mult_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:24 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.27 % complete

Compiling vhdl library 'div_gen_v5_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_19)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap div_gen_v5_1_19 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/div_gen_v5_1_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:24 on Jul 13,2023
vcom -64 -93 -work div_gen_v5_1_19 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/div_gen_v5_1_19/.cxl.vhdl.div_gen_v5_1_19.div_gen_v5_1_19.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:25 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.46 % complete

Compiling verilog library 'v_mix_v5_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v5_2_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_mix_v5_2_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_mix_v5_2_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:25 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_mix_v5_2_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_mix_v5_2_4/.cxl.verilog.v_mix_v5_2_4.v_mix_v5_2_4.lin64.cmf 
End time: 11:32:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v5_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.65 % complete

Compiling vhdl library 'axi_hwicap_v3_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_31)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_hwicap_v3_0_31 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_hwicap_v3_0_31 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:26 on Jul 13,2023
vcom -64 -93 -work axi_hwicap_v3_0_31 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_hwicap_v3_0_31/.cxl.vhdl.axi_hwicap_v3_0_31.axi_hwicap_v3_0_31.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity icap_statemachine
-- Compiling architecture imp of icap_statemachine
-- Compiling entity icap_statemachine_shared
-- Compiling architecture imp of icap_statemachine_shared
-- Compiling entity hwicap
-- Compiling architecture imp of hwicap
-- Loading entity ipic_if
-- Loading entity icap_statemachine
-- Compiling entity hwicap_shared
-- Compiling architecture imp of hwicap_shared
-- Loading entity icap_statemachine_shared
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity hwicap
-- Compiling entity axi_hwicap
-- Compiling architecture implementation of axi_hwicap
-- Loading entity hwicap_shared
End time: 11:32:27 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.85 % complete

Compiling verilog library 'v_multi_scaler_v1_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_multi_scaler_v1_2_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_multi_scaler_v1_2_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_multi_scaler_v1_2_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:27 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_multi_scaler_v1_2_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_multi_scaler_v1_2_3/.cxl.verilog.v_multi_scaler_v1_2_3.v_multi_scaler_v1_2_3.lin64.cmf 
End time: 11:32:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_multi_scaler_v1_2_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.04 % complete

Compiling verilog library 'qdriv_pl_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:qdriv_pl_phy_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap qdriv_pl_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdriv_pl_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:28 on Jul 13,2023
vlog -64 -L mem_pl_v1_0_0 -L qdriv_pl_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work qdriv_pl_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/qdriv_pl_phy_v1_0_0/.cxl.systemverilog.qdriv_pl_phy_v1_0_0.qdriv_pl_phy_v1_0_0.lin64.cmf 
-- Compiling module qdriv_pl_phy_v1_0_0_xphy_bank_wrapper
-- Compiling module qdriv_pl_phy_v1_0_0_floping

Top level modules:
	qdriv_pl_phy_v1_0_0_xphy_bank_wrapper
	qdriv_pl_phy_v1_0_0_floping
End time: 11:32:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:qdriv_pl_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.23 % complete

Compiling verilog library 'axi4stream_vip_v1_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi4stream_vip_v1_1_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi4stream_vip_v1_1_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:28 on Jul 13,2023
vlog -64 -L axi4stream_vip_v1_1_13 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi4stream_vip_v1_1_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi4stream_vip_v1_1_13/.cxl.systemverilog.axi4stream_vip_v1_1_13.axi4stream_vip_v1_1_13.lin64.cmf 
-- Compiling module axi4stream_vip_v1_1_13_top

Top level modules:
	axi4stream_vip_v1_1_13_top
End time: 11:32:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.42 % complete

Compiling verilog library 'perf_axi_tg_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:perf_axi_tg_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap perf_axi_tg_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/perf_axi_tg_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:28 on Jul 13,2023
vlog -64 -L axi4stream_vip_v1_1_13 -L axi_vip_v1_1_13 -L perf_axi_tg_v1_0_9 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work perf_axi_tg_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/perf_axi_tg_v1_0_9/.cxl.systemverilog.perf_axi_tg_v1_0_9.perf_axi_tg_v1_0_9.lin64.cmf 
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Importing package xilinx_vip.axi_vip_pkg
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rdch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rdch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:30 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 23

END_COMPILATION_MESSAGES(questasim:verilog:perf_axi_tg_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 23 warning(s), 69.62 % complete

Compiling vhdl library 'tmr_sem_v1_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tmr_sem_v1_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_sem_v1_0_23 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:30 on Jul 13,2023
vcom -64 -93 -work tmr_sem_v1_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tmr_sem_v1_0_23/.cxl.vhdl.tmr_sem_v1_0_23.tmr_sem_v1_0_23.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity tmr_sem
-- Loading package VCOMPONENTS
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling architecture imp of tmr_sem
End time: 11:32:31 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.81 % complete

Compiling vhdl library 'v_tc_v6_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_tc_v6_1_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tc_v6_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:31 on Jul 13,2023
vcom -64 -93 -work v_tc_v6_1_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:32 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.00 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tcc_encoder_3gpplte_v4_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_encoder_3gpplte_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:32 on Jul 13,2023
vcom -64 -93 -work tcc_encoder_3gpplte_v4_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_encoder_3gpplte_v4_0_16/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_16.tcc_encoder_3gpplte_v4_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:34 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.19 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_accelerator_adapter_v2_1_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_accelerator_adapter_v2_1_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:34 on Jul 13,2023
vcom -64 -93 -work axis_accelerator_adapter_v2_1_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_accelerator_adapter_v2_1_16/.cxl.vhdl.axis_accelerator_adapter_v2_1_16.axis_accelerator_adapter_v2_1_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture xilinx of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture xilinx of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
-- Compiling entity symmetric_dp_bank_v6
-- Compiling architecture rtl of symmetric_dp_bank_v6
-- Compiling entity dp_bank_sdp_v6
-- Compiling architecture rtl of dp_bank_sdp_v6
-- Compiling entity asymmetric_dp_bank_v6
-- Compiling architecture rtl of asymmetric_dp_bank_v6
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Compiling entity arg_mem_bank_v6
-- Compiling architecture rtl of arg_mem_bank_v6
-- Loading entity arg_mem_bank_v6
-- Compiling entity arg_mem_bank
-- Compiling architecture rtl of arg_mem_bank
-- Compiling entity srl_fifo_32_wt
-- Compiling architecture rtl of srl_fifo_32_wt
-- Loading entity arg_mem_bank
-- Compiling entity oarg_columnized_mem_bank
-- Compiling architecture rtl of oarg_columnized_mem_bank
-- Compiling entity iarg_columnized_mem_bank
-- Compiling architecture rtl of iarg_columnized_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Compiling entity xd_s2m_memory_dc
-- Compiling architecture rtl of xd_s2m_memory_dc
-- Loading entity clk_x_pntrs
-- Compiling entity xd_s2m_converter
-- Compiling architecture rtl of xd_s2m_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity srl_fifo_32_wt
-- Compiling entity xd_m2s_memory_dc
-- Compiling architecture rtl of xd_m2s_memory_dc
-- Compiling entity xd_m2s_converter
-- Compiling architecture rtl of xd_m2s_converter
-- Loading package xd_adapter_pkg
-- Compiling entity s2s_async_fifo_wt
-- Compiling architecture rtl of s2s_async_fifo_wt
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8619): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8620): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8621): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8622): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8623): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8624): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8678): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8679): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8680): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8683): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8688): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8691): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8692): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8693): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8695): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8673): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8675): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8725): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8726): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8727): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8730): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8735): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8717): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8718): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8721): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8755): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8756): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8757): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8759): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8760): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8761): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8764): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8765): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8777): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8778): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8791): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8792): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8804): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8805): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8817): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8818): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8830): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8831): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9063): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9064): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9065): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9066): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9067): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9068): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9122): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9123): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9124): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9127): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9132): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9135): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9136): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9137): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9139): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9117): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9119): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9169): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9170): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9171): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9174): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9179): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9161): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9162): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9165): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9199): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9200): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9201): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9203): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9204): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9205): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9208): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9209): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9221): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9222): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9235): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9236): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9248): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9249): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9261): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9262): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9274): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9275): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity xd_s2m_converter
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Loading entity arg_mem_bank_v6
-- Loading entity arg_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Loading entity xd_s2m_memory_dc
-- Compiling entity xd_s2m_adapter
-- Compiling architecture rtl of xd_s2m_adapter
-- Compiling entity xd_output_scalars_fifo
-- Compiling architecture rtl of xd_output_scalars_fifo
-- Loading entity synchronizer_ff
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11020): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11021): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11022): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11023): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11024): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11025): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11079): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11080): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11081): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11084): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11089): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11092): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11093): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11094): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11096): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11074): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11076): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11126): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11127): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11128): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11131): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11136): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11118): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11119): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11122): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11156): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11157): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11158): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11160): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11161): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11162): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11165): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11166): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11178): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11179): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11192): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11193): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11205): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11206): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11218): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11219): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11231): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11232): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity s2s_async_fifo_wt
-- Compiling entity xd_oarg_s2s_adapter
-- Compiling architecture rtl of xd_oarg_s2s_adapter
-- Loading entity xd_m2s_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity xd_m2s_memory_dc
-- Compiling entity xd_m2s_adapter
-- Compiling architecture rtl of xd_m2s_adapter
-- Compiling entity xd_input_scalars_fifo
-- Compiling architecture rtl of xd_input_scalars_fifo
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14487): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14488): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14489): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14490): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14491): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14492): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14546): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14547): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14548): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14551): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14556): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14559): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14560): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14561): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14563): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14541): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14543): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14593): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14594): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14595): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14598): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14603): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14585): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14586): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14589): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14623): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14624): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14625): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14627): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14628): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14629): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14632): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14633): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14645): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14646): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14659): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14660): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14672): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14673): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14685): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14686): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14698): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14699): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Compiling entity xd_iarg_s2s_adapter
-- Compiling architecture rtl of xd_iarg_s2s_adapter
-- Compiling entity sync_ap_status
-- Compiling architecture rtl of sync_ap_status
-- Compiling entity async_fifo_dist_wt
-- Compiling architecture rtl of async_fifo_dist_wt
-- Compiling entity async_fifo_dist_inst
-- Compiling architecture rtl of async_fifo_dist_inst
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16419): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16420): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16421): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16422): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16423): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16424): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16478): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16479): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16480): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16483): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16488): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16491): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16492): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16493): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16495): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16473): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16475): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16525): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16526): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16527): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16530): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16535): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16517): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16518): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16521): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16555): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16556): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16557): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16559): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16560): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16561): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16564): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16565): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16577): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16578): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16591): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16592): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16604): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16605): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16617): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16618): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16630): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16631): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity async_fifo_dist_wt
-- Loading entity sync_ap_status
-- Loading entity axis_acc_adapter_cdc_sync
-- Compiling entity xd_sync_module
-- Compiling architecture rtl of xd_sync_module
-- Loading entity async_fifo_dist_inst
-- Loading entity xd_output_scalars_fifo
-- Compiling entity xd_output_scalars_module
-- Compiling architecture rtl of xd_output_scalars_module
-- Loading entity xd_m2s_adapter
-- Loading entity xd_oarg_s2s_adapter
-- Compiling entity xd_output_args_module
-- Compiling architecture rtl of xd_output_args_module
-- Loading entity xd_input_scalars_fifo
-- Compiling entity xd_input_scalars_module
-- Compiling architecture rtl of xd_input_scalars_module
-- Loading entity xd_s2m_adapter
-- Loading entity xd_iarg_s2s_adapter
-- Compiling entity xd_input_args_module
-- Compiling architecture rtl of xd_input_args_module
-- Compiling entity axi_lite_adapter
-- Compiling architecture rtl of axi_lite_adapter
-- Loading package xd_adapter_pkg
-- Loading entity axi_lite_adapter
-- Loading entity xd_s2m_converter
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Loading entity arg_mem_bank_v6
-- Loading entity arg_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Loading entity xd_s2m_memory_dc
-- Loading entity xd_s2m_adapter
-- Loading entity s2s_async_fifo_wt
-- Loading entity xd_iarg_s2s_adapter
-- Loading entity xd_input_args_module
-- Loading entity xd_m2s_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity xd_m2s_memory_dc
-- Loading entity xd_m2s_adapter
-- Loading entity xd_oarg_s2s_adapter
-- Loading entity xd_output_args_module
-- Loading entity async_fifo_dist_wt
-- Loading entity sync_ap_status
-- Loading entity xd_sync_module
-- Loading entity xd_input_scalars_fifo
-- Loading entity xd_input_scalars_module
-- Loading entity xd_output_scalars_fifo
-- Loading entity xd_output_scalars_module
-- Compiling entity axis_accelerator_adapter_core
-- Compiling architecture rtl of axis_accelerator_adapter_core
-- Loading entity axis_accelerator_adapter_core
-- Compiling entity axis_accelerator_adapter
-- Compiling architecture rtl of axis_accelerator_adapter
End time: 11:32:35 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 215

END_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 215 warning(s), 70.38 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_24)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tcc_decoder_3gppmm_v2_0_24 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_decoder_3gppmm_v2_0_24 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:35 on Jul 13,2023
vcom -64 -93 -work tcc_decoder_3gppmm_v2_0_24 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_decoder_3gppmm_v2_0_24/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_24.tcc_decoder_3gppmm_v2_0_24.lin64.cmf 
-- Loading package STANDARD
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1626) TO_INTEGER function paramater's size (64) is out of range (>32 bits). Result is truncated.
End time: 11:32:37 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 5

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_24)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 70.58 % complete

Compiling vhdl library 'sid_v8_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sid_v8_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sid_v8_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:38 on Jul 13,2023
vcom -64 -93 -work sid_v8_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sid_v8_0_17/.cxl.vhdl.sid_v8_0_17.sid_v8_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:39 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.77 % complete

Compiling vhdl library 'cpri_v8_11_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_11_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cpri_v8_11_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpri_v8_11_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:39 on Jul 13,2023
vcom -64 -93 -work cpri_v8_11_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpri_v8_11_13/.cxl.vhdl.cpri_v8_11_13.cpri_v8_11_13.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:41 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_11_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.96 % complete

Compiling verilog library 'cpri_v8_11_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_11_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cpri_v8_11_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpri_v8_11_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:41 on Jul 13,2023
vlog -64 -L cpri_v8_11_13 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work cpri_v8_11_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cpri_v8_11_13/.cxl.systemverilog.cpri_v8_11_13.cpri_v8_11_13.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpri_v8_11/hdl/cpri_v8_11_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/cpri_v8_11/hdl/cpri_v8_11_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_11_13)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 71.15 % complete

Compiling verilog library 'v_tpg_v8_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_2_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_tpg_v8_2_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_tpg_v8_2_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_tpg_v8_2_2/.cxl.verilog.v_tpg_v8_2_2.v_tpg_v8_2_2.lin64.cmf 
End time: 11:32:42 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.35 % complete

Compiling vhdl library 'rs_encoder_v9_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap rs_encoder_v9_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_encoder_v9_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:42 on Jul 13,2023
vcom -64 -93 -work rs_encoder_v9_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/rs_encoder_v9_0_17/.cxl.vhdl.rs_encoder_v9_0_17.rs_encoder_v9_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:43 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.54 % complete

Compiling verilog library 'axis_register_slice_v1_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_register_slice_v1_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_register_slice_v1_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:43 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_register_slice_v1_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_register_slice_v1_1_27/.cxl.verilog.axis_register_slice_v1_1_27.axis_register_slice_v1_1_27.lin64.cmf 
-- Compiling module axis_register_slice_v1_1_27_tdm_sample
-- Compiling module axis_register_slice_v1_1_27_test_master
-- Compiling module axis_register_slice_v1_1_27_test_slave
-- Compiling module axis_register_slice_v1_1_27_multi_slr
-- Compiling module axis_register_slice_v1_1_27_middle_region_slr
-- Compiling module axis_register_slice_v1_1_27_source_region_slr
-- Compiling module axis_register_slice_v1_1_27_dest_region_slr
-- Compiling module axis_register_slice_v1_1_27_single_slr
-- Compiling module axis_register_slice_v1_1_27_axic_reg_srl_fifo
-- Compiling module axis_register_slice_v1_1_27_srl_rtl
-- Compiling module axis_register_slice_v1_1_27_auto_slr
-- Compiling module axis_register_slice_v1_1_27_auto_src
-- Compiling module axis_register_slice_v1_1_27_auto_dest
-- Compiling module axis_register_slice_v1_1_27_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_27_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_27_axis_register_slice
End time: 11:32:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.73 % complete

Compiling verilog library 'axis_switch_v1_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_switch_v1_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_switch_v1_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:44 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_switch_v1_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_switch_v1_1_27/.cxl.verilog.axis_switch_v1_1_27.axis_switch_v1_1_27.lin64.cmf 
-- Compiling module axis_switch_v1_1_27_arb_rr
-- Compiling module axis_switch_v1_1_27_arb_trr
-- Compiling module axis_switch_v1_1_27_axisc_decoder
-- Compiling module axis_switch_v1_1_27_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_27_axisc_arb_responder
-- Compiling module axis_switch_v1_1_27_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_27_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_27_axi_ctrl_read
-- Compiling module axis_switch_v1_1_27_axi_ctrl_write
-- Compiling module axis_switch_v1_1_27_axi_ctrl_top
-- Compiling module axis_switch_v1_1_27_static_router_config_dp
-- Compiling module axis_switch_v1_1_27_static_router_config
-- Compiling module axis_switch_v1_1_27_static_router
-- Compiling module axis_switch_v1_1_27_reg_bank_16x32
-- Compiling module axis_switch_v1_1_27_axis_switch

Top level modules:
	axis_switch_v1_1_27_axis_switch
End time: 11:32:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.92 % complete

Compiling verilog library 'axis_data_fifo_v2_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v2_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_data_fifo_v2_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_data_fifo_v2_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:44 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_data_fifo_v2_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_data_fifo_v2_0_9/.cxl.verilog.axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9.lin64.cmf 
-- Compiling module axis_data_fifo_v2_0_9_top

Top level modules:
	axis_data_fifo_v2_0_9_top
End time: 11:32:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v2_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.12 % complete

Compiling verilog library 'ats_switch_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ats_switch_v1_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ats_switch_v1_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ats_switch_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:45 on Jul 13,2023
vlog -64 -L ats_switch_v1_0_6 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ats_switch_v1_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ats_switch_v1_0_6/.cxl.systemverilog.ats_switch_v1_0_6.ats_switch_v1_0_6.lin64.cmf 
-- Compiling module ats_switch_v1_0_6_rq_interconnect
-- Compiling module ats_switch_v1_0_6_rc_interconnect
-- Compiling module ats_switch_v1_0_6_cq_interconnect
-- Compiling module ats_switch_v1_0_6_cc_interconnect
-- Compiling module ats_switch_v1_0_6_axilite
-- Compiling module ats_switch_v1_0_6_cc
-- Compiling module ats_switch_v1_0_6_cq
-- Compiling module ats_switch_v1_0_6_header_extract
-- Compiling module ats_switch_v1_0_6_rc
-- Compiling module ats_switch_v1_0_6_reg
-- Compiling module ats_switch_v1_0_6_rq
-- Compiling module ats_switch_v1_0_6_tdest_cq
-- Compiling module ats_switch_v1_0_6_tdest_rc
-- Compiling module ats_switch_v1_0_6_tdest_rc_straddle_512
-- Compiling module ats_switch_v1_0_6_top
-- Compiling module ats_switch_v1_0_6_tdest_rc_straddle_1024
-- Compiling module ats_switch_v1_0_6_tdest_cq_straddle_1024
-- Compiling module ats_switch_v1_0_6_tdest_cq_straddle_512

Top level modules:
	ats_switch_v1_0_6_top
End time: 11:32:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ats_switch_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.31 % complete

Compiling verilog library 'ldpc_v2_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ldpc_v2_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ldpc_v2_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:45 on Jul 13,2023
vlog -64 -L fec_5g_common_v1_1_1 -L ldpc_v2_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ldpc_v2_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ldpc_v2_0_11/.cxl.systemverilog.ldpc_v2_0_11.ldpc_v2_0_11.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:46 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 176

END_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_11)
==============================================================================


compile_simlib: 0 error(s), 176 warning(s), 72.50 % complete

Compiling vhdl library 'axi_sg_v4_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_sg_v4_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sg_v4_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:46 on Jul 13,2023
vcom -64 -93 -work axi_sg_v4_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sg_v4_1_15/.cxl.vhdl.axi_sg_v4_1_15.axi_sg_v4_1_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_cntrl_strm
-- Compiling architecture implementation of axi_sg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_cntrl_strm
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_sg_datamover
End time: 11:32:47 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.69 % complete

Compiling vhdl library 'axi_datamover_v5_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_datamover_v5_1_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_datamover_v5_1_29 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:48 on Jul 13,2023
vcom -64 -93 -work axi_datamover_v5_1_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_datamover_v5_1_29/.cxl.vhdl.axi_datamover_v5_1_29.axi_datamover_v5_1_29.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_datamover_afifo_autord
-- Compiling architecture imp of axi_datamover_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_datamover_sfifo_autord
-- Compiling architecture imp of axi_datamover_sfifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Compiling entity axi_datamover_fifo
-- Compiling architecture imp of axi_datamover_fifo
-- Loading entity axi_datamover_fifo
-- Compiling entity axi_datamover_cmd_status
-- Compiling architecture implementation of axi_datamover_cmd_status
-- Compiling entity axi_datamover_scc
-- Compiling architecture implementation of axi_datamover_scc
-- Compiling entity axi_datamover_strb_gen2
-- Compiling architecture implementation of axi_datamover_strb_gen2
-- Loading entity axi_datamover_strb_gen2
-- Compiling entity axi_datamover_pcc
-- Compiling architecture implementation of axi_datamover_pcc
-- Compiling entity axi_datamover_addr_cntl
-- Compiling architecture implementation of axi_datamover_addr_cntl
-- Compiling entity axi_datamover_rdmux
-- Compiling architecture implementation of axi_datamover_rdmux
-- Loading entity axi_datamover_rdmux
-- Compiling entity axi_datamover_rddata_cntl
-- Compiling architecture implementation of axi_datamover_rddata_cntl
-- Compiling entity axi_datamover_rd_status_cntl
-- Compiling architecture implementation of axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_wr_demux
-- Compiling architecture implementation of axi_datamover_wr_demux
-- Compiling entity axi_datamover_wrdata_cntl
-- Compiling architecture implementation of axi_datamover_wrdata_cntl
-- Compiling entity axi_datamover_wr_status_cntl
-- Compiling architecture implementation of axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Compiling entity axi_datamover_skid2mm_buf
-- Compiling architecture implementation of axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_skid_buf
-- Compiling architecture implementation of axi_datamover_skid_buf
-- Compiling entity axi_datamover_rd_sf
-- Compiling architecture implementation of axi_datamover_rd_sf
-- Compiling entity axi_datamover_wr_sf
-- Compiling architecture implementation of axi_datamover_wr_sf
-- Compiling entity axi_datamover_stbs_set
-- Compiling architecture implementation of axi_datamover_stbs_set
-- Compiling entity axi_datamover_stbs_set_nodre
-- Compiling architecture implementation of axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_ibttcc
-- Compiling architecture implementation of axi_datamover_ibttcc
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_indet_btt
-- Compiling architecture implementation of axi_datamover_indet_btt
-- Compiling entity axi_datamover_dre_mux2_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_dre_mux4_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
-- Compiling entity axi_datamover_dre_mux8_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_mm2s_dre
-- Compiling architecture implementation of axi_datamover_mm2s_dre
-- Compiling entity axi_datamover_s2mm_dre
-- Compiling architecture implementation of axi_datamover_s2mm_dre
-- Compiling entity axi_datamover_ms_strb_set
-- Compiling architecture implementation of axi_datamover_ms_strb_set
-- Loading entity axi_datamover_ms_strb_set
-- Compiling entity axi_datamover_mssai_skid_buf
-- Compiling architecture implementation of axi_datamover_mssai_skid_buf
-- Compiling entity axi_datamover_slice
-- Compiling architecture working of axi_datamover_slice
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Compiling entity axi_datamover_s2mm_scatter
-- Compiling architecture implementation of axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_s2mm_scatter
-- Compiling entity axi_datamover_s2mm_realign
-- Compiling architecture implementation of axi_datamover_s2mm_realign
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_s2mm_basic_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover_s2mm_omit_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wr_sf
-- Compiling entity axi_datamover_s2mm_full_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_mm2s_basic_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
-- Compiling entity axi_datamover_mm2s_omit_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Compiling entity axi_datamover_mm2s_full_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover
-- Compiling architecture implementation of axi_datamover
End time: 11:32:49 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.88 % complete

Compiling vhdl library 'axi_dma_v7_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_dma_v7_1_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dma_v7_1_28 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:49 on Jul 13,2023
vcom -64 -93 -work axi_dma_v7_1_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dma_v7_1_28/.cxl.vhdl.axi_dma_v7_1_28.axi_dma_v7_1_28.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_dma_rst_module
-- Compiling architecture implementation of axi_dma_rst_module
-- Loading entity axi_dma_reset
-- Compiling entity axi_dma_lite_if
-- Compiling architecture implementation of axi_dma_lite_if
-- Compiling entity axi_dma_register
-- Compiling architecture implementation of axi_dma_register
-- Compiling entity axi_dma_register_s2mm
-- Compiling architecture implementation of axi_dma_register_s2mm
-- Compiling entity axi_dma_reg_module
-- Compiling architecture implementation of axi_dma_reg_module
-- Loading entity axi_dma_lite_if
-- Loading entity axi_dma_register
-- Loading entity axi_dma_register_s2mm
-- Compiling entity axi_dma_skid_buf
-- Compiling architecture implementation of axi_dma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_dma_afifo_autord
-- Compiling architecture imp of axi_dma_afifo_autord
-- Compiling entity axi_dma_s2mm
-- Compiling architecture implementation of axi_dma_s2mm
-- Compiling entity axi_dma_sofeof_gen
-- Compiling architecture implementation of axi_dma_sofeof_gen
-- Compiling entity axi_dma_smple_sm
-- Compiling architecture implementation of axi_dma_smple_sm
-- Loading entity srl_fifo_f
-- Compiling entity axi_dma_mm2s_sg_if
-- Compiling architecture implementation of axi_dma_mm2s_sg_if
-- Compiling entity axi_dma_mm2s_sm
-- Compiling architecture implementation of axi_dma_mm2s_sm
-- Compiling entity axi_dma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
-- Compiling entity axi_dma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
-- Loading entity sync_fifo_fg
-- Loading entity axi_dma_skid_buf
-- Loading entity axi_dma_afifo_autord
-- Compiling entity axi_dma_mm2s_mngr
-- Compiling architecture implementation of axi_dma_mm2s_mngr
-- Loading entity axi_dma_mm2s_sm
-- Loading entity axi_dma_mm2s_sg_if
-- Loading entity axi_dma_smple_sm
-- Loading entity axi_dma_mm2s_cmdsts_if
-- Loading entity axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_s2mm_sg_if
-- Compiling architecture implementation of axi_dma_s2mm_sg_if
-- Compiling entity axi_dma_s2mm_sm
-- Compiling architecture implementation of axi_dma_s2mm_sm
-- Compiling entity axi_dma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
-- Compiling entity axi_dma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
-- Compiling entity axi_dma_s2mm_sts_strm
-- Compiling architecture implementation of axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_s2mm_mngr
-- Compiling architecture implementation of axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm_sm
-- Loading entity axi_dma_s2mm_sg_if
-- Loading entity axi_dma_s2mm_cmdsts_if
-- Loading entity axi_dma_s2mm_sts_mngr
-- Loading entity axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_cmd_split
-- Compiling architecture implementation of axi_dma_cmd_split
-- Compiling entity axi_dma
-- Compiling architecture implementation of axi_dma
-- Loading entity axi_dma_rst_module
-- Loading entity axi_dma_reg_module
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_dma_mm2s_mngr
-- Loading entity axi_dma_sofeof_gen
-- Loading entity axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm
-- Loading entity axi_dma_cmd_split
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 11:32:50 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.08 % complete

Compiling verilog library 'axis_data_fifo_v1_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_data_fifo_v1_1_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_data_fifo_v1_1_28 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:50 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_data_fifo_v1_1_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_data_fifo_v1_1_28/.cxl.verilog.axis_data_fifo_v1_1_28.axis_data_fifo_v1_1_28.lin64.cmf 
-- Compiling module axis_data_fifo_v1_1_28_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_28_axis_data_fifo
End time: 11:32:51 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.27 % complete

Compiling verilog library 'v_hdmi_rx1_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx1_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_rx1_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_rx1_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:51 on Jul 13,2023
vlog -64 -L v_hdmi_rx1_v1_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx1_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_rx1_v1_0_4/.cxl.systemverilog.v_hdmi_rx1_v1_0_4.v_hdmi_rx1_v1_0_4.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:52 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 736

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx1_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 736 warning(s), 73.46 % complete

Compiling verilog library 'canfd_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:canfd_v3_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap canfd_v3_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/canfd_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work canfd_v3_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/canfd_v3_0_6/.cxl.verilog.canfd_v3_0_6.canfd_v3_0_6.lin64.cmf 

Top level modules:
End time: 11:32:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:canfd_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.65 % complete

Compiling verilog library 'v_vid_gt_bridge_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_gt_bridge_v1_0_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_gt_bridge_v1_0_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_gt_bridge_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:53 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_gt_bridge_v1_0_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_gt_bridge_v1_0_6/.cxl.verilog.v_vid_gt_bridge_v1_0_6.v_vid_gt_bridge_v1_0_6.lin64.cmf 
-- Compiling module v_vid_gt_bridge_v1_0_6_axi
-- Compiling module rx_rate_detect
-- Compiling module gpio_rate_change

Top level modules:
	v_vid_gt_bridge_v1_0_6_axi
	rx_rate_detect
	gpio_rate_change
End time: 11:32:53 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_gt_bridge_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.85 % complete

Compiling verilog library 'v_hdmi_tx1_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx1_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_hdmi_tx1_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_tx1_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:54 on Jul 13,2023
vlog -64 -L v_hdmi_tx1_v1_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx1_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_hdmi_tx1_v1_0_4/.cxl.systemverilog.v_hdmi_tx1_v1_0_4.v_hdmi_tx1_v1_0_4.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:32:54 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 506

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx1_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 506 warning(s), 74.04 % complete

Compiling verilog library 'axi_mmu_v2_1_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_25)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_mmu_v2_1_25 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mmu_v2_1_25 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:55 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_mmu_v2_1_25 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mmu_v2_1_25/.cxl.verilog.axi_mmu_v2_1_25.axi_mmu_v2_1_25.lin64.cmf 
-- Compiling module axi_mmu_v2_1_25_addr_decoder
-- Compiling module axi_mmu_v2_1_25_decerr_slave
-- Compiling module axi_mmu_v2_1_25_top

Top level modules:
	axi_mmu_v2_1_25_top
End time: 11:32:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.23 % complete

Compiling verilog library 'axi_memory_init_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_memory_init_v1_0_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_memory_init_v1_0_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_memory_init_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:55 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_memory_init_v1_0_8 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_memory_init_v1_0_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_memory_init_v1_0_8/.cxl.systemverilog.axi_memory_init_v1_0_8.axi_memory_init_v1_0_8.lin64.cmf 
-- Compiling module axi_memory_init_v1_0_8_top

Top level modules:
	axi_memory_init_v1_0_8_top
End time: 11:32:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_memory_init_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.42 % complete

Compiling verilog library 'axi_sideband_util_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_sideband_util_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sideband_util_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:56 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_sideband_util_v1_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_sideband_util_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sideband_util_v1_0_11/.cxl.systemverilog.axi_sideband_util_v1_0_11.axi_sideband_util_v1_0_11.lin64.cmf 
-- Compiling module axi_sideband_util_v1_0_11_top

Top level modules:
	axi_sideband_util_v1_0_11_top
End time: 11:32:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.62 % complete

Compiling verilog library 'processing_system7_vip_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap processing_system7_vip_v1_0_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/processing_system7_vip_v1_0_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:56 on Jul 13,2023
vlog -64 -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work processing_system7_vip_v1_0_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/processing_system7_vip_v1_0_15/.cxl.systemverilog.processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15.lin64.cmf 
-- Compiling module processing_system7_vip_v1_0_15_arb_wr
-- Compiling module processing_system7_vip_v1_0_15_arb_rd
-- Compiling module processing_system7_vip_v1_0_15_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_15_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_15_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_15_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_15_ssw_hp
-- Compiling module processing_system7_vip_v1_0_15_sparse_mem
-- Compiling module processing_system7_vip_v1_0_15_reg_map
-- Compiling module processing_system7_vip_v1_0_15_ocm_mem
-- Compiling module processing_system7_vip_v1_0_15_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_15_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_15_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_15_regc
-- Compiling module processing_system7_vip_v1_0_15_ocmc
-- Compiling module processing_system7_vip_v1_0_15_interconnect_model
-- Compiling module processing_system7_vip_v1_0_15_gen_reset
-- Compiling module processing_system7_vip_v1_0_15_gen_clock
-- Compiling module processing_system7_vip_v1_0_15_ddrc
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_15_axi_slave
-- Compiling module processing_system7_vip_v1_0_15_axi_slave_acp
-- Compiling module processing_system7_vip_v1_0_15_axi_master
-- Compiling module processing_system7_vip_v1_0_15_afi_slave
-- Compiling module processing_system7_vip_v1_0_15

Top level modules:
	processing_system7_vip_v1_0_15_intr_wr_mem
	processing_system7_vip_v1_0_15
End time: 11:32:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.81 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_vfifo_ctrl_v2_0_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vfifo_ctrl_v2_0_29 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:57 on Jul 13,2023
vcom -64 -93 -work axi_vfifo_ctrl_v2_0_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vfifo_ctrl_v2_0_29/.cxl.vhdl.axi_vfifo_ctrl_v2_0_29.axi_vfifo_ctrl_v2_0_29.lin64.cmf 
-- Loading package STANDARD
End time: 11:32:58 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.00 % complete

Compiling vhdl library 'axi_gpio_v2_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_gpio_v2_0_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_gpio_v2_0_29 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:58 on Jul 13,2023
vcom -64 -93 -work axi_gpio_v2_0_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_gpio_v2_0_29/.cxl.vhdl.axi_gpio_v2_0_29.axi_gpio_v2_0_29.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity axi_gpio
-- Compiling architecture imp of axi_gpio
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity GPIO_Core
End time: 11:32:59 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.19 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap proc_sys_reset_v5_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/proc_sys_reset_v5_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:59 on Jul 13,2023
vcom -64 -93 -work proc_sys_reset_v5_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
-- Compiling entity sequence_psr
-- Compiling architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Compiling entity lpf
-- Compiling architecture imp of lpf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity proc_sys_reset
-- Compiling architecture imp of proc_sys_reset
-- Loading entity lpf
-- Loading entity sequence_psr
End time: 11:33:00 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.38 % complete

Compiling verilog library 'hw_trace'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hw_trace)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap hw_trace /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hw_trace 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:01 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work hw_trace -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/hw_trace/.cxl.verilog.hw_trace.hw_trace.lin64.cmf 

Top level modules:
End time: 11:33:01 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hw_trace)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.58 % complete

Compiling vhdl library 'xbip_multadd_v3_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xbip_multadd_v3_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_multadd_v3_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:01 on Jul 13,2023
vcom -64 -93 -work xbip_multadd_v3_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xbip_multadd_v3_0_17/.cxl.vhdl.xbip_multadd_v3_0_17.xbip_multadd_v3_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:02 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.77 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap g709_rs_encoder_v2_2_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_rs_encoder_v2_2_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:02 on Jul 13,2023
vcom -64 -93 -work g709_rs_encoder_v2_2_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_rs_encoder_v2_2_8/.cxl.vhdl.g709_rs_encoder_v2_2_8.g709_rs_encoder_v2_2_8.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:04 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.96 % complete

Compiling verilog library 'polar_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap polar_v1_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/polar_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:04 on Jul 13,2023
vlog -64 -L fec_5g_common_v1_1_1 -L polar_v1_0_10 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work polar_v1_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/polar_v1_0_10/.cxl.systemverilog.polar_v1_0_10.polar_v1_0_10.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:33:05 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 71

END_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 71 warning(s), 76.15 % complete

Compiling vhdl library 'axi_mcdma_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_1_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_mcdma_v1_1_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mcdma_v1_1_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:05 on Jul 13,2023
vcom -64 -93 -work axi_mcdma_v1_1_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mcdma_v1_1_8/.cxl.vhdl.axi_mcdma_v1_1_8.axi_mcdma_v1_1_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_mcdma_rst_module
-- Compiling architecture implementation of axi_mcdma_rst_module
-- Loading entity axi_mcdma_reset
-- Compiling entity axi_mcdma_lite_if
-- Compiling architecture implementation of axi_mcdma_lite_if
-- Compiling entity axi_mcdma_register
-- Compiling architecture implementation of axi_mcdma_register
-- Compiling entity axi_mcdma_common_register
-- Compiling architecture implementation of axi_mcdma_common_register
-- Compiling entity axi_mcdma_s2mm_common_register
-- Compiling architecture implementation of axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_mm2s_common_register
-- Compiling architecture implementation of axi_mcdma_mm2s_common_register
-- Compiling entity axi_mcdma_read_mux
-- Compiling architecture implementation of axi_mcdma_read_mux
-- Compiling entity axi_mcdma_reg_module
-- Compiling architecture implementation of axi_mcdma_reg_module
-- Loading entity axi_mcdma_lite_if
-- Loading entity axi_mcdma_common_register
-- Loading entity axi_mcdma_read_mux
-- Loading entity axi_mcdma_mm2s_common_register
-- Loading entity axi_mcdma_register
-- Loading entity axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_skid_buf
-- Compiling architecture implementation of axi_mcdma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_mcdma_afifo_autord
-- Compiling architecture imp of axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_pkt_drop
-- Compiling architecture implementation of axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_s2mm_tdest
-- Compiling architecture implementation of axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_sofeof_gen
-- Compiling architecture implementation of axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_smple_sm
-- Compiling architecture implementation of axi_mcdma_smple_sm
-- Compiling entity axi_mcdma_mm2s_tdest
-- Compiling architecture implementation of axi_mcdma_mm2s_tdest
-- Loading entity sync_fifo_fg
-- Compiling entity axi_mcdma_mm2s_priority
-- Compiling architecture implementation of axi_mcdma_mm2s_priority
-- Compiling entity axi_mcdma_mm2s_wrr
-- Compiling architecture implementation of axi_mcdma_mm2s_wrr
-- Loading entity srl_fifo_f
-- Compiling entity axi_mcdma_mm2s_sg_if
-- Compiling architecture implementation of axi_mcdma_mm2s_sg_if
-- Compiling entity axi_mcdma_mm2s_sm
-- Compiling architecture implementation of axi_mcdma_mm2s_sm
-- Compiling entity axi_mcdma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_mm2s_cmdsts_if
-- Compiling entity axi_mcdma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_sts_mngr
-- Compiling entity axi_mcdma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_mcdma_mm2s_cntrl_strm
-- Loading entity axi_mcdma_skid_buf
-- Compiling entity axi_mcdma_mm2s_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_mm2s_wrr
-- Loading entity axi_mcdma_mm2s_priority
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_mcdma_v1_1/hdl/axi_mcdma_v1_1_vh_rfs.vhd(18058): (vcom-1445) Duplicate signal "tid_to_fifo_fp" found in sensitivity list.
-- Loading entity axi_mcdma_mm2s_tdest
-- Loading entity axi_mcdma_mm2s_sm
-- Loading entity axi_mcdma_mm2s_sg_if
-- Loading entity axi_mcdma_mm2s_cmdsts_if
-- Loading entity axi_mcdma_mm2s_sts_mngr
-- Loading entity axi_mcdma_mm2s_cntrl_strm
-- Compiling entity axi_mcdma_stbs_set
-- Compiling architecture implementation of axi_mcdma_stbs_set
-- Compiling entity axi_mcdma_s2mm_sg_if
-- Compiling architecture implementation of axi_mcdma_s2mm_sg_if
-- Compiling entity axi_mcdma_s2mm_sm
-- Compiling architecture implementation of axi_mcdma_s2mm_sm
-- Compiling entity axi_mcdma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_s2mm_cmdsts_if
-- Compiling entity axi_mcdma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_mngr
-- Compiling entity axi_mcdma_s2mm_sts_strm
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_s2mm_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_sm
-- Loading entity axi_mcdma_s2mm_sg_if
-- Loading entity axi_mcdma_s2mm_cmdsts_if
-- Loading entity axi_mcdma_s2mm_sts_mngr
-- Loading entity axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_cmd_split
-- Compiling architecture implementation of axi_mcdma_cmd_split
-- Compiling entity axi_mcdma
-- Compiling architecture implementation of axi_mcdma
-- Loading entity axi_mcdma_rst_module
-- Loading entity axi_mcdma_reg_module
-- Loading package axi_msg_pkg
-- Loading entity axi_msg
-- Loading entity axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_stbs_set
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 11:33:06 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.35 % complete

Compiling verilog library 'v_warp_init_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_warp_init_v1_1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_warp_init_v1_1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_init_v1_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:07 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_warp_init_v1_1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_init_v1_1_1/.cxl.verilog.v_warp_init_v1_1_1.v_warp_init_v1_1_1.lin64.cmf 
End time: 11:33:07 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_warp_init_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.54 % complete

Compiling verilog library 'ernic_v3_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ernic_v3_1_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ernic_v3_1_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ernic_v3_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:07 on Jul 13,2023
vlog -64 -L ernic_v3_1_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ernic_v3_1_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ernic_v3_1_2/.cxl.systemverilog.ernic_v3_1_2.ernic_v3_1_2.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 11:33:08 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 43

END_COMPILATION_MESSAGES(questasim:verilog:ernic_v3_1_2)
==============================================================================


compile_simlib: 0 error(s), 43 warning(s), 76.73 % complete

Compiling verilog library 'polar_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:polar_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap polar_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/polar_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:08 on Jul 13,2023
vlog -64 -L fec_5g_common_v1_1_1 -L polar_v1_1_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work polar_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/polar_v1_1_0/.cxl.systemverilog.polar_v1_1_0.polar_v1_1_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:33:09 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 71

END_COMPILATION_MESSAGES(questasim:verilog:polar_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 71 warning(s), 76.92 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v2_0_12)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_50g_rs_fec_v2_0_12 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_50g_rs_fec_v2_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:09 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v2_0_12 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_50g_rs_fec_v2_0_12/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_12.ieee802d3_50g_rs_fec_v2_0_12.lin64.cmf 

Top level modules:
End time: 11:33:10 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.12 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_apb_bridge_v3_0_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_apb_bridge_v3_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:11 on Jul 13,2023
vcom -64 -93 -work axi_apb_bridge_v3_0_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_apb_bridge_v3_0_17/.cxl.vhdl.axi_apb_bridge_v3_0_17.axi_apb_bridge_v3_0_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Compiling entity psel_decoder
-- Compiling architecture RTL of psel_decoder
-- Compiling entity multiplexor
-- Compiling architecture RTL of multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Compiling entity axilite_sif
-- Compiling architecture RTL of axilite_sif
-- Compiling entity apb_mif
-- Compiling architecture RTL of apb_mif
-- Compiling entity axi_apb_bridge
-- Compiling architecture RTL of axi_apb_bridge
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading entity axilite_sif
-- Loading entity apb_mif
End time: 11:33:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.31 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_quad_spi_v3_2_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_quad_spi_v3_2_26 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:11 on Jul 13,2023
vcom -64 -93 -work axi_quad_spi_v3_2_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_quad_spi_v3_2_26/.cxl.vhdl.axi_quad_spi_v3_2_26.axi_quad_spi_v3_2_26.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity xip_cross_clk_sync
-- Compiling architecture imp of xip_cross_clk_sync
-- Compiling entity reset_sync_module
-- Compiling architecture imp of reset_sync_module
-- Compiling entity qspi_status_slave_sel_reg
-- Compiling architecture imp of qspi_status_slave_sel_reg
-- Compiling entity qspi_startup_block
-- Compiling architecture imp of qspi_startup_block
-- Loading package lib_pkg
-- Compiling entity qspi_receive_transmit_reg
-- Compiling architecture imp of qspi_receive_transmit_reg
-- Compiling entity qspi_occupancy_reg
-- Compiling architecture imp of qspi_occupancy_reg
-- Compiling entity qspi_mode_control_logic
-- Compiling architecture imp of qspi_mode_control_logic
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(3915): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7783):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7829)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7475):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7521)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7167):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7213)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6886):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6930)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6618):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6662)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6338):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6382)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6060):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6107)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5836):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5881)
-- Compiling entity qspi_mode_0_module
-- Compiling architecture imp of qspi_mode_0_module
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8934): Nonresolved signal 'spi_cntrl_ps' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9220):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9226)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9073):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9079)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8935): Nonresolved signal 'spi_cntrl_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9235):Process SPI_STATE_MACHINE_P
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9256)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9088):Process SPI_STATE_MACHINE_P
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9106)
-- Loading package comp_defs
-- Compiling entity qspi_look_up_logic
-- Compiling architecture imp of qspi_look_up_logic
-- Loading package vl_types
-- Loading entity dist_mem_gen_v8_0_13
-- Compiling entity qspi_fifo_ifmodule
-- Compiling architecture imp of qspi_fifo_ifmodule
-- Compiling entity qspi_cntrl_reg
-- Compiling architecture imp of qspi_cntrl_reg
-- Compiling entity qspi_address_decoder
-- Compiling architecture imp of qspi_address_decoder
-- Loading entity pselect_f
-- Compiling entity qspi_dual_quad_mode
-- Compiling architecture work of qspi_dual_quad_mode
-- Loading entity qspi_startup_block
-- Compiling entity cross_clk_sync_fifo_1
-- Compiling architecture imp of cross_clk_sync_fifo_1
-- Compiling entity cross_clk_sync_fifo_0
-- Compiling architecture imp of cross_clk_sync_fifo_0
-- Compiling entity xip_status_reg
-- Compiling architecture imp of xip_status_reg
-- Compiling entity xip_cntrl_reg
-- Compiling architecture imp of xip_cntrl_reg
-- Loading entity srl_fifo_f
-- Compiling entity qspi_core_interface
-- Compiling architecture imp of qspi_core_interface
-- Loading entity reset_sync_module
-- Loading entity qspi_receive_transmit_reg
-- Loading entity cross_clk_sync_fifo_0
-- Loading entity cross_clk_sync_fifo_1
-- Loading entity counter_f
-- Loading entity qspi_fifo_ifmodule
-- Loading entity qspi_occupancy_reg
-- Loading entity qspi_mode_0_module
-- Loading entity qspi_look_up_logic
-- Loading entity qspi_mode_control_logic
-- Loading entity qspi_cntrl_reg
-- Loading entity qspi_status_slave_sel_reg
-- Loading entity soft_reset
-- Loading entity interrupt_control
-- Compiling entity axi_qspi_xip_if
-- Compiling architecture imp of axi_qspi_xip_if
-- Loading entity qspi_address_decoder
-- Loading entity xip_cross_clk_sync
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22758): Nonresolved signal 'nm_wr_en_cntrl_ps' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29903):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29909)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29396):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29402)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28888):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28894)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28094):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28100)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27576):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27582)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27058):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27064)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26388):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26394)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25932):Process SP_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25938)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25423):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25429)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22759): Nonresolved signal 'nm_wr_en_cntrl_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29922):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29944)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29415):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29437)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28907):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28929)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28113):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28135)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27595):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27617)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27077):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27099)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26407):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26429)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25951):Process SP_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25973)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25442):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25464)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22772): Nonresolved signal 'nm_sm_4_byte_addr_ps' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29965):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29971)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29458):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29464)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28950):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28956)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28156):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28162)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27638):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27644)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27120):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27126)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26450):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26456)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25994):Process SP_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26000)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25485):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25491)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22773): Nonresolved signal 'nm_sm_4_byte_addr_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29989):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(30009)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29482):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29502)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28974):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28994)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28180):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28200)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27662):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27682)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27144):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27164)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26474):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26494)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26018):Process SP_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26038)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25509):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25529)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22819): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33078):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33137)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32776):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32835)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32475):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32534)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32172):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32228)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31899):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31950)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31627):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31678)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31355):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31406)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31126):Process QSPI_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31178)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22820): Nonresolved signal 'qspi_cntrl_ps' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33054):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33060)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32752):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32758)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32451):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32457)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32148):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32154)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31875):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31881)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31603):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31609)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31331):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31337)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31101):Process PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31107)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22827): Nonresolved signal 'wb_cntrl_ns' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28596):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28616)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26824):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26845)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22828): Nonresolved signal 'wb_cntrl_ps' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28580):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28586)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26808):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26814)
-- Compiling entity axi_qspi_enhanced_mode
-- Compiling architecture imp of axi_qspi_enhanced_mode
-- Compiling entity axi_quad_spi_top
-- Compiling architecture imp of axi_quad_spi_top
-- Loading entity qspi_core_interface
-- Loading entity axi_qspi_enhanced_mode
-- Loading entity xip_cntrl_reg
-- Loading entity xip_status_reg
-- Loading entity axi_qspi_xip_if
-- Compiling entity axi_quad_spi
-- Compiling architecture imp of axi_quad_spi
-- Loading entity axi_quad_spi_top
-- Loading entity qspi_dual_quad_mode
End time: 11:33:13 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 11

END_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_26)
==============================================================================


compile_simlib: 0 error(s), 11 warning(s), 77.50 % complete

Compiling vhdl library 'tsn_temac_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tsn_temac_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_temac_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:13 on Jul 13,2023
vcom -64 -93 -work tsn_temac_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_temac_v1_0_7/.cxl.vhdl.tsn_temac_v1_0_7.tsn_temac_v1_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:14 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.69 % complete

Compiling verilog library 'tsn_temac_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tsn_temac_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_temac_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:14 on Jul 13,2023
vlog -64 -L tsn_temac_v1_0_7 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work tsn_temac_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tsn_temac_v1_0_7/.cxl.systemverilog.tsn_temac_v1_0_7.tsn_temac_v1_0_7.lin64.cmf 

Top level modules:
End time: 11:33:15 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.88 % complete

Compiling verilog library 'bs_switch_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap bs_switch_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bs_switch_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:15 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work bs_switch_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/bs_switch_v1_0_1/.cxl.verilog.bs_switch_v1_0_1.bs_switch_v1_0_1.lin64.cmf 

Top level modules:
End time: 11:33:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.08 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_24)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_ethernet_buffer_v2_0_24 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ethernet_buffer_v2_0_24 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:16 on Jul 13,2023
vcom -64 -93 -work axi_ethernet_buffer_v2_0_24 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ethernet_buffer_v2_0_24/.cxl.vhdl.axi_ethernet_buffer_v2_0_24.axi_ethernet_buffer_v2_0_24.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:17 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.27 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_18)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tcc_encoder_3gpp_v5_0_18 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_encoder_3gpp_v5_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:17 on Jul 13,2023
vcom -64 -93 -work tcc_encoder_3gpp_v5_0_18 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tcc_encoder_3gpp_v5_0_18/.cxl.vhdl.tcc_encoder_3gpp_v5_0_18.tcc_encoder_3gpp_v5_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:18 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.46 % complete

Compiling vhdl library 'can_v5_0_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_30)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap can_v5_0_30 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/can_v5_0_30 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:19 on Jul 13,2023
vcom -64 -93 -work can_v5_0_30 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/can_v5_0_30/.cxl.vhdl.can_v5_0_30.can_v5_0_30.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:20 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.65 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_19)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_timebase_wdt_v3_0_19 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_timebase_wdt_v3_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:20 on Jul 13,2023
vcom -64 -93 -work axi_timebase_wdt_v3_0_19 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_timebase_wdt_v3_0_19/.cxl.vhdl.axi_timebase_wdt_v3_0_19.axi_timebase_wdt_v3_0_19.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity axi_timebase_wdt
-- Compiling architecture imp of axi_timebase_wdt
-- Loading entity timebase_wdt_core
-- Loading entity axi_lite_ipif
-- Compiling entity axi_window_wdt
-- Compiling architecture imp of axi_window_wdt
-- Loading entity window_wdt_counter
-- Loading entity window_wdt_fail_cnt
-- Compiling entity axi_timebase_wdt_top
-- Compiling architecture top_arch of axi_timebase_wdt_top
-- Loading entity axi_timebase_wdt
-- Loading entity axi_window_wdt
End time: 11:33:21 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.85 % complete

Compiling verilog library 'xdfe_common_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_common_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_common_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_common_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:21 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_common_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_common_v1_0_0/.cxl.systemverilog.xdfe_common_v1_0_0.xdfe_common_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:33:21 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_common_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.04 % complete

Compiling verilog library 'xdfe_nr_prach_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_nr_prach_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_nr_prach_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_nr_prach_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:22 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 -L xdfe_nr_prach_v1_1_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_nr_prach_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_nr_prach_v1_1_0/.cxl.systemverilog.xdfe_nr_prach_v1_1_0.xdfe_nr_prach_v1_1_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_nr_prach_v1_1/hdl/xdfe_nr_prach_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:33:22 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 22

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_nr_prach_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 22 warning(s), 79.23 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap amm_axi_bridge_v1_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/amm_axi_bridge_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:22 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work amm_axi_bridge_v1_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/amm_axi_bridge_v1_0_13/.cxl.verilog.amm_axi_bridge_v1_0_13.amm_axi_bridge_v1_0_13.lin64.cmf 
-- Compiling module amm_axi_bridge_v1_0_13_read_top
-- Compiling module amm_axi_bridge_v1_0_13_read_multi
-- Compiling module amm_axi_bridge_v1_0_13_read_demux
-- Compiling module amm_axi_bridge_v1_0_13_write_top
-- Compiling module amm_axi_bridge_v1_0_13_write_multi
-- Compiling module amm_axi_bridge_v1_0_13_write_mux
-- Compiling module amm_axi_bridge_v1_0_13_top
-- Compiling module amm_axi_bridge_v1_0_13_fifo
-- Compiling module amm_axi_bridge_v1_0_13_arbitration

Top level modules:
	amm_axi_bridge_v1_0_13_top
End time: 11:33:23 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.42 % complete

Compiling verilog library 'axis_vio_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_vio_v1_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_vio_v1_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_vio_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:23 on Jul 13,2023
vlog -64 -L axis_vio_v1_0_7 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axis_vio_v1_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_vio_v1_0_7/.cxl.systemverilog.axis_vio_v1_0_7.axis_vio_v1_0_7.lin64.cmf 

Top level modules:
End time: 11:33:23 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_vio_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.62 % complete

Compiling verilog library 'mem_tg_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mem_tg_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mem_tg_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mem_tg_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:23 on Jul 13,2023
vlog -64 -L axis_vio_v1_0_7 -L mem_tg_v1_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work mem_tg_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mem_tg_v1_0_9/.cxl.systemverilog.mem_tg_v1_0_9.mem_tg_v1_0_9.lin64.cmf 
-- Compiling module apb_to_register
-- Compiling module cfg_reg_rw
-- Compiling module read_write_request_counter
-- Compiling module app2axi
-- Compiling module simple_tg
-- Compiling module atg_axi_hw_tg
-- Compiling module axic_register_slice
-- Compiling module atg_axi_tg_2to1_converter
-- Compiling module atg_axi_tg_addr_prbs
-- Compiling module atg_axi_tg_arbiter
-- Compiling module atg_axi_tg_data_prbs_seed
-- Compiling module atg_axi_tg_data_prbs
-- Compiling module atg_axi_tg_errchk
-- Compiling module atg_axi_tg_fifo
-- Compiling module atg_axi_tg_instr_bram
-- Compiling module atg_axi_tg_mpfifo
-- Compiling module atg_axi_tg_pattern_gen_addr
-- Compiling module atg_axi_tg_pattern_gen_data_bram
-- Compiling module atg_axi_tg_pattern_gen_data_cal_cplx
-- Compiling module atg_axi_tg_pattern_gen_data
-- Compiling module atg_axi_tg_pattern_gen_exp_data
-- Compiling module atg_axi_tg_prbs_gen
-- Compiling module atg_axi_tg_top
-- Compiling module atg_axi_tg_victim_data
-- Compiling module burst_length_gen
-- Compiling module register_space_reg_rd
-- Compiling module register_space_reg
-- Compiling module led_display_driver

Top level modules:
	apb_to_register
	read_write_request_counter
	app2axi
	simple_tg
	atg_axi_hw_tg
	register_space_reg_rd
	register_space_reg
	led_display_driver
End time: 11:33:24 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mem_tg_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.81 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_axi4s_vid_out_v4_0_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_vid_out_v4_0_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_axi4s_vid_out_v4_0_15/.cxl.verilog.v_axi4s_vid_out_v4_0_15.v_axi4s_vid_out_v4_0_15.lin64.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_15_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_15_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_15_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_15_coupler
-- Compiling module v_axi4s_vid_out_v4_0_15_sync
-- Compiling module v_axi4s_vid_out_v4_0_15_formatter
-- Compiling module v_axi4s_vid_out_v4_0_15_repeat
-- Compiling module v_axi4s_vid_out_v4_0_15_remap
-- Compiling module v_axi4s_vid_out_v4_0_15

Top level modules:
	v_axi4s_vid_out_v4_0_15
End time: 11:33:24 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.00 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi4svideo_bridge_v1_0_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi4svideo_bridge_v1_0_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:24 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi4svideo_bridge_v1_0_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi4svideo_bridge_v1_0_15/.cxl.verilog.axi4svideo_bridge_v1_0_15.axi4svideo_bridge_v1_0_15.lin64.cmf 
-- Compiling module axi4svideo_bridge_v1_0_15_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_15

Top level modules:
	axi4svideo_bridge_v1_0_15
End time: 11:33:25 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.19 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tri_mode_ethernet_mac_v9_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tri_mode_ethernet_mac_v9_0_23 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:25 on Jul 13,2023
vcom -64 -93 -work tri_mode_ethernet_mac_v9_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tri_mode_ethernet_mac_v9_0_23/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_23.tri_mode_ethernet_mac_v9_0_23.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.38 % complete

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap tri_mode_ethernet_mac_v9_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tri_mode_ethernet_mac_v9_0_23 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:26 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/tri_mode_ethernet_mac_v9_0_23/.cxl.verilog.tri_mode_ethernet_mac_v9_0_23.tri_mode_ethernet_mac_v9_0_23.lin64.cmf 

Top level modules:
End time: 11:33:27 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.58 % complete

Compiling verilog library 'axi_firewall_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_firewall_v1_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_firewall_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:27 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_firewall_v1_1_6 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_firewall_v1_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_firewall_v1_1_6/.cxl.systemverilog.axi_firewall_v1_1_6.axi_firewall_v1_1_6.lin64.cmf 
-- Compiling module axi_firewall_v1_1_6_checks_mi
-- Compiling module axi_firewall_v1_1_6_checks_si
-- Compiling package axi_firewall_v1_1_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_1_6_threadcam
-- Compiling module axi_firewall_v1_1_6_top

Top level modules:
	axi_firewall_v1_1_6_top
End time: 11:33:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.77 % complete

Compiling vhdl library 'axi_uartlite_v2_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_31)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_uartlite_v2_0_31 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_uartlite_v2_0_31 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:27 on Jul 13,2023
vcom -64 -93 -work axi_uartlite_v2_0_31 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_uartlite_v2_0_31/.cxl.vhdl.axi_uartlite_v2_0_31.axi_uartlite_v2_0_31.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity uartlite_rx
-- Compiling architecture RTL of uartlite_rx
-- Compiling entity baudrate
-- Compiling architecture RTL of baudrate
-- Loading entity baudrate
-- Loading entity uartlite_rx
-- Loading entity uartlite_tx
-- Compiling entity uartlite_core
-- Compiling architecture RTL of uartlite_core
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity uartlite_core
-- Compiling entity axi_uartlite
-- Compiling architecture RTL of axi_uartlite
End time: 11:33:28 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.96 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap g709_rs_decoder_v2_2_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_rs_decoder_v2_2_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:29 on Jul 13,2023
vcom -64 -93 -work g709_rs_decoder_v2_2_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_rs_decoder_v2_2_10/.cxl.vhdl.g709_rs_decoder_v2_2_10.g709_rs_decoder_v2_2_10.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:30 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.15 % complete

Compiling vhdl library 'g709_fec_v2_4_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_4_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap g709_fec_v2_4_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_fec_v2_4_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:30 on Jul 13,2023
vcom -64 -93 -work g709_fec_v2_4_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g709_fec_v2_4_6/.cxl.vhdl.g709_fec_v2_4_6.g709_fec_v2_4_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:32 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_4_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.35 % complete

Compiling vhdl library 'axi_epc_v2_0_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_30)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_epc_v2_0_30 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_epc_v2_0_30 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:32 on Jul 13,2023
vcom -64 -93 -work axi_epc_v2_0_30 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_epc_v2_0_30/.cxl.vhdl.axi_epc_v2_0_30.axi_epc_v2_0_30.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Compiling entity sync_cntl
-- Compiling architecture imp of sync_cntl
-- Compiling entity ipic_if_decode
-- Compiling architecture imp of ipic_if_decode
-- Compiling entity data_steer
-- Compiling architecture imp of data_steer
-- Loading entity async_statemachine
-- Loading entity async_counters
-- Compiling entity async_cntl
-- Compiling architecture imp of async_cntl
-- Compiling entity address_gen
-- Compiling architecture imp of address_gen
-- Compiling entity access_mux
-- Compiling architecture imp of access_mux
-- Compiling entity epc_core
-- Compiling architecture imp of epc_core
-- Loading entity ipic_if_decode
-- Loading entity sync_cntl
-- Loading entity async_cntl
-- Loading entity address_gen
-- Loading entity data_steer
-- Loading entity access_mux
-- Compiling entity axi_epc
-- Compiling architecture imp of axi_epc
-- Loading entity axi_lite_ipif
-- Loading entity epc_core
End time: 11:33:33 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.54 % complete

Compiling vhdl library 'fir_compiler_v5_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fir_compiler_v5_2_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v5_2_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:33 on Jul 13,2023
vcom -64 -93 -work fir_compiler_v5_2_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fir_compiler_v5_2/hdl/fir_compiler_v5_2_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "HIGH" is function call "LUT_clause_index".
End time: 11:33:35 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.73 % complete

Compiling vhdl library 'spdif_v2_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap spdif_v2_0_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/spdif_v2_0_26 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:36 on Jul 13,2023
vcom -64 -93 -work spdif_v2_0_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/spdif_v2_0_26/.cxl.vhdl.spdif_v2_0_26.spdif_v2_0_26.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:37 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.92 % complete

Compiling vhdl library 'axi_iic_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_1_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_iic_v2_1_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_iic_v2_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:37 on Jul 13,2023
vcom -64 -93 -work axi_iic_v2_1_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_iic_v2_1_3/.cxl.vhdl.axi_iic_v2_1_3.axi_iic_v2_1_3.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture RTL of upcnt_n
-- Compiling entity shift8
-- Compiling architecture RTL of shift8
-- Compiling package iic_pkg
-- Compiling package body iic_pkg
-- Loading package iic_pkg
-- Compiling entity debounce
-- Compiling architecture RTL of debounce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package iic_pkg
-- Compiling entity reg_interface
-- Compiling architecture RTL of reg_interface
-- Loading entity upcnt_n
-- Loading entity shift8
-- Compiling entity iic_control
-- Compiling architecture RTL of iic_control
-- Loading entity debounce
-- Compiling entity filter
-- Compiling architecture RTL of filter
-- Compiling entity dynamic_master
-- Compiling architecture RTL of dynamic_master
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_ipif_ssp1
-- Compiling architecture RTL of axi_ipif_ssp1
-- Loading entity interrupt_control
-- Loading entity soft_reset
-- Compiling entity iic
-- Compiling architecture RTL of iic
-- Loading entity axi_ipif_ssp1
-- Loading entity reg_interface
-- Loading entity filter
-- Loading entity iic_control
-- Loading entity SRL_FIFO
-- Loading entity dynamic_master
-- Compiling entity axi_iic
-- Compiling architecture RTL of axi_iic
-- Loading entity iic
End time: 11:33:38 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.12 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_master_burst_v2_0_7 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_master_burst_v2_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:38 on Jul 13,2023
vcom -64 -93 -work axi_master_burst_v2_0_7 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 11:33:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.31 % complete

Compiling vhdl library 'axi_tft_v2_0_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_25)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_tft_v2_0_25 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tft_v2_0_25 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:39 on Jul 13,2023
vcom -64 -93 -work axi_tft_v2_0_25 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tft_v2_0_25/.cxl.vhdl.axi_tft_v2_0_25.axi_tft_v2_0_25.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
-- Compiling entity axi_tft
-- Compiling architecture imp of axi_tft
End time: 11:33:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.50 % complete

Compiling verilog library 'axi_tft_v2_0_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_25)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_tft_v2_0_25 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tft_v2_0_25 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:39 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_tft_v2_0_25 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_tft_v2_0_25/.cxl.verilog.axi_tft_v2_0_25.axi_tft_v2_0_25.lin64.cmf 
-- Compiling module axi_tft_v2_0_25_iic_init
-- Compiling module axi_tft_v2_0_25_v_sync
-- Compiling module axi_tft_v2_0_25_tft_interface
-- Compiling module axi_tft_v2_0_25_slave_register
-- Compiling module axi_tft_v2_0_25_line_buffer
-- Compiling module axi_tft_v2_0_25_h_sync
-- Compiling module axi_tft_v2_0_25_tft_controller

Top level modules:
	axi_tft_v2_0_25_tft_controller
End time: 11:33:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.69 % complete

Compiling vhdl library 'dfx_controller_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dfx_controller_v1_0_3)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dfx_controller_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_controller_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:40 on Jul 13,2023
vcom -64 -93 -work dfx_controller_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_controller_v1_0_3/.cxl.vhdl.dfx_controller_v1_0_3.dfx_controller_v1_0_3.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:41 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dfx_controller_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.88 % complete

Compiling vhdl library 'axi_cdma_v4_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_cdma_v4_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_cdma_v4_1_27 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:41 on Jul 13,2023
vcom -64 -93 -work axi_cdma_v4_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_cdma_v4_1_27/.cxl.vhdl.axi_cdma_v4_1_27.axi_cdma_v4_1_27.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
-- Loading entity cdc_sync
-- Loading entity axi_cdma_pulse_gen
-- Compiling entity axi_cdma_reset
-- Compiling architecture implementation of axi_cdma_reset
-- Compiling entity axi_cdma_lite_if
-- Compiling architecture implementation of axi_cdma_lite_if
-- Compiling entity axi_cdma_register
-- Compiling architecture implementation of axi_cdma_register
-- Loading entity axi_cdma_lite_if
-- Loading entity axi_cdma_register
-- Compiling entity axi_cdma_reg_module
-- Compiling architecture implementation of axi_cdma_reg_module
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_cdma_sfifo_autord
-- Compiling architecture imp of axi_cdma_sfifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_cdma_sfifo_autord
-- Compiling entity axi_cdma_sf
-- Compiling architecture implementation of axi_cdma_sf
-- Compiling entity axi_cdma_simple_cntlr
-- Compiling architecture implementation of axi_cdma_simple_cntlr
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity async_fifo_fg
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Loading entity axi_cdma_reset
-- Loading entity axi_cdma_reg_module
-- Loading entity axi_cdma_simple_cntlr
-- Loading entity axi_cdma_sf
-- Compiling entity axi_cdma_simple_wrap
-- Compiling architecture implementation of axi_cdma_simple_wrap
-- Compiling entity axi_cdma_sg_cntlr
-- Compiling architecture implementation of axi_cdma_sg_cntlr
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_cdma_sg_cntlr
-- Compiling entity axi_cdma_sg_wrap
-- Compiling architecture implementation of axi_cdma_sg_wrap
-- Loading entity axi_cdma_simple_wrap
-- Loading entity axi_cdma_sg_wrap
-- Compiling entity axi_cdma
-- Compiling architecture implementation of axi_cdma
End time: 11:33:42 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.08 % complete

Compiling verilog library 'axi_interconnect_v1_7_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_interconnect_v1_7_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_interconnect_v1_7_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_interconnect_v1_7_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_interconnect_v1_7_20/.cxl.verilog.axi_interconnect_v1_7_20.axi_interconnect_v1_7_20.lin64.cmf 
-- Compiling module axi_interconnect_v1_7_20_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_20_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_20_addr_arbiter
-- Compiling module axi_interconnect_v1_7_20_addr_decoder
-- Compiling module axi_interconnect_v1_7_20_a_downsizer
-- Compiling module axi_interconnect_v1_7_20_arbiter_resp
-- Compiling module axi_interconnect_v1_7_20_a_upsizer
-- Compiling module axi_interconnect_v1_7_20_axi3_conv
-- Compiling module axi_interconnect_v1_7_20_axic_fifo
-- Compiling module axi_interconnect_v1_7_20_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_20_axic_register_slice
-- Compiling module axi_interconnect_v1_7_20_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_20_axi_crossbar
-- Compiling module axi_interconnect_v1_7_20_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_20_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_20_axi_downsizer
-- Compiling module axi_interconnect_v1_7_20_axilite_conv
-- Compiling module axi_interconnect_v1_7_20_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_20_axi_register_slice
-- Compiling module axi_interconnect_v1_7_20_axi_upsizer
-- Compiling module axi_interconnect_v1_7_20_b_downsizer
-- Compiling module axi_interconnect_v1_7_20_carry_and
-- Compiling module axi_interconnect_v1_7_20_carry_latch_and
-- Compiling module axi_interconnect_v1_7_20_carry_latch_or
-- Compiling module axi_interconnect_v1_7_20_carry_or
-- Compiling module axi_interconnect_v1_7_20_carry
-- Compiling module axi_interconnect_v1_7_20_command_fifo
-- Compiling module axi_interconnect_v1_7_20_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_20_comparator_mask
-- Compiling module axi_interconnect_v1_7_20_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_20_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_20_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_20_comparator_sel
-- Compiling module axi_interconnect_v1_7_20_comparator_static
-- Compiling module axi_interconnect_v1_7_20_comparator
-- Compiling module axi_interconnect_v1_7_20_converter_bank
-- Compiling module axi_interconnect_v1_7_20_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_20_crossbar
-- Compiling module axi_interconnect_v1_7_20_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_20_decerr_slave
-- Compiling module axi_interconnect_v1_7_20_fifo_gen
-- Compiling module axi_interconnect_v1_7_20_mux_enc
-- Compiling module axi_interconnect_v1_7_20_mux
-- Compiling module axi_interconnect_v1_7_20_ndeep_srl
-- Compiling module axi_interconnect_v1_7_20_nto1_mux
-- Compiling module axi_interconnect_v1_7_20_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_20_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_20_r_downsizer
-- Compiling module axi_interconnect_v1_7_20_register_slice_bank
-- Compiling module axi_interconnect_v1_7_20_r_upsizer
-- Compiling module axi_interconnect_v1_7_20_si_transactor
-- Compiling module axi_interconnect_v1_7_20_splitter
-- Compiling module axi_interconnect_v1_7_20_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_20_wdata_mux
-- Compiling module axi_interconnect_v1_7_20_wdata_router
-- Compiling module axi_interconnect_v1_7_20_w_downsizer
-- Compiling module axi_interconnect_v1_7_20_w_upsizer
-- Compiling module axi_interconnect_v1_7_20_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_20_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_20_axi_interconnect
-- Compiling module axi_interconnect_v1_7_20_top

Top level modules:
	axi_interconnect_v1_7_20_carry
	axi_interconnect_v1_7_20_comparator_mask_static
	axi_interconnect_v1_7_20_comparator_mask
	axi_interconnect_v1_7_20_comparator_sel_mask_static
	axi_interconnect_v1_7_20_comparator_sel_mask
	axi_interconnect_v1_7_20_top
End time: 11:33:43 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.27 % complete

Compiling verilog library 'versal_cips_ps_vip_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:versal_cips_ps_vip_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap versal_cips_ps_vip_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_ps_vip_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:43 on Jul 13,2023
vlog -64 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work versal_cips_ps_vip_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/versal_cips_ps_vip_v1_0_5/.cxl.systemverilog.versal_cips_ps_vip_v1_0_5.versal_cips_ps_vip_v1_0_5.lin64.cmf 
-- Compiling module bd_0cac_s00mmu_0
-- Compiling module bd_0d4c_s00mmu_0
-- Compiling module bd_0dbc_s00mmu_0
-- Compiling module bd_cc0d_s00mmu_0
-- Compiling module bd_ccfd_s00mmu_0
-- Compiling module bd_cd1d_s00mmu_0
-- Compiling module bd_cded_s00mmu_0
-- Compiling module bd_0cac_s00tr_0
-- Compiling module bd_0d4c_s00tr_0
-- Compiling module bd_0dbc_s00tr_0
-- Compiling module bd_cc0d_s00tr_0
-- Compiling module bd_ccfd_s00tr_0
-- Compiling module bd_cd1d_s00tr_0
-- Compiling module bd_cded_s00tr_0
-- Compiling module bd_0cac_s00sic_0
-- Compiling module bd_0d4c_s00sic_0
-- Compiling module bd_0dbc_s00sic_0
-- Compiling module bd_cc0d_s00sic_0
-- Compiling module bd_ccfd_s00sic_0
-- Compiling module bd_cd1d_s00sic_0
-- Compiling module bd_cded_s00sic_0
-- Compiling module bd_0cac_s00a2s_0
-- Compiling module bd_0d4c_s00a2s_0
-- Compiling module bd_0dbc_s00a2s_0
-- Compiling module bd_cc0d_s00a2s_0
-- Compiling module bd_ccfd_s00a2s_0
-- Compiling module bd_cd1d_s00a2s_0
-- Compiling module bd_cded_s00a2s_0
-- Compiling module bd_0cac_sawn_0
-- Compiling module bd_0d4c_sawn_0
-- Compiling module bd_0dbc_sawn_0
-- Compiling module bd_cc0d_sawn_0
-- Compiling module bd_ccfd_sawn_0
-- Compiling module bd_cd1d_sawn_0
-- Compiling module bd_cded_sawn_0
-- Compiling module bd_0cac_sarn_0
-- Compiling module bd_0d4c_sarn_0
-- Compiling module bd_0dbc_sarn_0
-- Compiling module bd_cc0d_sarn_0
-- Compiling module bd_ccfd_sarn_0
-- Compiling module bd_cd1d_sarn_0
-- Compiling module bd_cded_sarn_0
-- Compiling module bd_0cac_swn_0
-- Compiling module bd_0d4c_swn_0
-- Compiling module bd_0dbc_swn_0
-- Compiling module bd_cc0d_swn_0
-- Compiling module bd_ccfd_swn_0
-- Compiling module bd_cd1d_swn_0
-- Compiling module bd_cded_swn_0
-- Compiling module bd_0cac_srn_0
-- Compiling module bd_0d4c_srn_0
-- Compiling module bd_0dbc_srn_0
-- Compiling module bd_cc0d_srn_0
-- Compiling module bd_ccfd_srn_0
-- Compiling module bd_cd1d_srn_0
-- Compiling module bd_cded_srn_0
-- Compiling module bd_0cac_sbn_0
-- Compiling module bd_0d4c_sbn_0
-- Compiling module bd_0dbc_sbn_0
-- Compiling module bd_cc0d_sbn_0
-- Compiling module bd_ccfd_sbn_0
-- Compiling module bd_cd1d_sbn_0
-- Compiling module bd_cded_sbn_0
-- Compiling module bd_0dbc_arsw_0
-- Compiling module bd_0dbc_awsw_0
-- Compiling module bd_0dbc_bsw_0
-- Compiling module bd_0dbc_rsw_0
-- Compiling module bd_0dbc_wsw_0
-- Compiling module bd_0dbc_m00awn_0
-- Compiling module bd_0dbc_m01awn_0
-- Compiling module bd_0dbc_m02awn_0
-- Compiling module bd_0dbc_m03awn_0
-- Compiling module bd_0dbc_m04awn_0
-- Compiling module bd_0dbc_m05awn_0
-- Compiling module bd_0dbc_m06awn_0
-- Compiling module bd_0dbc_m07awn_0
-- Compiling module bd_0dbc_m08awn_0
-- Compiling module bd_0dbc_m09awn_0
-- Compiling module bd_0dbc_m10awn_0
-- Compiling module bd_0dbc_m11awn_0
-- Compiling module bd_0dbc_m12awn_0
-- Compiling module bd_0dbc_m13awn_0
-- Compiling module bd_0dbc_m00arn_0
-- Compiling module bd_0dbc_m01arn_0
-- Compiling module bd_0dbc_m02arn_0
-- Compiling module bd_0dbc_m03arn_0
-- Compiling module bd_0dbc_m04arn_0
-- Compiling module bd_0dbc_m05arn_0
-- Compiling module bd_0dbc_m06arn_0
-- Compiling module bd_0dbc_m07arn_0
-- Compiling module bd_0dbc_m08arn_0
-- Compiling module bd_0dbc_m09arn_0
-- Compiling module bd_0dbc_m10arn_0
-- Compiling module bd_0dbc_m11arn_0
-- Compiling module bd_0dbc_m12arn_0
-- Compiling module bd_0dbc_m13arn_0
-- Compiling module bd_0dbc_m00wn_0
-- Compiling module bd_0dbc_m01wn_0
-- Compiling module bd_0dbc_m02wn_0
-- Compiling module bd_0dbc_m03wn_0
-- Compiling module bd_0dbc_m04wn_0
-- Compiling module bd_0dbc_m05wn_0
-- Compiling module bd_0dbc_m06wn_0
-- Compiling module bd_0dbc_m07wn_0
-- Compiling module bd_0dbc_m08wn_0
-- Compiling module bd_0dbc_m09wn_0
-- Compiling module bd_0dbc_m10wn_0
-- Compiling module bd_0dbc_m11wn_0
-- Compiling module bd_0dbc_m12wn_0
-- Compiling module bd_0dbc_m13wn_0
-- Compiling module bd_0dbc_m00rn_0
-- Compiling module bd_0dbc_m01rn_0
-- Compiling module bd_0dbc_m02rn_0
-- Compiling module bd_0dbc_m03rn_0
-- Compiling module bd_0dbc_m04rn_0
-- Compiling module bd_0dbc_m05rn_0
-- Compiling module bd_0dbc_m06rn_0
-- Compiling module bd_0dbc_m07rn_0
-- Compiling module bd_0dbc_m08rn_0
-- Compiling module bd_0dbc_m09rn_0
-- Compiling module bd_0dbc_m10rn_0
-- Compiling module bd_0dbc_m11rn_0
-- Compiling module bd_0dbc_m12rn_0
-- Compiling module bd_0dbc_m13rn_0
-- Compiling module bd_0dbc_m00bn_0
-- Compiling module bd_0dbc_m01bn_0
-- Compiling module bd_0dbc_m02bn_0
-- Compiling module bd_0dbc_m03bn_0
-- Compiling module bd_0dbc_m04bn_0
-- Compiling module bd_0dbc_m05bn_0
-- Compiling module bd_0dbc_m06bn_0
-- Compiling module bd_0dbc_m07bn_0
-- Compiling module bd_0dbc_m08bn_0
-- Compiling module bd_0dbc_m09bn_0
-- Compiling module bd_0dbc_m10bn_0
-- Compiling module bd_0dbc_m11bn_0
-- Compiling module bd_0dbc_m12bn_0
-- Compiling module bd_0dbc_m13bn_0
-- Compiling module bd_0cac_m00s2a_0
-- Compiling module bd_0d4c_m00s2a_0
-- Compiling module bd_0dbc_m00s2a_0
-- Compiling module bd_0dbc_m01s2a_0
-- Compiling module bd_0dbc_m02s2a_0
-- Compiling module bd_0dbc_m03s2a_0
-- Compiling module bd_0dbc_m04s2a_0
-- Compiling module bd_0dbc_m05s2a_0
-- Compiling module bd_0dbc_m06s2a_0
-- Compiling module bd_0dbc_m07s2a_0
-- Compiling module bd_0dbc_m08s2a_0
-- Compiling module bd_0dbc_m09s2a_0
-- Compiling module bd_0dbc_m10s2a_0
-- Compiling module bd_0dbc_m11s2a_0
-- Compiling module bd_0dbc_m12s2a_0
-- Compiling module bd_0dbc_m13s2a_0
-- Compiling module bd_cc0d_m00s2a_0
-- Compiling module bd_ccfd_m00s2a_0
-- Compiling module bd_cd1d_m00s2a_0
-- Compiling module bd_cded_m00s2a_0
-- Compiling module bd_0cac_m00e_0
-- Compiling module bd_0d4c_m00e_0
-- Compiling module bd_0dbc_m00e_0
-- Compiling module bd_0dbc_m01e_0
-- Compiling module bd_0dbc_m02e_0
-- Compiling module bd_0dbc_m03e_0
-- Compiling module bd_0dbc_m04e_0
-- Compiling module bd_0dbc_m05e_0
-- Compiling module bd_0dbc_m06e_0
-- Compiling module bd_0dbc_m07e_0
-- Compiling module bd_0dbc_m08e_0
-- Compiling module bd_0dbc_m09e_0
-- Compiling module bd_0dbc_m10e_0
-- Compiling module bd_0dbc_m11e_0
-- Compiling module bd_0dbc_m12e_0
-- Compiling module bd_0dbc_m13e_0
-- Compiling module bd_cc0d_m00e_0
-- Compiling module bd_ccfd_m00e_0
-- Compiling module bd_cd1d_m00e_0
-- Compiling module bd_cded_m00e_0
-- Compiling module bd_0cac
-- Compiling module clk_map_imp_FWO6G6
-- Compiling module m00_exit_pipeline_imp_1HTNED9
-- Compiling module s00_entry_pipeline_imp_IJGHVI
-- Compiling module s00_nodes_imp_O97M1W
-- Compiling module bd_0d4c
-- Compiling module clk_map_imp_1XVKIEQ
-- Compiling module m00_exit_pipeline_imp_YNWMH
-- Compiling module s00_entry_pipeline_imp_ZLQJMY
-- Compiling module s00_nodes_imp_15LEI28
-- Compiling module bd_0dbc
-- Compiling module clk_map_imp_6FVISG
-- Compiling module m00_exit_pipeline_imp_1UHAQ7V
-- Compiling module m00_nodes_imp_1H6LEZB
-- Compiling module m01_exit_pipeline_imp_1X05AM3
-- Compiling module m01_nodes_imp_9LZAE9
-- Compiling module m02_exit_pipeline_imp_1HROFY3
-- Compiling module m02_nodes_imp_QAIOCA
-- Compiling module m03_exit_pipeline_imp_1NMDFGB
-- Compiling module m03_nodes_imp_1IBTZNW
-- Compiling module m04_exit_pipeline_imp_1DQ62BF
-- Compiling module m04_nodes_imp_1A258UK
-- Compiling module m05_exit_pipeline_imp_19ISH6J
-- Compiling module m05_nodes_imp_GDXY0Q
-- Compiling module m06_exit_pipeline_imp_17OBFEJ
-- Compiling module m06_nodes_imp_JTINXD
-- Compiling module m07_exit_pipeline_imp_12CYR97
-- Compiling module m07_nodes_imp_1OLC72V
-- Compiling module m08_exit_pipeline_imp_O3KBI3
-- Compiling module m08_nodes_imp_1340KDD
-- Compiling module m09_exit_pipeline_imp_IAQRCR
-- Compiling module m09_nodes_imp_4ZKAQF
-- Compiling module m10_exit_pipeline_imp_WFU8RZ
-- Compiling module m10_nodes_imp_1RBYM7
-- Compiling module m11_exit_pipeline_imp_ROGENJ
-- Compiling module m11_nodes_imp_173PQX5
-- Compiling module m12_exit_pipeline_imp_P69RVZ
-- Compiling module m12_nodes_imp_1S5NJ9U
-- Compiling module m13_exit_pipeline_imp_LIV0RZ
-- Compiling module m13_nodes_imp_XWQCRO
-- Compiling module s00_entry_pipeline_imp_U5O1TK
-- Compiling module s00_nodes_imp_XKZS4I
-- Compiling module switchboards_imp_59QIBA
-- Compiling module bd_cc0d
-- Compiling module clk_map_imp_1PD3E58
-- Compiling module m00_exit_pipeline_imp_AEVB7R
-- Compiling module s00_entry_pipeline_imp_1A8XJES
-- Compiling module s00_nodes_imp_1DOVVKU
-- Compiling module bd_ccfd
-- Compiling module clk_map_imp_DTAW0E
-- Compiling module m00_exit_pipeline_imp_1JVQC0L
-- Compiling module s00_entry_pipeline_imp_KM9RO6
-- Compiling module s00_nodes_imp_QMK5L8
-- Compiling module bd_cd1d
-- Compiling module clk_map_imp_1HOOL20
-- Compiling module m00_exit_pipeline_imp_G1M5OJ
-- Compiling module s00_entry_pipeline_imp_1FVO18G
-- Compiling module s00_nodes_imp_1CMN42I
-- Compiling module bd_cded
-- Compiling module clk_map_imp_8SBQ2W
-- Compiling module m00_exit_pipeline_imp_1S3K64Z
-- Compiling module s00_entry_pipeline_imp_RSNTW0
-- Compiling module s00_nodes_imp_VIIT56
-- Compiling module bd_0cac_one_0
-- Compiling module bd_0d4c_one_0
-- Compiling module bd_0dbc_one_0
-- Compiling module bd_cc0d_one_0
-- Compiling module bd_ccfd_one_0
-- Compiling module bd_cd1d_one_0
-- Compiling module bd_cded_one_0
-- Compiling module design_2_smartconnect_1_0
-- Compiling module design_2_smartconnect_2_0
-- Compiling module design_2_smartconnect_3_0
-- Compiling module design_2_smartconnect_4_0
-- Compiling module design_2_smartconnect_5_0
-- Compiling module design_2_smartconnect_6_0
-- Compiling module design_2_smartconnect_7_0
-- Compiling module design_2
-- Compiling module versal_cips_ps_vip_v1_0_5_reg_map
-- Compiling module versal_cips_ps_vip_v1_0_5_ocm_mem
-- Compiling module versal_cips_ps_vip_v1_0_5_regc
-- Compiling module versal_cips_ps_vip_v1_0_5_ocmc
-- Compiling module versal_cips_ps_vip_v1_0_5_gen_reset
-- Compiling module versal_cips_ps_vip_v1_0_5_gen_clock
-- Compiling package versal_cips_ps_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module versal_cips_ps_vip_v1_0_5_axi_slave
-- Compiling module versal_cips_ps_vip_v1_0_5_axi_master
-- Compiling module versal_cips_ps_vip_cci_address_decode
-- Compiling module mux_design
-- Compiling module versal_cips_ps_vip_v1_0_5

Top level modules:
	versal_cips_ps_vip_v1_0_5
End time: 11:33:45 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:versal_cips_ps_vip_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.46 % complete

Compiling vhdl library 'mdm_v3_2_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mdm_v3_2_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mdm_v3_2_23 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:45 on Jul 13,2023
vcom -64 -93 -work mdm_v3_2_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mdm_v3_2_23/.cxl.vhdl.mdm_v3_2_23.mdm_v3_2_23.lin64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xil_scan_reset_control
-- Compiling architecture IMP of xil_scan_reset_control
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
-- Compiling architecture IMP of MB_BSCANE2
-- Compiling entity MB_BUFG
-- Compiling architecture IMP of MB_BUFG
-- Compiling entity MB_BUFGCE_1
-- Compiling architecture IMP of MB_BUFGCE_1
-- Compiling entity MB_BUFGCTRL
-- Compiling architecture IMP of MB_BUFGCTRL
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_PLLE2_BASE
-- Compiling architecture IMP of MB_PLLE2_BASE
-- Compiling entity MB_FDC_1
-- Compiling architecture IMP of MB_FDC_1
-- Compiling entity MB_FDRE_1
-- Compiling architecture IMP of MB_FDRE_1
-- Compiling entity MB_SRL16E
-- Compiling architecture IMP of MB_SRL16E
-- Compiling entity MB_FDRSE
-- Compiling architecture IMP of MB_FDRSE
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_SRLC32E
-- Compiling architecture IMP of MB_SRLC32E
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity MB_LUT1
-- Compiling architecture IMP of MB_LUT1
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Loading entity xil_scan_reset_control
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 11:33:46 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.65 % complete

Compiling verilog library 'xdfe_fft_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_fft_v1_0_4)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_fft_v1_0_4 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_fft_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:46 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 -L xdfe_fft_v1_0_4 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_fft_v1_0_4 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_fft_v1_0_4/.cxl.systemverilog.xdfe_fft_v1_0_4.xdfe_fft_v1_0_4.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:33:47 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_fft_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 83.85 % complete

Compiling verilog library 'axis_interconnect_v1_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_interconnect_v1_1_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_interconnect_v1_1_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:47 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_interconnect_v1_1_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_interconnect_v1_1_20/.cxl.verilog.axis_interconnect_v1_1_20.axis_interconnect_v1_1_20.lin64.cmf 
-- Compiling module axis_interconnect_v1_1_20_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_20_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_20_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_20_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_20_arb_rr
-- Compiling module axis_interconnect_v1_1_20_axisc_decoder
-- Compiling module axis_interconnect_v1_1_20_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_20_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_20_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_20_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_20_axis_switch
-- Compiling module axis_interconnect_v1_1_20_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_20_mux_enc
-- Compiling module axis_interconnect_v1_1_20_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_20_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_20_util_axis2vector
-- Compiling module axis_interconnect_v1_1_20_util_vector2axis
-- Compiling module axis_interconnect_v1_1_20_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_20_axis_register_slice
-- Compiling module axis_interconnect_v1_1_20_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_20_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_20_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_20_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_20_axis_interconnect
-- Compiling module axis_interconnect_v1_1_20_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_20_axis_interconnect_16x16_top
End time: 11:33:47 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.04 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xsdbs_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xsdbs_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:47 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work xsdbs_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.cmf 

Top level modules:
End time: 11:33:47 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.23 % complete

Compiling verilog library 'xdfe_cc_filter_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_cc_filter_v1_1_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_cc_filter_v1_1_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_cc_filter_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:48 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 -L xdfe_cc_filter_v1_1_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_cc_filter_v1_1_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_cc_filter_v1_1_0/.cxl.systemverilog.xdfe_cc_filter_v1_1_0.xdfe_cc_filter_v1_1_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:33:48 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_cc_filter_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 84.42 % complete

Compiling vhdl library 'lte_fft_v2_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_1_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lte_fft_v2_1_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lte_fft_v2_1_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:48 on Jul 13,2023
vcom -64 -93 -work lte_fft_v2_1_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lte_fft_v2_1_6/.cxl.vhdl.lte_fft_v2_1_6.lte_fft_v2_1_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:50 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.62 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_bram_ctrl_v4_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_bram_ctrl_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:50 on Jul 13,2023
vcom -64 -93 -work axi_bram_ctrl_v4_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
-- Loading entity lite_ecc_reg
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_3_6
End time: 11:33:51 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.81 % complete

Compiling vhdl library 'floating_point_v7_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap floating_point_v7_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:52 on Jul 13,2023
vcom -64 -93 -work floating_point_v7_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_1_15/.cxl.vhdl.floating_point_v7_1_15.floating_point_v7_1_15.lin64.cmf 
-- Loading package STANDARD
End time: 11:33:54 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.00 % complete

Compiling verilog library 'floating_point_v7_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:floating_point_v7_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap floating_point_v7_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:54 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work floating_point_v7_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/floating_point_v7_1_15/.cxl.verilog.floating_point_v7_1_15.floating_point_v7_1_15.lin64.cmf 

Top level modules:
End time: 11:33:54 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:floating_point_v7_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.19 % complete

Compiling vhdl library 'iomodule_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap iomodule_v3_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/iomodule_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:55 on Jul 13,2023
vcom -64 -93 -work iomodule_v3_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 11:33:56 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.38 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lmb_bram_if_cntlr_v4_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_bram_if_cntlr_v4_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:56 on Jul 13,2023
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 11:33:57 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.58 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lmb_v10_v3_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_v10_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:57 on Jul 13,2023
vcom -64 -93 -work lmb_v10_v3_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 11:33:57 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.77 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_lite_ipif_v3_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lite_ipif_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:58 on Jul 13,2023
vcom -64 -93 -work axi_lite_ipif_v3_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 11:33:58 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.96 % complete

Compiling vhdl library 'mdm_v3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap mdm_v3_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mdm_v3_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:58 on Jul 13,2023
vcom -64 -93 -work mdm_v3_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 11:33:59 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.15 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap microblaze_mcs_v2_3_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_mcs_v2_3_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:00 on Jul 13,2023
vcom -64 -93 -work microblaze_mcs_v2_3_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:01 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.35 % complete

Compiling vhdl library 'dfx_bitstream_monitor_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dfx_bitstream_monitor_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dfx_bitstream_monitor_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_bitstream_monitor_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:01 on Jul 13,2023
vcom -64 -93 -work dfx_bitstream_monitor_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_bitstream_monitor_v1_0_2/.cxl.vhdl.dfx_bitstream_monitor_v1_0_2.dfx_bitstream_monitor_v1_0_2.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:02 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dfx_bitstream_monitor_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.54 % complete

Compiling vhdl library 'axi_pcie_v2_9_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_9_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_pcie_v2_9_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie_v2_9_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:02 on Jul 13,2023
vcom -64 -93 -work axi_pcie_v2_9_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie_v2_9_8/.cxl.vhdl.axi_pcie_v2_9_8.axi_pcie_v2_9_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_enhanced_pcie
-- Compiling architecture structure of axi_enhanced_pcie
-- Compiling package axi_pcie_mm_s_pkg
-- Loading package axi_pcie_mm_s_pkg
-- Compiling entity axi_mm_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_masterbridge_rd
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2731): Nonresolved signal 'rddatasmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3072):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3077)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2995):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3000)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2921):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2926)
-- Compiling entity axi_mm_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_masterbridge_wr
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3448): Nonresolved signal 'wrdatasmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3748):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3755)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3644):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3651)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3585):Process axi_wr_master_data
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3592)
-- Compiling entity array_arith
-- Compiling architecture rtl of array_arith
-- Compiling entity axi_s_masterbridge_rd
-- Compiling architecture behavioral of axi_s_masterbridge_rd
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4269): Nonresolved signal 'rdreqsmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6474):Process rd_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6487)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5383):Process rd_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5396)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4479):Process rd_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4492)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4279): Nonresolved signal 'cpltlpsmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7219):Process cpl_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7224)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6147):Process cpl_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6152)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5101):Process cpl_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5105)
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4287): Nonresolved signal 'cplndtlpsmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7113):Process cplnd_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7117)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6047):Process cplnd_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6051)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4974):Process cplnd_master_egress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4978)
-- Compiling entity axi_s_masterbridge_wr
-- Compiling architecture behavioral of axi_s_masterbridge_wr
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8156): Nonresolved signal 'wrreqsmsig' may have multiple sources.
  Drivers:
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8762):Process wr_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8776)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8421):Process wr_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8435)
    /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8184):Process wr_master_ingress
       Driven at:
          /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8198)
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package lib_pkg
-- Compiling entity axi_mm_s_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_s_masterbridge_rd
-- Loading entity axi_s_masterbridge_rd
-- Loading entity axi_mm_masterbridge_rd
-- Compiling entity axi_mm_s_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_s_masterbridge_wr
-- Loading entity axi_s_masterbridge_wr
-- Loading entity axi_mm_masterbridge_wr
-- Compiling entity axi_mm_s_masterbridge
-- Compiling architecture behavioral of axi_mm_s_masterbridge
-- Loading entity axi_mm_s_masterbridge_wr
-- Loading entity axi_mm_s_masterbridge_rd
-- Compiling entity register_block
-- Compiling architecture structure of register_block
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity slave_read_cpl_tlp
-- Compiling architecture structure of slave_read_cpl_tlp
-- Compiling entity slave_read_req_tlp
-- Compiling architecture structure of slave_read_req_tlp
-- Compiling entity slave_write_req_tlp
-- Compiling architecture structure of slave_write_req_tlp
-- Compiling entity axi_slave_read
-- Compiling architecture structure of axi_slave_read
-- Compiling entity axi_slave_write
-- Compiling architecture structure of axi_slave_write
-- Compiling entity slave_bridge
-- Compiling architecture structure of slave_bridge
-- Loading entity axi_slave_write
-- Loading entity axi_slave_read
-- Loading entity slave_write_req_tlp
-- Loading entity slave_read_req_tlp
-- Loading entity slave_read_cpl_tlp
-- Compiling entity axi_pcie_mm_s
-- Compiling architecture structure of axi_pcie_mm_s
-- Loading entity register_block
-- Loading entity axi_mm_s_masterbridge
-- Loading entity slave_bridge
-- Compiling package axi_pcie_msi_irq_pkg
-- Compiling entity axi_pcie_msi_irq
-- Compiling architecture behavior of axi_pcie_msi_irq
-- Compiling entity axi_pcie
-- Compiling architecture structure of axi_pcie
-- Loading entity axi_pcie_mm_s
-- Loading entity axi_enhanced_pcie
End time: 11:34:03 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_9_8)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 86.73 % complete

Compiling verilog library 'axi_pcie_v2_9_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_9_8)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_pcie_v2_9_8 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie_v2_9_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:03 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_pcie_v2_9_8 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_pcie_v2_9_8/.cxl.verilog.axi_pcie_v2_9_8.axi_pcie_v2_9_8.lin64.cmf 
-- Compiling module axi_pcie_v2_9_8_a_upsizer
-- Compiling module axi_pcie_v2_9_8_address_decoder
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_rx
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_top
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_tx
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_9_8_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_9_8_axi_lite_ipif
-- Compiling module axi_pcie_v2_9_8_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_9_8_axi_register_slice
-- Compiling module axi_pcie_v2_9_8_axi_upsizer
-- Compiling module axi_pcie_v2_9_8_axic_register_slice
-- Compiling module axi_pcie_v2_9_8_carry_and
-- Compiling module axi_pcie_v2_9_8_carry_latch_and
-- Compiling module axi_pcie_v2_9_8_carry_latch_or
-- Compiling module axi_pcie_v2_9_8_carry_or
-- Compiling module axi_pcie_v2_9_8_command_fifo
-- Compiling module axi_pcie_v2_9_8_comparator
-- Compiling module axi_pcie_v2_9_8_comparator_sel
-- Compiling module axi_pcie_v2_9_8_comparator_sel_static
-- Compiling module axi_pcie_v2_9_8_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_9_8_fifo
-- Compiling module axi_pcie_v2_9_8_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_9_8_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_9_8_pselect_f
-- Compiling module axi_pcie_v2_9_8_r_upsizer
-- Compiling module axi_pcie_v2_9_8_slave_attachment
-- Compiling module axi_pcie_v2_9_8_w_upsizer
-- Compiling module axi_pcie_v2_9_8_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_9_8_axi_upsizer
	axi_pcie_v2_9_8_enhanced_core_top_wrap
	axi_pcie_v2_9_8_fifo
	axi_pcie_v2_9_8_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_9_8_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_9_8_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_9_8_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_9_8_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 11:34:03 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_9_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.92 % complete

Compiling vhdl library 'dprx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dprx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dprx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:04 on Jul 13,2023
vcom -64 -93 -work dprx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_v1_0_0/.cxl.vhdl.dprx_v1_0_0.dprx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:04 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dprx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.12 % complete

Compiling verilog library 'dprx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dprx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dprx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:04 on Jul 13,2023
vlog -64 -L dprx_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work dprx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dprx_v1_0_0/.cxl.systemverilog.dprx_v1_0_0.dprx_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:34:07 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dprx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.31 % complete

Compiling vhdl library 'dft_v4_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dft_v4_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dft_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:08 on Jul 13,2023
vcom -64 -93 -work dft_v4_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:09 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.50 % complete

Compiling vhdl library 'dfx_axi_shutdown_manager_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dfx_axi_shutdown_manager_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dfx_axi_shutdown_manager_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_axi_shutdown_manager_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:09 on Jul 13,2023
vcom -64 -93 -work dfx_axi_shutdown_manager_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_axi_shutdown_manager_v1_0_0/.cxl.vhdl.dfx_axi_shutdown_manager_v1_0_0.dfx_axi_shutdown_manager_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:09 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dfx_axi_shutdown_manager_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.69 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_ethernetlite_v3_0_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ethernetlite_v3_0_26 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:10 on Jul 13,2023
vcom -64 -93 -work axi_ethernetlite_v3_0_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_ethernetlite_v3_0_26/.cxl.vhdl.axi_ethernetlite_v3_0_26.axi_ethernetlite_v3_0_26.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package mac_pkg
-- Compiling entity lfsr16
-- Compiling architecture imp of lfsr16
-- Compiling entity defer_state
-- Compiling architecture implementation of defer_state
-- Compiling entity crcnibshiftreg
-- Compiling architecture implementation of crcnibshiftreg
-- Compiling entity cntr5bit
-- Compiling architecture implementation of cntr5bit
-- Compiling entity tx_statemachine
-- Compiling architecture implementation of tx_statemachine
-- Loading entity cntr5bit
-- Compiling entity tx_intrfce
-- Compiling architecture implementation of tx_intrfce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity rx_statemachine
-- Compiling architecture imp of rx_statemachine
-- Compiling entity rx_intrfce
-- Compiling architecture implementation of rx_intrfce
-- Compiling entity ram16x4
-- Compiling architecture imp of ram16x4
-- Compiling entity msh_cnt
-- Compiling architecture imp of msh_cnt
-- Compiling entity deferral
-- Compiling architecture implementation of deferral
-- Loading entity defer_state
-- Compiling entity crcgentx
-- Compiling architecture arch1 of crcgentx
-- Loading entity crcnibshiftreg
-- Compiling entity crcgenrx
-- Compiling architecture arch1 of crcgenrx
-- Compiling entity bocntr
-- Compiling architecture implementation of bocntr
-- Loading entity lfsr16
-- Compiling entity transmit
-- Compiling architecture imp of transmit
-- Loading entity crcgentx
-- Loading entity tx_intrfce
-- Loading entity mux_onehot_f
-- Loading entity ld_arith_reg
-- Loading entity tx_statemachine
-- Loading entity deferral
-- Loading entity msh_cnt
-- Loading entity bocntr
-- Compiling entity receive
-- Compiling architecture imp of receive
-- Loading entity rx_statemachine
-- Loading entity rx_intrfce
-- Loading entity crcgenrx
-- Compiling entity MacAddrRAM
-- Compiling architecture imp of MacAddrRAM
-- Loading entity ram16x4
-- Compiling entity mdio_if
-- Compiling architecture imp of mdio_if
-- Compiling entity emac_dpram
-- Compiling architecture imp of emac_dpram
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity emac
-- Compiling architecture imp of emac
-- Loading entity receive
-- Loading entity transmit
-- Loading entity MacAddrRAM
-- Compiling entity xemac
-- Compiling architecture imp of xemac
-- Loading entity emac
-- Loading entity emac_dpram
-- Loading entity mdio_if
-- Compiling entity axi_interface
-- Compiling architecture rtl of axi_interface
-- Loading entity axi_interface
-- Compiling entity axi_ethernetlite
-- Compiling architecture imp of axi_ethernetlite
-- Loading entity xemac
End time: 11:34:11 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.88 % complete

Compiling vhdl library 'convolution_v9_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap convolution_v9_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/convolution_v9_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:11 on Jul 13,2023
vcom -64 -93 -work convolution_v9_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/convolution_v9_0_16/.cxl.vhdl.convolution_v9_0_16.convolution_v9_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.08 % complete

Compiling vhdl library 'dsp_macro_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dsp_macro_v1_0_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dsp_macro_v1_0_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dsp_macro_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:11 on Jul 13,2023
vcom -64 -93 -work dsp_macro_v1_0_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dsp_macro_v1_0_2/.cxl.vhdl.dsp_macro_v1_0_2.dsp_macro_v1_0_2.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:12 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dsp_macro_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.27 % complete

Compiling verilog library 'icap_arb_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:icap_arb_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap icap_arb_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/icap_arb_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:13 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work icap_arb_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/icap_arb_v1_0_1/.cxl.verilog.icap_arb_v1_0_1.icap_arb_v1_0_1.lin64.cmf 
-- Compiling module icap_arb_v1_0_1_S00_AXI
-- Compiling module icap_arb_v1_0_1_icap_arb

Top level modules:
	icap_arb_v1_0_1_icap_arb
End time: 11:34:13 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:icap_arb_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.46 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_sdi_tx_bridge_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_sdi_tx_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:13 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 11:34:13 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.65 % complete

Compiling verilog library 'v_warp_filter_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_warp_filter_v1_1_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_warp_filter_v1_1_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_filter_v1_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:14 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_warp_filter_v1_1_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_warp_filter_v1_1_1/.cxl.verilog.v_warp_filter_v1_1_1.v_warp_filter_v1_1_1.lin64.cmf 
End time: 11:34:14 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_warp_filter_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.85 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_23)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap flexo_100g_rs_fec_v1_0_23 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/flexo_100g_rs_fec_v1_0_23 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:14 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_23 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/flexo_100g_rs_fec_v1_0_23/.cxl.verilog.flexo_100g_rs_fec_v1_0_23.flexo_100g_rs_fec_v1_0_23.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/flexo_100g_rs_fec_v1_0/hdl/flexo_100g_rs_fec_v1_0_vl_rfs.v(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 11:34:15 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_23)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 89.04 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap videoaxi4s_bridge_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/videoaxi4s_bridge_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:16 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_5
-- Compiling module videoaxi4s_bridge_v1_0_5_axis
-- Compiling module videoaxi4s_bridge_v1_0_5_sub
-- Compiling module videoaxi4s_bridge_v1_0_5_dsc_fifo

Top level modules:
	videoaxi4s_bridge_v1_0_5
End time: 11:34:16 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.23 % complete

Compiling vhdl library 'cordic_v6_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_18)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cordic_v6_0_18 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cordic_v6_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:16 on Jul 13,2023
vcom -64 -93 -work cordic_v6_0_18 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cordic_v6_0_18/.cxl.vhdl.cordic_v6_0_18.cordic_v6_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:17 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.42 % complete

Compiling vhdl library 'xfft_v7_2_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xfft_v7_2_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xfft_v7_2_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:18 on Jul 13,2023
vcom -64 -93 -work xfft_v7_2_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xfft_v7_2_13/.cxl.vhdl.xfft_v7_2_13.xfft_v7_2_13.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:20 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.62 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_2_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_fifo_mm_s_v4_2_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_fifo_mm_s_v4_2_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:20 on Jul 13,2023
vcom -64 -93 -work axi_fifo_mm_s_v4_2_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_fifo_mm_s_v4_2_9/.cxl.vhdl.axi_fifo_mm_s_v4_2_9.axi_fifo_mm_s_v4_2_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Compiling entity axis_fg
-- Compiling architecture structure of axis_fg
-- Loading package lib_pkg
-- Loading package ipif_pkg
-- Compiling entity fifo
-- Compiling architecture structure of fifo
-- Loading entity axis_fg
-- Compiling entity ipic2axi_s
-- Compiling architecture beh of ipic2axi_s
-- Loading entity fifo
-- Compiling entity axi_fifo_mm_s
-- Compiling architecture structure of axi_fifo_mm_s
-- Loading entity axi_lite_ipif
-- Loading entity axi_wrapper
-- Loading entity ipic2axi_s
End time: 11:34:21 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.81 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v2_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v2_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_400g_rs_fec_v2_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_400g_rs_fec_v2_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:22 on Jul 13,2023
vlog -64 -L ieee802d3_400g_rs_fec_v2_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ieee802d3_400g_rs_fec_v2_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_400g_rs_fec_v2_0_9/.cxl.systemverilog.ieee802d3_400g_rs_fec_v2_0_9.ieee802d3_400g_rs_fec_v2_0_9.lin64.cmf 

Top level modules:
End time: 11:34:25 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v2_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.00 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_usb2_device_v5_0_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_usb2_device_v5_0_28 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:25 on Jul 13,2023
vcom -64 -93 -work axi_usb2_device_v5_0_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_usb2_device_v5_0_28/.cxl.vhdl.axi_usb2_device_v5_0_28.axi_usb2_device_v5_0_28.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:26 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.19 % complete

Compiling verilog library 'axi_usb2_device_v5_0_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_28)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_usb2_device_v5_0_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_usb2_device_v5_0_28 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:26 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_usb2_device_v5_0_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_usb2_device_v5_0_28/.cxl.verilog.axi_usb2_device_v5_0_28.axi_usb2_device_v5_0_28.lin64.cmf 

Top level modules:
End time: 11:34:27 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.38 % complete

Compiling verilog library 'axi_firewall_v1_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_2_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_firewall_v1_2_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_firewall_v1_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:27 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_firewall_v1_2_2 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_firewall_v1_2_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_firewall_v1_2_2/.cxl.systemverilog.axi_firewall_v1_2_2.axi_firewall_v1_2_2.lin64.cmf 
-- Compiling module axi_firewall_v1_2_2_checks_mi
-- Compiling module axi_firewall_v1_2_2_checks_si
-- Compiling package axi_firewall_v1_2_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_2_2_threadcam
-- Compiling module axi_firewall_v1_2_2_top

Top level modules:
	axi_firewall_v1_2_2_top
End time: 11:34:27 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.58 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_dwidth_converter_v1_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_v1_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:27 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_dwidth_converter_v1_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_v1_1_26/.cxl.verilog.axis_dwidth_converter_v1_1_26.axis_dwidth_converter_v1_1_26.lin64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_26_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_26_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_26_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_26_axis_dwidth_converter
End time: 11:34:28 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.77 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_mm2s_mapper_v1_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mm2s_mapper_v1_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:28 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_mm2s_mapper_v1_1_26/.cxl.verilog.axi_mm2s_mapper_v1_1_26.axi_mm2s_mapper_v1_1_26.lin64.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_26_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_26_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_26_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_26_top

Top level modules:
	axi_mm2s_mapper_v1_1_26_top
End time: 11:34:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.96 % complete

Compiling vhdl library 'srio_gen2_v4_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap srio_gen2_v4_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/srio_gen2_v4_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:28 on Jul 13,2023
vcom -64 -93 -work srio_gen2_v4_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/srio_gen2_v4_1_15/.cxl.vhdl.srio_gen2_v4_1_15.srio_gen2_v4_1_15.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:28 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.15 % complete

Compiling verilog library 'srio_gen2_v4_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap srio_gen2_v4_1_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/srio_gen2_v4_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:29 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work srio_gen2_v4_1_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/srio_gen2_v4_1_15/.cxl.verilog.srio_gen2_v4_1_15.srio_gen2_v4_1_15.lin64.cmf 

Top level modules:
End time: 11:34:29 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.35 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_20)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_50g_rs_fec_v1_0_20 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_50g_rs_fec_v1_0_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:30 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_20 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_50g_rs_fec_v1_0_20/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_20.ieee802d3_50g_rs_fec_v1_0_20.lin64.cmf 

Top level modules:
End time: 11:34:31 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.54 % complete

Compiling verilog library 'soft_ecc_proxy_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:soft_ecc_proxy_v1_0_1)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap soft_ecc_proxy_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/soft_ecc_proxy_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:31 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work soft_ecc_proxy_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/soft_ecc_proxy_v1_0_1/.cxl.verilog.soft_ecc_proxy_v1_0_1.soft_ecc_proxy_v1_0_1.lin64.cmf 

Top level modules:
End time: 11:34:31 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:soft_ecc_proxy_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.73 % complete

Compiling vhdl library 'pr_decoupler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_10)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pr_decoupler_v1_0_10 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pr_decoupler_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:31 on Jul 13,2023
vcom -64 -93 -work pr_decoupler_v1_0_10 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pr_decoupler_v1_0_10/.cxl.vhdl.pr_decoupler_v1_0_10.pr_decoupler_v1_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:32 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.92 % complete

Compiling vhdl library 'quadsgmii_v3_5_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_5_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap quadsgmii_v3_5_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/quadsgmii_v3_5_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:32 on Jul 13,2023
vcom -64 -93 -work quadsgmii_v3_5_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/quadsgmii_v3_5_9/.cxl.vhdl.quadsgmii_v3_5_9.quadsgmii_v3_5_9.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:33 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_5_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.12 % complete

Compiling verilog library 'v_frmbuf_wr_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_4_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_wr_v2_4_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_4_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:33 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_wr_v2_4_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_4_0/.cxl.verilog.v_frmbuf_wr_v2_4_0.v_frmbuf_wr_v2_4_0.lin64.cmf 
End time: 11:34:33 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.31 % complete

Compiling vhdl library 'c_accum_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_14)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap c_accum_v12_0_14 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_accum_v12_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:34 on Jul 13,2023
vcom -64 -93 -work c_accum_v12_0_14 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/c_accum_v12_0_14/.cxl.vhdl.c_accum_v12_0_14.c_accum_v12_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:34 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.50 % complete

Compiling vhdl library 'switch_core_top_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap switch_core_top_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/switch_core_top_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:34 on Jul 13,2023
vcom -64 -93 -work switch_core_top_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/switch_core_top_v1_0_11/.cxl.vhdl.switch_core_top_v1_0_11.switch_core_top_v1_0_11.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:35 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.69 % complete

Compiling verilog library 'switch_core_top_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_11)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap switch_core_top_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/switch_core_top_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:35 on Jul 13,2023
vlog -64 -L switch_core_top_v1_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work switch_core_top_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/switch_core_top_v1_0_11/.cxl.systemverilog.switch_core_top_v1_0_11.switch_core_top_v1_0_11.lin64.cmf 
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/switch_core_top_v1_0_11_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/switch_core_top_v1_0_11_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/switch_core_top_v1_0_11_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:34:36 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 92.88 % complete

Compiling vhdl library 'axi_vdma_v6_3_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_vdma_v6_3_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vdma_v6_3_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:37 on Jul 13,2023
vcom -64 -93 -work axi_vdma_v6_3_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vdma_v6_3_15/.cxl.vhdl.axi_vdma_v6_3_15.axi_vdma_v6_3_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Compiling package axi_vdma_pkg
-- Compiling package body axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Compiling entity axi_vdma_cdc
-- Compiling architecture implementation of axi_vdma_cdc
-- Compiling entity axi_vdma_vid_cdc
-- Compiling architecture implementation of axi_vdma_vid_cdc
-- Loading entity cdc_sync
-- Compiling entity axi_vdma_sg_cdc
-- Compiling architecture implementation of axi_vdma_sg_cdc
-- Compiling entity axi_vdma_reset
-- Compiling architecture implementation of axi_vdma_reset
-- Compiling entity axi_vdma_rst_module
-- Compiling architecture implementation of axi_vdma_rst_module
-- Loading entity axi_vdma_reset
-- Compiling entity axi_vdma_lite_if
-- Compiling architecture implementation of axi_vdma_lite_if
-- Compiling entity axi_vdma_register
-- Compiling architecture implementation of axi_vdma_register
-- Compiling entity axi_vdma_regdirect
-- Compiling architecture implementation of axi_vdma_regdirect
-- Compiling entity axi_vdma_reg_mux
-- Compiling architecture implementation of axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_module
-- Compiling architecture implementation of axi_vdma_reg_module
-- Loading entity axi_vdma_register
-- Loading entity axi_vdma_regdirect
-- Loading entity axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_if
-- Compiling architecture implementation of axi_vdma_reg_if
-- Loading entity axi_vdma_lite_if
-- Compiling entity axi_vdma_intrpt
-- Compiling architecture implementation of axi_vdma_intrpt
-- Compiling entity axi_vdma_sof_gen
-- Compiling architecture implementation of axi_vdma_sof_gen
-- Compiling entity axi_vdma_skid_buf
-- Compiling architecture implementation of axi_vdma_skid_buf
-- Compiling entity axi_vdma_sfifo
-- Compiling architecture xilinx of axi_vdma_sfifo
-- Compiling entity axi_vdma_sfifo_autord
-- Compiling architecture imp of axi_vdma_sfifo_autord
-- Compiling entity axi_vdma_afifo_builtin
-- Compiling architecture xilinx of axi_vdma_afifo_builtin
-- Compiling entity axi_vdma_afifo
-- Compiling architecture xilinx of axi_vdma_afifo
-- Compiling entity axi_vdma_afifo_autord
-- Compiling architecture imp of axi_vdma_afifo_autord
-- Compiling entity axi_vdma_mm2s_linebuf
-- Compiling architecture implementation of axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_sfifo
-- Loading entity axi_vdma_afifo
-- Loading entity axi_vdma_afifo_builtin
-- Loading entity axi_vdma_skid_buf
-- Compiling entity axi_vdma_s2mm_linebuf
-- Compiling architecture implementation of axi_vdma_s2mm_linebuf
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity axi_vdma_blkmem
-- Compiling architecture implementation of axi_vdma_blkmem
-- Compiling entity axi_vdma_fsync_gen
-- Compiling architecture implementation of axi_vdma_fsync_gen
-- Compiling entity axi_vdma_vregister
-- Compiling architecture implementation of axi_vdma_vregister
-- Compiling entity axi_vdma_vregister_64
-- Compiling architecture implementation of axi_vdma_vregister_64
-- Compiling entity axi_vdma_sgregister
-- Compiling architecture implementation of axi_vdma_sgregister
-- Loading entity axi_vdma_blkmem
-- Compiling entity axi_vdma_vaddrreg_mux
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vaddrreg_mux_64
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_vidreg_module
-- Compiling architecture implementation of axi_vdma_vidreg_module
-- Loading entity axi_vdma_sgregister
-- Loading entity axi_vdma_vregister
-- Loading entity axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vidreg_module_64
-- Compiling architecture implementation of axi_vdma_vidreg_module_64
-- Loading entity axi_vdma_vregister_64
-- Loading entity axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_genlock_mux
-- Compiling architecture implementation of axi_vdma_genlock_mux
-- Compiling entity axi_vdma_greycoder
-- Compiling architecture implementation of axi_vdma_greycoder
-- Compiling entity axi_vdma_genlock_mngr
-- Compiling architecture implementation of axi_vdma_genlock_mngr
-- Loading entity axi_vdma_greycoder
-- Loading entity axi_vdma_genlock_mux
-- Compiling entity axi_vdma_sg_if
-- Compiling architecture implementation of axi_vdma_sg_if
-- Compiling entity axi_vdma_sm
-- Compiling architecture implementation of axi_vdma_sm
-- Compiling entity axi_vdma_cmdsts_if
-- Compiling architecture implementation of axi_vdma_cmdsts_if
-- Compiling entity axi_vdma_sts_mngr
-- Compiling architecture implementation of axi_vdma_sts_mngr
-- Compiling entity axi_vdma_mngr
-- Compiling architecture implementation of axi_vdma_mngr
-- Loading entity axi_vdma_sm
-- Loading entity axi_vdma_sg_if
-- Loading entity axi_vdma_cmdsts_if
-- Loading entity axi_vdma_sts_mngr
-- Loading entity axi_vdma_vidreg_module
-- Loading entity axi_vdma_genlock_mngr
-- Compiling entity axi_vdma_mngr_64
-- Compiling architecture implementation of axi_vdma_mngr_64
-- Loading entity axi_vdma_vidreg_module_64
-- Compiling entity axi_vdma_mm2s_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_mm2s_axis_dwidth_converter
-- Compiling entity axi_vdma_s2mm_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_s2mm_axis_dwidth_converter
-- Compiling entity axi_vdma
-- Compiling architecture implementation of axi_vdma
-- Loading entity axi_vdma_rst_module
-- Loading entity axi_vdma_reg_if
-- Loading entity axi_vdma_intrpt
-- Loading entity axi_sg
-- Loading entity axi_vdma_sg_cdc
-- Loading entity axi_vdma_mm2s_axis_dwidth_converter
-- Loading entity axi_vdma_reg_module
-- Loading entity axi_vdma_mngr
-- Loading entity axi_vdma_mngr_64
-- Loading entity axi_vdma_fsync_gen
-- Loading entity axi_vdma_vid_cdc
-- Loading entity axi_vdma_sof_gen
-- Loading entity axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_s2mm_axis_dwidth_converter
-- Loading entity axi_vdma_s2mm_linebuf
End time: 11:34:38 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.08 % complete

Compiling verilog library 'axi_vdma_v6_3_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_15)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_vdma_v6_3_15 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vdma_v6_3_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:38 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_vdma_v6_3_15 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_vdma_v6_3_15/.cxl.verilog.axi_vdma_v6_3_15.axi_vdma_v6_3_15.lin64.cmf 
-- Compiling module axi_vdma_v6_3_15_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_15_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_15_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_15_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 11:34:38 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.27 % complete

Compiling verilog library 'axis_ila_intf_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_ila_intf_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_ila_intf_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_intf_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:39 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_ila_intf_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_ila_intf_v1_0_0/.cxl.verilog.axis_ila_intf_v1_0_0.axis_ila_intf_v1_0_0.lin64.cmf 
-- Compiling module axis_ila_intf_v1_0_0_axis_ila_intf
-- Compiling module axis_ila_intf_v1_0_0_axis_valid_last_gen
-- Compiling module axis_ila_intf_v1_0_0_reg_array
-- Compiling module axis_ila_intf_v1_0_0_axis_dbg_sync
-- Compiling module axis_ila_intf_v1_0_0_generic_mux
-- Compiling module axis_ila_intf_v1_0_0_clk_status

Top level modules:
	axis_ila_intf_v1_0_0_axis_ila_intf
End time: 11:34:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_ila_intf_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.46 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_19)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap g975_efec_i4_v1_0_19 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g975_efec_i4_v1_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:39 on Jul 13,2023
vcom -64 -93 -work g975_efec_i4_v1_0_19 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g975_efec_i4_v1_0_19/.cxl.vhdl.g975_efec_i4_v1_0_19.g975_efec_i4_v1_0_19.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:41 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.65 % complete

Compiling verilog library 'axis_combiner_v1_1_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_25)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_combiner_v1_1_25 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_combiner_v1_1_25 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_combiner_v1_1_25 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_combiner_v1_1_25/.cxl.verilog.axis_combiner_v1_1_25.axis_combiner_v1_1_25.lin64.cmf 
-- Compiling module axis_combiner_v1_1_25_top

Top level modules:
	axis_combiner_v1_1_25_top
End time: 11:34:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.85 % complete

Compiling verilog library 'v_vid_gt_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_gt_bridge_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_gt_bridge_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_gt_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:41 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_gt_bridge_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_gt_bridge_v2_0_0/.cxl.verilog.v_vid_gt_bridge_v2_0_0.v_vid_gt_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_vid_gt_bridge_v2_0_0_axi
-- Compiling module rx_rate_detect
-- Compiling module gpio_rate_change

Top level modules:
	v_vid_gt_bridge_v2_0_0_axi
	rx_rate_detect
	gpio_rate_change
End time: 11:34:41 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_gt_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.04 % complete

Compiling vhdl library 'dfx_decoupler_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dfx_decoupler_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dfx_decoupler_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_decoupler_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:42 on Jul 13,2023
vcom -64 -93 -work dfx_decoupler_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dfx_decoupler_v1_0_5/.cxl.vhdl.dfx_decoupler_v1_0_5.dfx_decoupler_v1_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dfx_decoupler_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.23 % complete

Compiling verilog library 'axis_broadcaster_v1_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_26)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_broadcaster_v1_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_broadcaster_v1_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:42 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_broadcaster_v1_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_broadcaster_v1_1_26/.cxl.verilog.axis_broadcaster_v1_1_26.axis_broadcaster_v1_1_26.lin64.cmf 
-- Compiling module axis_broadcaster_v1_1_26_core

Top level modules:
	axis_broadcaster_v1_1_26_core
End time: 11:34:42 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.42 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_traffic_gen_v3_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_traffic_gen_v3_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:43 on Jul 13,2023
vcom -64 -93 -work axi_traffic_gen_v3_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_traffic_gen_v3_0_13/.cxl.vhdl.axi_traffic_gen_v3_0_13.axi_traffic_gen_v3_0_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_13_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_13_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 11:34:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.62 % complete

Compiling verilog library 'axi_traffic_gen_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_traffic_gen_v3_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_traffic_gen_v3_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:43 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_traffic_gen_v3_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_traffic_gen_v3_0_13/.cxl.verilog.axi_traffic_gen_v3_0_13.axi_traffic_gen_v3_0_13.lin64.cmf 
-- Compiling module axi_traffic_gen_v3_0_13_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_13_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_13_regslice
-- Compiling module axi_traffic_gen_v3_0_13_inferram
-- Compiling module axi_traffic_gen_v3_0_13_randgen
-- Compiling module axi_traffic_gen_v3_0_13_id_track
-- Compiling module axi_traffic_gen_v3_0_13_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_13_cmdram
-- Compiling module axi_traffic_gen_v3_0_13_addrgen
-- Compiling module axi_traffic_gen_v3_0_13_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_13_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_13_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_13_registers
-- Compiling module axi_traffic_gen_v3_0_13_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_13_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_13_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_13_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_13_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_13_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_13_static_regblk
-- Compiling module axi_traffic_gen_v3_0_13_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_13_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_13_static_top
-- Compiling module axi_traffic_gen_v3_0_13_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_13_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_13_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_13_streaming_top
-- Compiling module axi_traffic_gen_v3_0_13_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_13_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_13_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_13_top

Top level modules:
	axi_traffic_gen_v3_0_13_top
End time: 11:34:43 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.81 % complete

Compiling verilog library 'xdfe_cc_mixer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_cc_mixer_v2_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_cc_mixer_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_cc_mixer_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:44 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 -L xdfe_cc_mixer_v2_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_cc_mixer_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_cc_mixer_v2_0_0/.cxl.systemverilog.xdfe_cc_mixer_v2_0_0.xdfe_cc_mixer_v2_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:34:44 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 218

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_cc_mixer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 218 warning(s), 95.00 % complete

Compiling verilog library 'axi_dbg_hub'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_dbg_hub)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_dbg_hub /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dbg_hub 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:44 on Jul 13,2023
vlog -64 -L axi_dbg_hub "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_dbg_hub -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dbg_hub/.cxl.systemverilog.axi_dbg_hub.axi_dbg_hub.lin64.cmf 

Top level modules:
End time: 11:34:45 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_dbg_hub)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.19 % complete

Compiling verilog library 'v_frmbuf_rd_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_3_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_rd_v2_3_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_3_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_rd_v2_3_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_3_2/.cxl.verilog.v_frmbuf_rd_v2_3_2.v_frmbuf_rd_v2_3_2.lin64.cmf 
End time: 11:34:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.38 % complete

Compiling verilog library 'v_frmbuf_wr_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_3_2)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_wr_v2_3_2 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_3_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:45 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_wr_v2_3_2 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_wr_v2_3_2/.cxl.verilog.v_frmbuf_wr_v2_3_2.v_frmbuf_wr_v2_3_2.lin64.cmf 
End time: 11:34:45 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.58 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_22)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fc32_rs_fec_v1_0_22 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fc32_rs_fec_v1_0_22 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:46 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work fc32_rs_fec_v1_0_22 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fc32_rs_fec_v1_0_22/.cxl.verilog.fc32_rs_fec_v1_0_22.fc32_rs_fec_v1_0_22.lin64.cmf 

Top level modules:
End time: 11:34:46 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.77 % complete

Compiling vhdl library 'dds_compiler_v6_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_22)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dds_compiler_v6_0_22 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dds_compiler_v6_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:47 on Jul 13,2023
vcom -64 -93 -work dds_compiler_v6_0_22 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dds_compiler_v6_0_22/.cxl.vhdl.dds_compiler_v6_0_22.dds_compiler_v6_0_22.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:48 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.96 % complete

Compiling verilog library 'audio_formatter_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_formatter_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap audio_formatter_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_formatter_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:48 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work audio_formatter_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/audio_formatter_v1_0_9/.cxl.verilog.audio_formatter_v1_0_9.audio_formatter_v1_0_9.lin64.cmf 
-- Compiling module audio_formatter_v1_0_9
-- Compiling module audio_formatter_v1_0_9_reset
-- Compiling module audio_formatter_v1_0_9_aes_enc
-- Compiling module audio_formatter_v1_0_9_aes_dec
-- Compiling module audio_formatter_v1_0_9_s2mm_top
-- Compiling module audio_formatter_v1_0_9_s2mm_registers
-- Compiling module audio_formatter_v1_0_9_s2mm
-- Compiling module audio_formatter_v1_0_9_s2mm_sync
-- Compiling module audio_formatter_v1_0_9_s2mm_buffer
-- Compiling module audio_formatter_v1_0_9_s2mm_command_gen
-- Compiling module audio_formatter_v1_0_9_mm2s_top
-- Compiling module audio_formatter_v1_0_9_mm2s_registers
-- Compiling module audio_formatter_v1_0_9_mm2s
-- Compiling module audio_formatter_v1_0_9_mm2s_sync
-- Compiling module audio_formatter_v1_0_9_mm2s_buffer
-- Compiling module audio_formatter_v1_0_9_mm2s_command_gen

Top level modules:
	audio_formatter_v1_0_9
End time: 11:34:49 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_formatter_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.15 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_dual_splitter_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dual_splitter_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:49 on Jul 13,2023
vcom -64 -93 -work v_dual_splitter_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity video_ctrl_wrapper
-- Compiling architecture RTL of video_ctrl_wrapper
End time: 11:34:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.35 % complete

Compiling verilog library 'v_dual_splitter_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_9)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_dual_splitter_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dual_splitter_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:49 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_dual_splitter_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf 
-- Compiling module v_dual_splitter_v1_0_9_core
-- Compiling module v_dual_splitter_v1_0_9

Top level modules:
	v_dual_splitter_v1_0_9
End time: 11:34:49 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.54 % complete

Compiling vhdl library 'axi_emc_v3_0_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_emc_v3_0_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_emc_v3_0_27 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:50 on Jul 13,2023
vcom -64 -93 -work axi_emc_v3_0_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_emc_v3_0_27/.cxl.vhdl.axi_emc_v3_0_27.axi_emc_v3_0_27.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd(2527): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
-- Compiling entity startup_wrapper
-- Compiling architecture startup_arch of startup_wrapper
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity axi_emc
-- Compiling architecture imp of axi_emc
-- Loading entity axi_emc_native_interface
-- Loading entity EMC
-- Loading entity startup_wrapper
End time: 11:34:51 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_27)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 96.73 % complete

Compiling vhdl library 'displayport_v9_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v9_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v9_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v9_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:51 on Jul 13,2023
vcom -64 -93 -work displayport_v9_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v9_0_5/.cxl.vhdl.displayport_v9_0_5.displayport_v9_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:51 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v9_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.92 % complete

Compiling verilog library 'displayport_v9_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v9_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap displayport_v9_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v9_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:52 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work displayport_v9_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/displayport_v9_0_5/.cxl.verilog.displayport_v9_0_5.displayport_v9_0_5.lin64.cmf 
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/displayport_v9_0_5_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: ** while parsing file included at /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(87)
** at /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/displayport_v9_0_5_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 11:34:55 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v9_0_5)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 97.12 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_13)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_protocol_checker_v2_0_13 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_protocol_checker_v2_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:55 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_13 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_protocol_checker_v2_0_13 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_protocol_checker_v2_0_13/.cxl.systemverilog.axi_protocol_checker_v2_0_13.axi_protocol_checker_v2_0_13.lin64.cmf 
-- Compiling module axi_protocol_checker_v2_0_13_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_13_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_13_core
-- Compiling module axi_protocol_checker_v2_0_13_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_13_reporter
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_13_threadcam
-- Compiling module axi_protocol_checker_v2_0_13_top

Top level modules:
	axi_protocol_checker_v2_0_13_top
End time: 11:34:55 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.31 % complete

Compiling vhdl library 'dptx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dptx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dptx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dptx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:56 on Jul 13,2023
vcom -64 -93 -work dptx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dptx_v1_0_0/.cxl.vhdl.dptx_v1_0_0.dptx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 11:34:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dptx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.50 % complete

Compiling verilog library 'dptx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dptx_v1_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dptx_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dptx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:56 on Jul 13,2023
vlog -64 -L dptx_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work dptx_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dptx_v1_0_0/.cxl.systemverilog.dptx_v1_0_0.dptx_v1_0_0.lin64.cmf 

Top level modules:
End time: 11:35:00 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dptx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.69 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ieee802d3_rs_fec_v2_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_rs_fec_v2_0_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:00 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work ieee802d3_rs_fec_v2_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ieee802d3_rs_fec_v2_0_16/.cxl.verilog.ieee802d3_rs_fec_v2_0_16.ieee802d3_rs_fec_v2_0_16.lin64.cmf 

Top level modules:
End time: 11:35:03 on Jul 13,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.88 % complete

Compiling vhdl library 'axi_uart16550_v2_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_uart16550_v2_0_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_uart16550_v2_0_29 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:03 on Jul 13,2023
vcom -64 -93 -work axi_uart16550_v2_0_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_uart16550_v2_0_29/.cxl.vhdl.axi_uart16550_v2_0_29.axi_uart16550_v2_0_29.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Compiling entity uart16550
-- Compiling architecture implementation of uart16550
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity uart16550
-- Loading entity ipic_if
-- Compiling entity xuart
-- Compiling architecture imp of xuart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_uart16550
-- Compiling architecture rtl of axi_uart16550
End time: 11:35:04 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.08 % complete

Compiling verilog library 'axis_subset_converter_v1_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_27)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_subset_converter_v1_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_subset_converter_v1_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:05 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_subset_converter_v1_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_subset_converter_v1_1_27/.cxl.verilog.axis_subset_converter_v1_1_27.axis_subset_converter_v1_1_27.lin64.cmf 
-- Compiling module axis_subset_converter_v1_1_27_core

Top level modules:
	axis_subset_converter_v1_1_27_core
End time: 11:35:05 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.27 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_19)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap g975_efec_i7_v2_0_19 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g975_efec_i7_v2_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:05 on Jul 13,2023
vcom -64 -93 -work g975_efec_i7_v2_0_19 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/g975_efec_i7_v2_0_19/.cxl.vhdl.g975_efec_i7_v2_0_19.g975_efec_i7_v2_0_19.lin64.cmf 
-- Loading package STANDARD
End time: 11:35:07 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.46 % complete

Compiling vhdl library 'axi_timer_v2_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_29)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_timer_v2_0_29 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_timer_v2_0_29 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:07 on Jul 13,2023
vcom -64 -93 -work axi_timer_v2_0_29 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_timer_v2_0_29/.cxl.vhdl.axi_timer_v2_0_29.axi_timer_v2_0_29.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
-- Loading package TC_Types
-- Compiling entity timer_control
-- Compiling architecture imp of timer_control
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity count_module
-- Compiling architecture imp of count_module
-- Loading entity counter_f
-- Compiling entity tc_core
-- Compiling architecture imp of tc_core
-- Loading entity mux_onehot_f
-- Loading entity count_module
-- Loading entity timer_control
-- Compiling entity axi_timer
-- Compiling architecture imp of axi_timer
-- Loading entity tc_core
-- Loading entity axi_lite_ipif
End time: 11:35:08 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.65 % complete

Compiling verilog library 'ernic_v4_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ernic_v4_0_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ernic_v4_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ernic_v4_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:08 on Jul 13,2023
vlog -64 -L ernic_v4_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ernic_v4_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ernic_v4_0_0/.cxl.systemverilog.ernic_v4_0_0.ernic_v4_0_0.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 11:35:09 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 54

END_COMPILATION_MESSAGES(questasim:verilog:ernic_v4_0_0)
==============================================================================


compile_simlib: 0 error(s), 54 warning(s), 98.85 % complete

Compiling vhdl library 'axi_intc_v4_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_17)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_intc_v4_1_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:09 on Jul 13,2023
vcom -64 -93 -work axi_intc_v4_1_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1_17/.cxl.vhdl.axi_intc_v4_1_17.axi_intc_v4_1_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 11:35:10 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.04 % complete

Compiling verilog library 'v_frmbuf_rd_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_4_0)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_frmbuf_rd_v2_4_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_4_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:11 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_frmbuf_rd_v2_4_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_frmbuf_rd_v2_4_0/.cxl.verilog.v_frmbuf_rd_v2_4_0.v_frmbuf_rd_v2_4_0.lin64.cmf 
End time: 11:35:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.23 % complete

Compiling verilog library 'xdfe_equalizer_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdfe_equalizer_v1_0_5)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xdfe_equalizer_v1_0_5 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_equalizer_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:11 on Jul 13,2023
vlog -64 -L xdfe_common_v1_0_0 -L xdfe_equalizer_v1_0_5 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_equalizer_v1_0_5 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xdfe_equalizer_v1_0_5/.cxl.systemverilog.xdfe_equalizer_v1_0_5.xdfe_equalizer_v1_0_5.lin64.cmf 

Top level modules:
End time: 11:35:11 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xdfe_equalizer_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.42 % complete

Compiling vhdl library 'cic_compiler_v4_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_16)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap cic_compiler_v4_0_16 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cic_compiler_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:12 on Jul 13,2023
vcom -64 -93 -work cic_compiler_v4_0_16 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/cic_compiler_v4_0_16/.cxl.vhdl.cic_compiler_v4_0_16.cic_compiler_v4_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 11:35:13 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.62 % complete

Compiling vhdl library 'lte_fft_v2_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_22)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap lte_fft_v2_0_22 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lte_fft_v2_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:13 on Jul 13,2023
vcom -64 -93 -work lte_fft_v2_0_22 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/lte_fft_v2_0_22/.cxl.vhdl.lte_fft_v2_0_22.lte_fft_v2_0_22.lin64.cmf 
-- Loading package STANDARD
End time: 11:35:14 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.81 % complete

Compiling verilog library 'dbg_intf'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dbg_intf)
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap dbg_intf /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dbg_intf 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:15 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work dbg_intf -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/dbg_intf/.cxl.verilog.dbg_intf.dbg_intf.lin64.cmf 

Top level modules:
End time: 11:35:15 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dbg_intf)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                             COMPILATION SUMMARY                                                     *
*                                                                                                                     *
*  Simulator used: questasim                                                                                          *
*  Compiled on: Thu Jul 13 11:22:41 2023                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 46         *
*---------------------------------------------------------------------------------------------------------------------*
*  common_cpp_v1_0                        | cpp      | common_cpp_v1_0                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xtlm                                   | systemc  | xtlm                                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xscl                                   | systemc  | xscl                                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emu_perf_common_v1_0                   | systemc  | emu_perf_common_v1_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tlm_ext_v1_0                       | systemc  | axi_tlm_ext_v1_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tg_sc_v1_0                         | systemc  | axi_tg_sc_v1_0                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_sc_v1_0_0                          | systemc  | noc_sc_v1_0_0                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  remote_port_c_v4                       | c        | remote_port_c_v4                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  remote_port_sc_v4                      | systemc  | remote_port_sc_v4                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pl_fileio_v1_0_0                       | systemc  | pl_fileio_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xtlm_simple_interconnect_v1_0          | systemc  | xtlm_simple_interconnect_v1_0          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  debug_tcp_server_v1                    | cpp      | debug_tcp_server_v1                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rwd_tlmmodel_v1                        | systemc  | rwd_tlmmodel_v1                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  common_rpc_v1                          | cpp      | common_rpc_v1                          | 3        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_xdma_cpp_v1                        | cpp      | sim_xdma_cpp_v1                        | 2        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_xdma_sc_v1                         | systemc  | sim_xdma_sc_v1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_qdma_cpp_v1_0                      | cpp      | sim_qdma_cpp_v1_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_qdma_sc_v1_0                       | systemc  | sim_qdma_sc_v1_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xtlm_trace_model_v1_0                  | systemc  | xtlm_trace_model_v1_0                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  aie_xtlm_v1_0_0                        | systemc  | aie_xtlm_v1_0_0                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_ddr_v1_0                           | systemc  | sim_ddr_v1_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xtlm_ipc_v1_0                          | systemc  | xtlm_ipc_v1_0                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xtlm_ap_ctrl_v1_0                      | systemc  | xtlm_ap_ctrl_v1_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  func_emu_util_v1_0                     | systemc  | func_emu_util_v1_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_sc_v1_1                    | systemc  | axis_switch_sc_v1_1                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_sc_v1_1          | systemc  | axis_dwidth_converter_sc_v1_1          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1                          | systemc  | axi_intc_v4_1                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_cpu_v1_0                           | systemc  | sim_cpu_v1_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_ipc_multi_intf_v1_0                | systemc  | sim_ipc_multi_intf_v1_0                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  aie_ps_v1_0                            | systemc  | aie_ps_v1_0                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  an_lt_v1_0_7                           | verilog  | an_lt_v1_0_7                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_14             | vhdl     | vid_phy_controller_v2_1_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_14             | verilog  | vid_phy_controller_v2_1_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_5                    | verilog  | i2s_receiver_v1_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc2_nps_v1_0_0                        | verilog  | noc2_nps_v1_0_0                        | 0        | 15         *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ilknf_v1_2_0                           | verilog  | ilknf_v1_2_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_11          | verilog  | axis_protocol_checker_v2_0_11          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | vhdl     | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | verilog  | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_13                   | verilog  | dist_mem_gen_v8_0_13                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  multi_channel_25g_rs_fec_v1_0_19       | verilog  | multi_channel_25g_rs_fec_v1_0_19       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_dp_v1_0_0                | verilog  | hdcp22_cipher_dp_v1_0_0                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_14         | verilog  | ieee802d3_clause74_fec_v1_0_14         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_13                            | verilog  | ecc_v2_0_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  nvmeha_v1_0_8                          | verilog  | nvmeha_v1_0_8                          | 0        | 45         *
*---------------------------------------------------------------------------------------------------------------------*
*  ptp_1588_timer_syncer_v1_0_2           | verilog  | ptp_1588_timer_syncer_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_v1_0_10                        | verilog  | rld3_pl_v1_0_10                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc2_nsu_v1_0_0                        | verilog  | noc2_nsu_v1_0_0                        | 0        | 66         *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_3                     | verilog  | sim_clk_gen_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_9                     | verilog  | v_smpte_sdi_v3_0_9                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_24                      | verilog  | sem_ultra_v3_1_24                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl                                  | verilog  | ai_pl                                  | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_3_5                       | verilog  | mipi_dphy_v4_3_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps_v1_0_0                         | verilog  | noc_nps_v1_0_0                         | 0        | 15         *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_mem_gen_v1_0_6                     | verilog  | emb_mem_gen_v1_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_10                    | vhdl     | tmr_manager_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_filter_v1_0_2                   | verilog  | v_warp_filter_v1_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_5                     | vhdl     | displayport_v8_1_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_5                     | verilog  | displayport_v8_1_5                     | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_2                            | verilog  | oddr_v1_0_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_qdma_mailbox_v1_0_0               | verilog  | pcie_qdma_mailbox_v1_0_0               | 0        | 32         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_1_6                     | verilog  | v_letterbox_v1_1_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_v1_0_8              | verilog  | advanced_io_wizard_v1_0_8              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_nlf_v1_0_2                        | vhdl     | xdfe_nlf_v1_0_2                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_2_9           | vhdl     | gig_ethernet_pcs_pma_v16_2_9           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_2_9           | verilog  | gig_ethernet_pcs_pma_v16_2_9           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_0_10                          | verilog  | v_tpg_v8_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_16                        | verilog  | jesd204_v7_2_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  roe_framer_v3_0_4                      | verilog  | roe_framer_v3_0_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_itct_v1_0_0                       | verilog  | axis_itct_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_5                     | verilog  | blk_mem_gen_v8_4_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  nvme_tc_v3_0_2                         | verilog  | nvme_tc_v3_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_21              | vhdl     | lmb_bram_if_cntlr_v4_0_21              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_7_6               | vhdl     | ethernet_1_10_25g_v2_7_6               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_7_6               | verilog  | ethernet_1_10_25g_v2_7_6               | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 523        *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_ncrb_v1_0_0                        | verilog  | noc_ncrb_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc2_xbr2x4_v1_0_0                     | verilog  | noc2_xbr2x4_v1_0_0                     | 0        | 16         *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl_trig                             | verilog  | ai_pl_trig                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_mu_v1_0_0                         | verilog  | axis_mu_v1_0_0                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_1_6                       | verilog  | v_hscaler_v1_1_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_v3_3_8                 | systemc  | zynq_ultra_ps_e_v3_3_8                 | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_12 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_12 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_12 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_12 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_init_v1_0_2                     | verilog  | v_warp_init_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mammoth_transcode_v1_0_0               | verilog  | mammoth_transcode_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v5_1_6                           | verilog  | v_mix_v5_1_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpm5n_v1_0_1                           | verilog  | cpm5n_v1_0_1                           | 0        | 144        *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v1_0_0                     | verilog  | ll_compress_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_axi4lite_tap_v1_0_1               | verilog  | pcie_axi4lite_tap_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps6_v1_0_0                        | verilog  | noc_nps6_v1_0_0                        | 0        | 19         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_1_6                           | verilog  | v_csc_v1_1_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lmb_bridge_v1_0_1                  | vhdl     | axi_lmb_bridge_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nsu_v1_0_0                         | verilog  | noc_nsu_v1_0_0                         | 0        | 66         *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dbg_stub_v1_0_0                   | verilog  | axis_dbg_stub_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_2                         | verilog  | xlslice_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v5_0_0                            | verilog  | qdma_v5_0_0                            | 0        | 2776       *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_1_7                   | vhdl     | axi_bram_ctrl_v4_1_7                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_remapper_tx_v1_0_0                 | verilog  | axi_remapper_tx_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_fifo_gen_v1_0_2                    | verilog  | emb_fifo_gen_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dcmac_v2_1_0                           | verilog  | dcmac_v2_1_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v2_1_1                     | verilog  | ll_compress_v2_1_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_phy_v1_0_0                     | verilog  | ddr4_pl_phy_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_mem_v1_0_0                        | verilog  | axis_mem_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc2_xbr4x2_v1_0_0                     | verilog  | noc2_xbr4x2_v1_0_0                     | 0        | 15         *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_resampler_v1_0_5                  | verilog  | xdfe_resampler_v1_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mpegtsmux_v1_1_5                       | verilog  | mpegtsmux_v1_1_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_4                       | vhdl     | tmr_voter_v1_0_4                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v5_0_2                  | verilog  | v_vid_in_axi4s_v5_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps4_v1_0_0                        | verilog  | noc_nps4_v1_0_0                        | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_22             | vhdl     | ahblite_axi_bridge_v3_0_22             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fast_adapter_v1_0_4                    | verilog  | fast_adapter_v1_0_4                    | 0        | 53         *
*---------------------------------------------------------------------------------------------------------------------*
*  bscan_axi_v1_0_0                       | verilog  | bscan_axi_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_v5_5_6              | systemc  | processing_system7_v5_5_6              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_23            | verilog  | ten_gig_eth_pcs_pma_v6_0_23            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_remapper_rx_v1_0_0                 | verilog  | axi_remapper_rx_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_10                      | vhdl     | fit_timer_v2_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_14             | vhdl     | vid_phy_controller_v2_2_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_14             | verilog  | vid_phy_controller_v2_2_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v2_0_0                      | verilog  | av_pat_gen_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uram_rd_back_v1_0_2                    | verilog  | uram_rd_back_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_10                     | vhdl     | xbip_utils_v3_0_10                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_1_0                  | verilog  | v_deinterlacer_v5_1_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_8                        | vhdl     | iomodule_v3_1_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_v3_2_2                     | systemc  | versal_cips_v3_2_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpm4_v1_0_9                            | verilog  | cpm4_v1_0_9                            | 0        | 62         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_24             | vhdl     | axi_ahblite_bridge_v3_0_24             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_1                 | verilog  | v_uhdsdi_vidgen_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_20                           | verilog  | xdma_v4_1_20                           | 0        | 533        *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_7                 | vhdl     | fifo_generator_v13_2_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_7                 | verilog  | fifo_generator_v13_2_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v2_0_1                     | verilog  | ll_compress_v2_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_pp_v1_0_0                     | verilog  | axis_ila_pp_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v3_3_1                      | verilog  | l_ethernet_v3_3_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_phy1_v1_0_7                     | vhdl     | v_hdmi_phy1_v1_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_phy1_v1_0_7                     | verilog  | v_hdmi_phy1_v1_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_4                         | verilog  | rst_vip_v1_0_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mrmac_v2_0_0                           | verilog  | mrmac_v2_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_8              | vhdl     | hdmi_gt_controller_v1_0_8              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_8              | verilog  | hdmi_gt_controller_v1_0_8              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v3_1_10                    | verilog  | cmac_usplus_v3_1_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_7                      | verilog  | xlconstant_v1_1_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_1               | vhdl     | v_smpte_uhdsdi_rx_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_1               | verilog  | v_smpte_uhdsdi_rx_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_unit_v1_0_2       | verilog  | audio_clock_recovery_unit_v1_0_2       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_ct_v1_0_0                     | verilog  | axis_ila_ct_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_1_6                       | verilog  | v_vscaler_v1_1_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_11                         | verilog  | ta_dma_v1_0_11                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_1_6                   | verilog  | v_hcresampler_v1_1_6                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_13                            | verilog  | hbm_v1_0_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm_cdc_gen_v1_0_2                     | verilog  | xpm_cdc_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_1_6                   | verilog  | v_axi4s_remap_v1_1_6                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_6_8                            | verilog  | cmac_v2_6_8                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_1_0                       | vhdl     | uhdsdi_gt_v2_1_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_1_0                       | verilog  | uhdsdi_gt_v2_1_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_17                | verilog  | in_system_ibert_v1_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_v3_3_0                     | systemc  | versal_cips_v3_3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0                               | verilog  | stm_v1_0                               | 0        | 40         *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_12                     | verilog  | interlaken_v2_4_12                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_4                        | verilog  | xlconcat_v2_1_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_txns_cntr_v1_0_0              | verilog  | axis_ila_txns_cntr_v1_0_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0_0                             | verilog  | stm_v1_0_0                             | 0        | 162        *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v4_2_9                        | verilog  | jesd204c_v4_2_9                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_7                | verilog  | mipi_dsi_tx_ctrl_v1_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_1_6                     | verilog  | v_gamma_lut_v1_1_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v11_0_10                    | vhdl     | microblaze_v11_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_trig_v1_0_8                        | verilog  | sim_trig_v1_0_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_11                          | vhdl     | mutex_v2_1_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_13                     | vhdl     | compact_gt_v1_0_13                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_14            | verilog  | gtwizard_ultrascale_v1_6_14            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mem_pl_v1_0_0                          | verilog  | mem_pl_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_23                      | verilog  | axi_pcie3_v3_0_23                      | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc2_nmu_v1_0_0                        | verilog  | noc2_nmu_v1_0_0                        | 0        | 55         *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 26         *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_1_6                           | verilog  | v_tpg_v8_1_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_cap_ctrl_v1_0_0                   | verilog  | axis_cap_ctrl_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdriv_pl_v1_0_8                        | verilog  | qdriv_pl_v1_0_8                        | 0        | 16         *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_16                  | verilog  | axi_chip2chip_v5_0_16                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | vhdl     | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | verilog  | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_v1_0_9                         | verilog  | ddr4_pl_v1_0_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_1_5                   | vhdl     | gmii_to_rgmii_v4_1_5                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_9                  | verilog  | v_vid_in_axi4s_v4_0_9                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_2                     | verilog  | sim_rst_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_acr_ctrl_v1_0_0                   | verilog  | hdmi_acr_ctrl_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_hbm_v1_0_0                         | verilog  | noc_hbm_v1_0_0                         | 0        | 125        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pmon_v1_0_0                        | verilog  | axi_pmon_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_adv_trig_v1_0_0               | verilog  | axis_ila_adv_trig_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_2_6                     | verilog  | v_frmbuf_wr_v2_2_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_2               | vhdl     | v_smpte_uhdsdi_tx_v1_0_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_2               | verilog  | v_smpte_uhdsdi_tx_v1_0_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_phy_v1_0_0                     | verilog  | rld3_pl_phy_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_npp_rptr_v1_0_0                    | verilog  | noc_npp_rptr_v1_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_fec_8b10b_v1_0_1                  | vhdl     | dprx_fec_8b10b_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_fec_8b10b_v1_0_1                  | verilog  | dprx_fec_8b10b_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nmu_phydir_v1_0_0                  | verilog  | noc_nmu_phydir_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  trace_s2mm_v2_0_0                      | verilog  | trace_s2mm_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ptp_1588_timer_syncer_v2_0_4           | verilog  | ptp_1588_timer_syncer_v2_0_4           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_13                            | verilog  | sem_v4_1_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_ff_v1_0_1                         | verilog  | util_ff_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_1                      | verilog  | av_pat_gen_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_0_1                          | vhdl     | pc_cfr_v7_0_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_5                 | verilog  | i2s_transmitter_v1_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_gen_sim_v1_0_3                     | verilog  | clk_gen_sim_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v2_0_6                  | verilog  | v_uhdsdi_audio_v2_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dbg_sync_v1_0_0                   | verilog  | axis_dbg_sync_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpm5_v1_0_9                            | verilog  | cpm5_v1_0_9                            | 0        | 156        *
*---------------------------------------------------------------------------------------------------------------------*
*  picxo                                  | vhdl     | picxo                                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v4_1_1                    | verilog  | xxv_ethernet_v4_1_1                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_9                       | vhdl     | uhdsdi_gt_v2_0_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_9                       | verilog  | uhdsdi_gt_v2_0_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_12                        | vhdl     | lmb_v10_v3_0_12                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_2_6                     | verilog  | v_frmbuf_rd_v2_2_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_mc_ddr5_phy_v1_0_0                 | verilog  | noc_mc_ddr5_phy_v1_0_0                 | 0        | 39         *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_3                   | verilog  | hdcp22_cipher_v1_0_3                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_2                | verilog  | util_idelay_ctrl_v1_0_2                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v1_1_0                     | verilog  | ll_compress_v1_1_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rama_v1_1_13_lib                       | vhdl     | rama_v1_1_13_lib                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_1_6                   | verilog  | v_vcresampler_v1_1_6                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_1_0                          | vhdl     | pc_cfr_v7_1_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_20                  | verilog  | v_axi4s_remap_v1_0_20                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_4                 | verilog  | video_frame_crc_v1_0_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_21                            | verilog  | vfb_v1_0_21                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 174        *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_4_2                          | vhdl     | pc_cfr_v6_4_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_9                  | verilog  | v_smpte_uhdsdi_v1_0_9                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_1_6                      | verilog  | v_demosaic_v1_1_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_6_4         | verilog  | high_speed_selectio_wiz_v3_6_4         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_14            | verilog  | gtwizard_ultrascale_v1_7_14            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nidb_v1_0_0                        | verilog  | noc_nidb_v1_0_0                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  adc_dac_if_phy_v1_0_0                  | verilog  | adc_dac_if_phy_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_phy_v1_0_0          | verilog  | advanced_io_wizard_phy_v1_0_0          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_scenechange_v1_1_4                   | verilog  | v_scenechange_v1_1_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_msp432_bsl_crc_gen_v1_0_0  | verilog  | shell_utils_msp432_bsl_crc_gen_v1_0_0  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_2_0                          | vhdl     | pc_cfr_v7_2_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_4                      | vhdl     | tmr_inject_v1_0_4                      | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vitis_deadlock_detector_v1_0_1         | verilog  | vitis_deadlock_detector_v1_0_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_noc                                 | verilog  | ai_noc                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dp_videoaxi4s_bridge_v1_0_1            | verilog  | dp_videoaxi4s_bridge_v1_0_1            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oran_radio_if_v2_3_0                   | verilog  | oran_radio_if_v2_3_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_10               | verilog  | ten_gig_eth_mac_v15_1_10               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_2_8                         | verilog  | usxgmii_v1_2_8                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_v3_4_1                 | systemc  | zynq_ultra_ps_e_v3_4_1                 | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_2               | verilog  | util_vector_logic_v2_0_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hsdp_trace_v1_0_0                      | verilog  | hsdp_trace_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm2e_pl_v1_0_0                        | verilog  | hbm2e_pl_v1_0_0                        | 0        | 52         *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v5_0_8                    | vhdl     | system_cache_v5_0_8                    | 0        | 12         *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_2                         | verilog  | clk_vip_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_29                   | verilog  | axi_perf_mon_v5_0_29                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_7                       | verilog  | ibert_lib_v1_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  anlt_subcore_ip_v1_0_0                 | verilog  | anlt_subcore_ip_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cam_v2_4_0                             | verilog  | cam_v2_4_0                             | 0        | 690        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_17                 | verilog  | axi_amm_bridge_v1_0_17                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  aurora_8b10b_versal_v1_0_1             | verilog  | aurora_8b10b_versal_v1_0_1             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_c2c_v1_0_4                         | verilog  | axi_c2c_v1_0_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vby1hs_v1_0_2                          | verilog  | vby1hs_v1_0_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_24           | verilog  | ieee802d3_25g_rs_fec_v1_0_24           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_5                  | vhdl     | tmr_comparator_v1_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_15                        | vhdl     | mailbox_v2_1_15                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_13                        | verilog  | axi_vip_v1_1_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_13            | verilog  | zynq_ultra_ps_e_vip_v1_0_13            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_6              | vhdl     | xbip_dsp48_multacc_v3_0_6              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v2_0_6           | verilog  | ieee802d3_200g_rs_fec_v2_0_6           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_6                       | vhdl     | axi_utils_v2_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_6                       | vhdl     | c_reg_fd_v12_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_6                      | vhdl     | c_mux_bit_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_14                   | vhdl     | c_shift_ram_v12_0_14                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_6                       | vhdl     | xbip_pipe_v3_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_6               | vhdl     | xbip_dsp48_addsub_v3_0_6               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_6                     | vhdl     | c_gate_bit_v12_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_6                    | vhdl     | xbip_counter_v3_0_6                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_6                     | vhdl     | xbip_addsub_v3_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_14                      | vhdl     | c_addsub_v12_0_14                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_15              | vhdl     | c_counter_binary_v12_0_15              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_6                      | vhdl     | c_compare_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_6                      | vhdl     | c_mux_bus_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_9                      | vhdl     | rs_toolbox_v9_0_9                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_18                     | vhdl     | rs_decoder_v9_0_18                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_13                        | vhdl     | viterbi_v9_1_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_18                   | vhdl     | fir_compiler_v7_2_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_26                  | verilog  | axi_data_fifo_v2_1_26                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_27             | verilog  | axi_register_slice_v2_1_27             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_28                   | verilog  | axi_crossbar_v2_1_28                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epu_v1_0_0                         | verilog  | axi_epu_v1_0_0                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_addr_remap_v1_0_6          | verilog  | shell_utils_addr_remap_v1_0_6          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_6                  | vhdl     | xbip_dsp48_acc_v3_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_6                      | vhdl     | xbip_accum_v3_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_6                    | vhdl     | xbip_bram18k_v3_0_6                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_18                      | vhdl     | mult_gen_v12_0_18                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_20                 | vhdl     | floating_point_v7_0_20                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_21                           | vhdl     | cmpy_v6_0_21                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_8                            | vhdl     | xfft_v9_1_8                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_16                       | vhdl     | lib_fifo_v1_0_16                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_14                        | vhdl     | lib_bmg_v1_0_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_1_5                          | verilog  | etrnic_v1_1_5                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_0                     | vhdl     | displayport_v7_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_0                     | verilog  | displayport_v7_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_28           | verilog  | axis_clock_converter_v1_1_28           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_1                   | verilog  | fec_5g_common_v1_1_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_2_3                             | vhdl     | dft_v4_2_3                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_8                         | vhdl     | axi_msg_v1_0_8                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_10                         | verilog  | sd_fec_v1_1_10                         | 0        | 295        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_2_5                            | vhdl     | v_tc_v6_2_5                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dp_axi4s_vid_out_v1_0_5              | verilog  | v_dp_axi4s_vid_out_v1_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hbicap_v1_0_4                      | vhdl     | axi_hbicap_v1_0_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_26            | verilog  | axi_clock_converter_v2_1_26            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_27         | verilog  | axi_protocol_converter_v2_1_27         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_27           | verilog  | axi_dwidth_converter_v2_1_27           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_6              | vhdl     | xbip_dsp48_multadd_v3_0_6              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_6                 | vhdl     | xbip_dsp48_mult_v3_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_19                        | vhdl     | div_gen_v5_1_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v5_2_4                           | verilog  | v_mix_v5_2_4                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_31                     | vhdl     | axi_hwicap_v3_0_31                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_multi_scaler_v1_2_3                  | verilog  | v_multi_scaler_v1_2_3                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdriv_pl_phy_v1_0_0                    | verilog  | qdriv_pl_phy_v1_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_13                 | verilog  | axi4stream_vip_v1_1_13                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  perf_axi_tg_v1_0_9                     | verilog  | perf_axi_tg_v1_0_9                     | 0        | 23         *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_23                        | vhdl     | tmr_sem_v1_0_23                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_13                           | vhdl     | v_tc_v6_1_13                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_16            | vhdl     | tcc_encoder_3gpplte_v4_0_16            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_16       | vhdl     | axis_accelerator_adapter_v2_1_16       | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_24             | vhdl     | tcc_decoder_3gppmm_v2_0_24             | 0        | 5          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_17                            | vhdl     | sid_v8_0_17                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_11_13                          | vhdl     | cpri_v8_11_13                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_11_13                          | verilog  | cpri_v8_11_13                          | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_2_2                           | verilog  | v_tpg_v8_2_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_17                     | vhdl     | rs_encoder_v9_0_17                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_27            | verilog  | axis_register_slice_v1_1_27            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_27                    | verilog  | axis_switch_v1_1_27                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v2_0_9                  | verilog  | axis_data_fifo_v2_0_9                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ats_switch_v1_0_6                      | verilog  | ats_switch_v1_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_11                           | verilog  | ldpc_v2_0_11                           | 0        | 176        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_15                         | vhdl     | axi_sg_v4_1_15                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_29                  | vhdl     | axi_datamover_v5_1_29                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_28                        | vhdl     | axi_dma_v7_1_28                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_28                 | verilog  | axis_data_fifo_v1_1_28                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx1_v1_0_4                      | verilog  | v_hdmi_rx1_v1_0_4                      | 0        | 736        *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v3_0_6                           | verilog  | canfd_v3_0_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_gt_bridge_v1_0_6                 | verilog  | v_vid_gt_bridge_v1_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx1_v1_0_4                      | verilog  | v_hdmi_tx1_v1_0_4                      | 0        | 506        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_25                        | verilog  | axi_mmu_v2_1_25                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_memory_init_v1_0_8                 | verilog  | axi_memory_init_v1_0_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_11              | verilog  | axi_sideband_util_v1_0_11              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_15         | verilog  | processing_system7_vip_v1_0_15         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_29                 | vhdl     | axi_vfifo_ctrl_v2_0_29                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_29                       | vhdl     | axi_gpio_v2_0_29                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_13                 | vhdl     | proc_sys_reset_v5_0_13                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hw_trace                               | verilog  | hw_trace                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_17                   | vhdl     | xbip_multadd_v3_0_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_8                 | vhdl     | g709_rs_encoder_v2_2_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_10                          | verilog  | polar_v1_0_10                          | 0        | 71         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_1_8                       | vhdl     | axi_mcdma_v1_1_8                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_init_v1_1_1                     | verilog  | v_warp_init_v1_1_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v3_1_2                           | verilog  | ernic_v3_1_2                           | 0        | 43         *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_1_0                           | verilog  | polar_v1_1_0                           | 0        | 71         *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v2_0_12           | verilog  | ieee802d3_50g_rs_fec_v2_0_12           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_17                 | vhdl     | axi_apb_bridge_v3_0_17                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_26                   | vhdl     | axi_quad_spi_v3_2_26                   | 0        | 11         *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_7                       | vhdl     | tsn_temac_v1_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_7                       | verilog  | tsn_temac_v1_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_1                       | verilog  | bs_switch_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_24            | vhdl     | axi_ethernet_buffer_v2_0_24            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_18               | vhdl     | tcc_encoder_3gpp_v5_0_18               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_30                            | vhdl     | can_v5_0_30                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_19               | vhdl     | axi_timebase_wdt_v3_0_19               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_common_v1_0_0                     | verilog  | xdfe_common_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_nr_prach_v1_1_0                   | verilog  | xdfe_nr_prach_v1_1_0                   | 0        | 22         *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_13                 | verilog  | amm_axi_bridge_v1_0_13                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_vio_v1_0_7                        | verilog  | axis_vio_v1_0_7                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mem_tg_v1_0_9                          | verilog  | mem_tg_v1_0_9                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_15                | verilog  | v_axi4s_vid_out_v4_0_15                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_15              | verilog  | axi4svideo_bridge_v1_0_15              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_23          | vhdl     | tri_mode_ethernet_mac_v9_0_23          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_23          | verilog  | tri_mode_ethernet_mac_v9_0_23          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_1_6                    | verilog  | axi_firewall_v1_1_6                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_31                   | vhdl     | axi_uartlite_v2_0_31                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_10                | vhdl     | g709_rs_decoder_v2_2_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_4_6                        | vhdl     | g709_fec_v2_4_6                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_30                        | vhdl     | axi_epc_v2_0_30                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_6                    | vhdl     | fir_compiler_v5_2_6                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_26                          | vhdl     | spdif_v2_0_26                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_1_3                         | vhdl     | axi_iic_v2_1_3                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_25                        | vhdl     | axi_tft_v2_0_25                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_25                        | verilog  | axi_tft_v2_0_25                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_controller_v1_0_3                  | vhdl     | dfx_controller_v1_0_3                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_27                       | vhdl     | axi_cdma_v4_1_27                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_20               | verilog  | axi_interconnect_v1_7_20               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_ps_vip_v1_0_5              | verilog  | versal_cips_ps_vip_v1_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_23                            | vhdl     | mdm_v3_2_23                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_fft_v1_0_4                        | verilog  | xdfe_fft_v1_0_4                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_20              | verilog  | axis_interconnect_v1_1_20              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_cc_filter_v1_1_0                  | verilog  | xdfe_cc_filter_v1_1_0                  | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_1_6                         | vhdl     | lte_fft_v2_1_6                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_15                 | vhdl     | floating_point_v7_1_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_15                 | verilog  | floating_point_v7_1_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_bitstream_monitor_v1_0_2           | vhdl     | dfx_bitstream_monitor_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_8                        | vhdl     | axi_pcie_v2_9_8                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_8                        | verilog  | axi_pcie_v2_9_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_v1_0_0                            | vhdl     | dprx_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_v1_0_0                            | verilog  | dprx_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_16                            | vhdl     | dft_v4_0_16                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_axi_shutdown_manager_v1_0_0        | vhdl     | dfx_axi_shutdown_manager_v1_0_0        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_26               | vhdl     | axi_ethernetlite_v3_0_26               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_16                    | vhdl     | convolution_v9_0_16                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dsp_macro_v1_0_2                       | vhdl     | dsp_macro_v1_0_2                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  icap_arb_v1_0_1                        | verilog  | icap_arb_v1_0_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_filter_v1_1_1                   | verilog  | v_warp_filter_v1_1_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_23              | verilog  | flexo_100g_rs_fec_v1_0_23              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_18                         | vhdl     | cordic_v6_0_18                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_13                           | vhdl     | xfft_v7_2_13                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_2_9                   | vhdl     | axi_fifo_mm_s_v4_2_9                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v2_0_9           | verilog  | ieee802d3_400g_rs_fec_v2_0_9           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_28                | vhdl     | axi_usb2_device_v5_0_28                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_28                | verilog  | axi_usb2_device_v5_0_28                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_2_2                    | verilog  | axi_firewall_v1_2_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_26          | verilog  | axis_dwidth_converter_v1_1_26          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_26                | verilog  | axi_mm2s_mapper_v1_1_26                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_15                      | vhdl     | srio_gen2_v4_1_15                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_15                      | verilog  | srio_gen2_v4_1_15                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_20           | verilog  | ieee802d3_50g_rs_fec_v1_0_20           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  soft_ecc_proxy_v1_0_1                  | verilog  | soft_ecc_proxy_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_10                   | vhdl     | pr_decoupler_v1_0_10                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_5_9                       | vhdl     | quadsgmii_v3_5_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_4_0                     | verilog  | v_frmbuf_wr_v2_4_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_14                       | vhdl     | c_accum_v12_0_14                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_11                | vhdl     | switch_core_top_v1_0_11                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_11                | verilog  | switch_core_top_v1_0_11                | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_15                       | vhdl     | axi_vdma_v6_3_15                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_15                       | verilog  | axi_vdma_v6_3_15                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_intf_v1_0_0                   | verilog  | axis_ila_intf_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_19                   | vhdl     | g975_efec_i4_v1_0_19                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_25                  | verilog  | axis_combiner_v1_1_25                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_gt_bridge_v2_0_0                 | verilog  | v_vid_gt_bridge_v2_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_decoupler_v1_0_5                   | vhdl     | dfx_decoupler_v1_0_5                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_26               | verilog  | axis_broadcaster_v1_1_26               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_13                | vhdl     | axi_traffic_gen_v3_0_13                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_13                | verilog  | axi_traffic_gen_v3_0_13                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_cc_mixer_v2_0_0                   | verilog  | xdfe_cc_mixer_v2_0_0                   | 0        | 218        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dbg_hub                            | verilog  | axi_dbg_hub                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_3_2                     | verilog  | v_frmbuf_rd_v2_3_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_3_2                     | verilog  | v_frmbuf_wr_v2_3_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_22                    | verilog  | fc32_rs_fec_v1_0_22                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_22                   | vhdl     | dds_compiler_v6_0_22                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_formatter_v1_0_9                 | verilog  | audio_formatter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | vhdl     | v_dual_splitter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | verilog  | v_dual_splitter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_27                        | vhdl     | axi_emc_v3_0_27                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_5                     | vhdl     | displayport_v9_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_5                     | verilog  | displayport_v9_0_5                     | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_13           | verilog  | axi_protocol_checker_v2_0_13           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dptx_v1_0_0                            | vhdl     | dptx_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dptx_v1_0_0                            | verilog  | dptx_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_16               | verilog  | ieee802d3_rs_fec_v2_0_16               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_29                  | vhdl     | axi_uart16550_v2_0_29                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_27          | verilog  | axis_subset_converter_v1_1_27          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_19                   | vhdl     | g975_efec_i7_v2_0_19                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_29                      | vhdl     | axi_timer_v2_0_29                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v4_0_0                           | verilog  | ernic_v4_0_0                           | 0        | 54         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_17                       | vhdl     | axi_intc_v4_1_17                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_4_0                     | verilog  | v_frmbuf_rd_v2_4_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_equalizer_v1_0_5                  | verilog  | xdfe_equalizer_v1_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_16                   | vhdl     | cic_compiler_v4_0_16                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_22                        | vhdl     | lte_fft_v2_0_22                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dbg_intf                               | verilog  | dbg_intf                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for questasim with error in 30 libraries (cxl_error.log)
INFO: [Vivado 12-7167] Writing compiled library information...
WARNING: [Vivado 12-7166] Library 'common_cpp_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xtlm' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xscl' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'emu_perf_common_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'axi_tg_sc_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'noc_sc_v1_0_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'remote_port_c_v4' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'remote_port_sc_v4' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xtlm_simple_interconnect_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'debug_tcp_server_v1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'rwd_tlmmodel_v1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'common_rpc_v1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_xdma_cpp_v1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_qdma_cpp_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_qdma_sc_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xtlm_trace_model_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'aie_xtlm_v1_0_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_ddr_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xtlm_ipc_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'xtlm_ap_ctrl_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'func_emu_util_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'axis_switch_sc_v1_1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'axis_dwidth_converter_sc_v1_1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'axi_intc_v4_1' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_cpu_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'sim_ipc_multi_intf_v1_0' compiled with errors. Please see compile_simlib.log for more details.
WARNING: [Vivado 12-7166] Library 'aie_ps_v1_0' compiled with errors. Please see compile_simlib.log for more details.
INFO: [Vivado 12-7165] Finished writing compiled library information.
