arch_cfgs:
  - arch_name: aarch64
    target_feature: [neon]
    llvm_prefix: llvm.aarch64.neon

# Repeatedly used anchors 
# #[stable(feature = "neon_intrinsics", since = "1.59.0")]
neon-stable: &neon-stable
  FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]

# #[unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800")]
neon-unstable: &neon-unstable
  FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]

# #[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
neon-v7: &neon-v7
  FnCall: [cfg_attr, ['target_arch = "arm"', { FnCall: [target_feature, [ 'enable = "v7"']]} ]]

# #[target_feature(enable = "neon,v7")]
enable-v7: &enable-v7
  FnCall: [target_feature, ['enable = "neon,v7"']]

# #[cfg_attr(target_arch = "arm", target_feature(enable = "v8"))]
neon-v8: &neon-v8
  FnCall: [cfg_attr, ['target_arch = "arm"', { FnCall: [target_feature, [ 'enable = "v8"']]} ]]

target-is-arm: &target-is-arm
  FnCall: [cfg, ['target_arch = "arm"']]

# #[cfg(not(target_arch = "arm"))]
target-not-arm: &target-not-arm
  FnCall: [cfg, [{ FnCall: [not, ['target_arch = "arm"']]}]]

neon-target-aarch64-arm64ec: &neon-target-aarch64-arm64ec
  FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]

# #[cfg_attr(not(target_arch = "arm"), stable(feature = "neon_intrinsics", since = "1.59.0"))]
neon-stable-not-arm: &neon-stable-not-arm
  FnCall: [cfg_attr, [{ FnCall: [not, ['target_arch = "arm"']]}, *neon-stable]]

#[cfg_attr(target_arch = "arm", unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800"))]
neon-unstable-is-arm: &neon-unstable-is-arm
  FnCall: [ cfg_attr, ['target_arch = "arm"', *neon-unstable]] 

# #[cfg_attr(all(test, not(target_env = "msvc"))]
msvc-disabled: &msvc-disabled
  FnCall: [all, [test, {FnCall: [not, ['target_env = "msvc"']]}]]

# all(test, target_arch = "arm")
test-is-arm: &test-is-arm
  FnCall: [all, [test, 'target_arch = "arm"']]

# #[target_feature(enable = "neon,aes")]
neon-aes: &neon-aes
  FnCall: [target_feature, ['enable = "neon,aes"']]

# #[target_feature(enable = "neon,i8mm")]
neon-i8mm: &neon-i8mm
  FnCall: [target_feature, ['enable = "neon,i8mm"']]

#[cfg_attr(not(target_arch = "arm"), unstable(feature = "stdarch_neon_i8mm", issue = "117223"))]
neon-unstable-i8mm: &neon-unstable-i8mm
  FnCall: [cfg_attr, [{ FnCall: [not, ['target_arch = "arm"']] }, { FnCall: [unstable, ['feature = "stdarch_neon_i8mm"', 'issue = "117223"']] } ]]

# #[unstable(feature = "stdarch_neon_fcma", issue = "117222")]
neon-unstable-fcma: &neon-unstable-fcma
  FnCall: [unstable, ['feature = "stdarch_neon_fcma"', 'issue = "117222"']]

intrinsics:
  - name: "vand{neon_type.no}"
    doc: Vector bitwise and
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vand]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [and]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
      - int64x1_t
      - int64x2_t
      - uint64x1_t
      - uint64x2_t
    compose:
      - FnCall:
          - simd_and
          - - a
            - b

  - name: "vorr{neon_type.no}"
    doc: "Vector bitwise or (immediate, inclusive)"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vorr]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [orr]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
      - int64x1_t
      - int64x2_t
      - uint64x1_t
      - uint64x2_t
    compose:
      - FnCall:
          - simd_or
          - - a
            - b

  - name: "veor{neon_type.no}"
    doc: Vector bitwise exclusive or (vector)
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [veor]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [eor]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
      - int64x1_t
      - int64x2_t
      - uint64x1_t
      - uint64x2_t
    compose:
      - FnCall:
          - simd_xor
          - - a
            - b

  - name: "vabd{neon_type.no}"
    doc: Absolute difference between the arguments
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vabd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sabd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "sabd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.sabd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vabds.{neon_type}"
              arch: arm

  - name: "vabd{neon_type.no}"
    doc: Absolute difference between the arguments
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vabd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [uabd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "uabd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.uabd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vabdu.{neon_type}"
              arch: arm

  - name: "vabd{neon_type.no}"
    doc: Absolute difference between the arguments of Floating
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vabd.f32"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fabd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "fabd.{neon_type}"
          links:
            - link: "llvm.arm.neon.vabds.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.fabd.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vabdl{neon_type[0].noq}"
    doc: Signed Absolute difference Long
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - target_feature
                - - 'enable = "v7"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - '"vabdl.{neon_type[0]}"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - sabdl
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int16x8_t, uint8x8_t]
      - [int16x4_t, int32x4_t, uint16x4_t]
      - [int32x2_t, int64x2_t, uint32x2_t]
    compose:
      - Let:
          - c
          - "{neon_type[2]}"
          - FnCall:
              - simd_cast
              - - FnCall:
                    - "vabd_{neon_type[0]}"
                    - - a
                      - b
      - FnCall:
          - simd_cast
          - - c

  - name: "vceq{neon_type[0].no}"
    doc: "Compare bitwise Equal (vector)"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vceq{type[2]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmeq]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, uint8x8_t, ".i8"]
      - [uint8x16_t, uint8x16_t, ".i8"]
      - [int8x8_t, uint8x8_t, ".i8"]
      - [int8x16_t, uint8x16_t, ".i8"]
      - [poly8x8_t, uint8x8_t, ".i8"]
      - [poly8x16_t, uint8x16_t, ".i8"]
      - [uint16x4_t, uint16x4_t, ".i16"]
      - [uint16x8_t, uint16x8_t, ".i16"]
      - [int16x4_t, uint16x4_t, ".i16"]
      - [int16x8_t, uint16x8_t, ".i16"]
      - [uint32x2_t, uint32x2_t, ".i32"]
      - [uint32x4_t, uint32x4_t, ".i32"]
      - [int32x2_t, uint32x2_t, ".i32"]
      - [int32x4_t, uint32x4_t, ".i32"]
    compose:
      - FnCall: [simd_eq, [a, b]]

  - name: "vceq{neon_type[0].no}"
    doc: "Floating-point compare equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vceq.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcmeq]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_eq, [a, b]]

  - name: "vtst{neon_type[0].no}"
    doc: "Signed compare bitwise Test bits nonzero"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vtst]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmtst]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t, i8x8, 'i8x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
      - [int8x16_t, uint8x16_t, i8x16, 'i8x16::new(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)']
      - [int16x4_t, uint16x4_t, i16x4, 'i16x4::new(0, 0, 0, 0)']
      - [int16x8_t, uint16x8_t, i16x8, 'i16x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
      - [int32x2_t, uint32x2_t, i32x2, 'i32x2::new(0, 0)']
      - [int32x4_t, uint32x4_t, i32x4, 'i32x4::new(0, 0, 0, 0)']
      - [poly8x8_t, uint8x8_t, i8x8, 'i8x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
      - [poly8x16_t, uint8x16_t, i8x16, 'i8x16::new(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)']
      - [poly16x4_t, uint16x4_t, i16x4, 'i16x4::new(0, 0, 0, 0)']
      - [poly16x8_t, uint16x8_t, i16x8, 'i16x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
    compose:
      - Let: [c, "{neon_type[0]}", {FnCall: [simd_and, [a, b]]}]
      - Let: [d, "{type[2]}", "{type[3]}"]
      - FnCall: [simd_ne, [c, {FnCall: [transmute, [d]]}]]

  - name: "vabs{neon_type.no}"
    doc: "Floating-point absolute value"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vabs]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fabs]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - FnCall: [simd_fabs, [a]]

  - name: "vcgt{neon_type[0].no}"
    doc: "Compare signed greater than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.{type[2]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t, "s8"]
      - [int8x16_t, uint8x16_t, "s8"]
      - [int16x4_t, uint16x4_t, s16]
      - [int16x8_t, uint16x8_t, s16]
      - [int32x2_t, uint32x2_t, "s32"]
      - [int32x4_t, uint32x4_t, "s32"]
    compose:
      - FnCall: [simd_gt, [a, b]]

  - name: "vcgt{neon_type.no}"
    doc: "Compare unsigned greater than"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmhi]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - FnCall: [simd_gt, [a, b]]

  - name: "vcgt{neon_type[0].no}"
    doc: "Floating-point compare greater than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcmgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_gt, [a, b]]

  - name: "vclt{neon_type[0].no}"
    doc: "Compare signed less than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.{neon_type[0]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t]
      - [int8x16_t, uint8x16_t]
      - [int16x4_t, uint16x4_t]
      - [int16x8_t, uint16x8_t]
      - [int32x2_t, uint32x2_t]
      - [int32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_lt, [a, b]]

  - name: "vcle{neon_type[0].no}"
    doc: "Compare signed less than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.{neon_type[0]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t]
      - [int8x16_t, uint8x16_t]
      - [int16x4_t, uint16x4_t]
      - [int16x8_t, uint16x8_t]
      - [int32x2_t, uint32x2_t]
      - [int32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_le, [a, b]]

  - name: "vcle{neon_type[0].no}"
    doc: "Floating-point compare less than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcmge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_le, [a, b]]

  - name: "vcge{neon_type[0].no}"
    doc: "Compare signed greater than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.{neon_type[0]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t]
      - [int8x16_t, uint8x16_t]
      - [int16x4_t, uint16x4_t]
      - [int16x8_t, uint16x8_t]
      - [int32x2_t, uint32x2_t]
      - [int32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_ge, [a, b]]

  - name: "vcls{neon_type.no}"
    doc: "Count leading sign bits"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcls.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "vcls{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vcls.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.cls.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vcls{neon_type[0].no}"
    doc: "Count leading sign bits"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vcls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
      - [uint16x4_t, int16x4_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x2_t, int32x2_t]
      - [uint32x4_t, int32x4_t]
    compose:
      - FnCall:
          - "vcls{neon_type[1].no}"
          - - FnCall: [transmute, [a]]

  - name: "vclz{neon_type.no}"
    doc: "Count leading zero bits"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vclz.i8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [clz]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
    compose:
      - FnCall: ["vclz{neon_type.no}_", [a]]

  - name: "vclz{neon_type[0].no}"
    doc: "Count leading zero bits"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vclz.i8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [clz]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vclz{neon_type[1].no}_"
                - - FnCall: [transmute, [a]]

  - name: "vclz{neon_type[0].no}"
    doc: "Count leading zero bits"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vclz{type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [clz]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, '.i16']
      - [int16x8_t, '.i16']
      - [int32x2_t, '.i32']
      - [int32x4_t, '.i32']
    compose:
      - FnCall: ["vclz{neon_type[0].no}_", [a]]

  - name: "vclz{neon_type[0].no}"
    doc: "Count leading zero bits"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vclz{type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [clz]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, '.i32', int32x2_t]
      - [uint32x4_t, '.i32', int32x4_t]
      - [uint16x4_t, '.i16', int16x4_t]
      - [uint16x8_t, '.i16', int16x8_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vclz{neon_type[2].no}_"
                - - FnCall: [transmute, [a]]

  - name: "vcagt{neon_type[0].no}"
    doc: "Floating-point absolute compare greater than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vacgt.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [facgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - LLVMLink:
          name: "vcagt{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vacgt.{neon_type[1]}.{neon_type[0]}"
              arch: arm
            - link: "llvm.aarch64.neon.facgt.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vcage{neon_type[0].no}"
    doc: "Floating-point absolute compare greater than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vacge.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [facge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - LLVMLink:
          name: "vcage{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vacge.{neon_type[1]}.{neon_type[0]}"
              arch: arm
            - link: "llvm.aarch64.neon.facge.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vcalt{neon_type[0].no}"
    doc: "Floating-point absolute compare less than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vacgt.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [facgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: ["vcagt{neon_type[0].no}", [b, a]]

  - name: "vcale{neon_type[0].no}"
    doc: "Floating-point absolute compare less than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vacge.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [facge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: ["vcage{neon_type[0].no}", [b, a]]

  - name: "vcvt{neon_type[1].no}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vcvt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [scvtf]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, float32x2_t]
      - [int32x4_t, float32x4_t]
    compose:
      - FnCall: [simd_cast, [a]]

  - name: "vcvt{neon_type[1].no}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vcvt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ucvtf]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, float32x2_t]
      - [uint32x4_t, float32x4_t]
    compose:
      - FnCall: [simd_cast, [a]]

  - name: "vcvt{neon_type[1].N}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vcvt, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, float32x2_t]
      - [uint32x4_t, float32x4_t]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{neon_type[1].N}_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.arm.neon.vcvtfxu2fp.{neon_type[1]}.{neon_type[0]}"
              arch: arm
      - FnCall: ["_vcvt{neon_type[1].N}_{neon_type[0]}", ["a.as_signed()", N]]

  - name: "vcvt{neon_type[1].N}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vcvt, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, float32x2_t]
      - [int32x4_t, float32x4_t]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{neon_type[1].N}_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.arm.neon.vcvtfxs2fp.{neon_type[1]}.{neon_type[0]}"
              arch: arm
      - FnCall: ["_vcvt{neon_type[1].N}_{neon_type[0]}", [a, N]]

  - name: "vcvt{neon_type[1].N}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [scvtf, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, float32x2_t]
      - [int32x4_t, float32x4_t]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{neon_type[1].N}_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.vcvtfxs2fp.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vcvt{neon_type[1].N}_{neon_type[0]}", [a, N]]

  - name: "vcvt{neon_type[1].N}_{neon_type[0]}"
    doc: "Fixed-point convert to floating-point"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [ucvtf, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, float32x2_t]
      - [uint32x4_t, float32x4_t]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{neon_type[1].N}_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.vcvtfxu2fp.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vcvt{neon_type[1].N}_{neon_type[0]}", ["a.as_signed()", N]]

  - name: "vcvt{type[2]}"
    doc: "Floating-point convert to fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vcvt, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, int32x2_t, _n_s32_f32]
      - [float32x4_t, int32x4_t, q_n_s32_f32]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{type[2]}"
          arguments: ["a: {type[0]}", "n: i32"]
          links:
            - link: "llvm.arm.neon.vcvtfp2fxs.{neon_type[1]}.{neon_type[0]}"
              arch: arm
      - FnCall: ["_vcvt{type[2]}", [a, N]]

  - name: "vcvt{type[2]}"
    doc: "Floating-point convert to fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vcvt, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t, _n_u32_f32]
      - [float32x4_t, uint32x4_t, q_n_u32_f32]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{type[2]}"
          arguments: ["a: {type[0]}", "n: i32"]
          links:
            - link: "llvm.arm.neon.vcvtfp2fxu.{neon_type[1]}.{neon_type[0]}"
              arch: arm
      - FnCall: ["_vcvt{type[2]}", [a, N]]

  - name: "vcvt{type[2]}"
    doc: "Floating-point convert to fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [fcvtzs, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, int32x2_t, _n_s32_f32]
      - [float32x4_t, int32x4_t, q_n_s32_f32]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{type[2]}"
          arguments: ["a: {type[0]}", "n: i32"]
          links:
            - link: "llvm.aarch64.neon.vcvtfp2fxs.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vcvt{type[2]}", [a, N]]

  - name: "vcvt{type[2]}"
    doc: "Floating-point convert to fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [fcvtzu, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t, _n_u32_f32]
      - [float32x4_t, uint32x4_t, q_n_u32_f32]
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= 32']]
      - LLVMLink:
          name: "vcvt{type[2]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.vcvtfp2fxu.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vcvt{type[2]}", [a, N]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.8"', 'N = 4']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 4']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s8, int8x8_t, int8x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_s8, int8x8_t, int8x16_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_lane_u8, uint8x8_t, uint8x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_u8, uint8x8_t, uint8x16_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_lane_p8, poly8x8_t, poly8x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_p8, poly8x8_t, poly8x16_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.8"', 'N = 8']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 8']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [q_laneq_s8, int8x16_t, int8x16_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_s8, int8x16_t, int8x8_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [q_laneq_u8, uint8x16_t, uint8x16_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_u8, uint8x16_t, uint8x8_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [q_laneq_p8, poly8x16_t, poly8x16_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_p8, poly8x16_t, poly8x8_t, '4', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.16"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s16, int16x4_t, int16x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_s16, int16x4_t, int16x8_t, '2', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_lane_u16, uint16x4_t, uint16x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_u16, uint16x4_t, uint16x8_t, '2', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_lane_p16, poly16x4_t, poly16x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [q_lane_p16, poly16x4_t, poly16x8_t, '2', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.16"', 'N = 4']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 4']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [q_laneq_s16, int16x8_t, int16x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_s16, int16x8_t, int16x4_t, '3', '[N as u32, N as u32, N as u32, N as u32]']
      - [q_laneq_u16, uint16x8_t, uint16x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_u16, uint16x8_t, uint16x4_t, '3', '[N as u32, N as u32, N as u32, N as u32]']
      - [q_laneq_p16, poly16x8_t, poly16x8_t, '3', '[N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_p16, poly16x8_t, poly16x4_t, '3', '[N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.32"', 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s32, int32x2_t, int32x2_t, '1', '[N as u32, N as u32]']
      - [q_lane_s32, int32x2_t, int32x4_t, '1', '[N as u32, N as u32, N as u32, N as u32]']
      - [_lane_u32, uint32x2_t, uint32x2_t, '1', '[N as u32, N as u32]']
      - [q_lane_u32, uint32x2_t, uint32x4_t, '1', '[N as u32, N as u32, N as u32, N as u32]']
      - [_lane_f32, float32x2_t, float32x2_t, '1', '[N as u32, N as u32]']
      - [q_lane_f32, float32x2_t, float32x4_t, '1', '[N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vdup.32"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [q_laneq_s32, int32x4_t, int32x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_s32, int32x4_t, int32x2_t, '2', '[N as u32, N as u32]']
      - [q_laneq_u32, uint32x4_t, uint32x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_u32, uint32x4_t, uint32x2_t, '2', '[N as u32, N as u32]']
      - [q_laneq_f32, float32x4_t, float32x4_t, '2', '[N as u32, N as u32, N as u32, N as u32]']
      - [_laneq_f32, float32x4_t, float32x2_t, '2', '[N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[3]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[4]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmov, 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [q_laneq_s64, int64x2_t, '1', '[N as u32, N as u32]']
      - [q_laneq_u64, uint64x2_t, '1', '[N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[2]}"]]
      - FnCall: [simd_shuffle!, [a, a, "{type[3]}"]]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmov, 'N = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [dup, 'N = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [q_lane_s64, int64x1_t, int64x2_t]
      - [q_lane_u64, uint64x1_t, uint64x2_t]
    compose:
      - FnCall: [static_assert!, ['N == 0']]
      - FnCall: [simd_shuffle!, [a, a, '[N as u32, N as u32]']]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop, 'N = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'N = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s64, int64x1_t]
      - [_lane_u64, uint64x1_t]
    compose:
      - FnCall: [static_assert!, ['N == 0']]
      - Identifier: [a, Symbol]

  - name: "vdup{type[0]}"
    doc: "Set all vector lanes to the same value"
    arguments: ["a: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmov, 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [_laneq_s64, int64x2_t, int64x1_t, '::<i64, _>']
      - [_laneq_u64, uint64x2_t, uint64x1_t, '::<u64, _>']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, 1]]
      - FnCall:
          - "transmute{type[3]}"
          - - FnCall: [simd_extract!, [a, 'N as u32']]

  - name: "vext{neon_type[0].no}"
    doc: "Extract vector from pair of vectors"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vext.8"', 'N = 7']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ext, 'N = 7']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
      - [int16x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
      - [uint8x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
      - [uint16x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
      - [poly8x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
      - [poly16x8_t, ' static_assert_uimm_bits!(N, 3); match N & 0b111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14]), _ => unreachable_unchecked(), }']
    compose:
      - Identifier: ["{type[1]}", Symbol]

  - name: "vext{neon_type[0].no}"
    doc: "Extract vector from pair of vectors"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vext.8"', 'N = 15']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ext, 'N = 15']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x16_t, ' static_assert_uimm_bits!(N, 4); match N & 0b1111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22]), 8 => simd_shuffle!(a, b, [8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23]), 9 => simd_shuffle!(a, b, [9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24]), 10 => simd_shuffle!(a, b, [10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25]), 11 => simd_shuffle!(a, b, [11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26]), 12 => simd_shuffle!(a, b, [12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27]), 13 => simd_shuffle!(a, b, [13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28]), 14 => simd_shuffle!(a, b, [14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29]), 15 => simd_shuffle!(a, b, [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30]), _ => unreachable_unchecked(), }']
      - [uint8x16_t, ' static_assert_uimm_bits!(N, 4); match N & 0b1111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22]), 8 => simd_shuffle!(a, b, [8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23]), 9 => simd_shuffle!(a, b, [9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24]), 10 => simd_shuffle!(a, b, [10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25]), 11 => simd_shuffle!(a, b, [11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26]), 12 => simd_shuffle!(a, b, [12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27]), 13 => simd_shuffle!(a, b, [13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28]), 14 => simd_shuffle!(a, b, [14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29]), 15 => simd_shuffle!(a, b, [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30]), _ => unreachable_unchecked(), }']
      - [poly8x16_t, ' static_assert_uimm_bits!(N, 4); match N & 0b1111 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]), 4 => simd_shuffle!(a, b, [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19]), 5 => simd_shuffle!(a, b, [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]), 6 => simd_shuffle!(a, b, [6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21]), 7 => simd_shuffle!(a, b, [7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22]), 8 => simd_shuffle!(a, b, [8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23]), 9 => simd_shuffle!(a, b, [9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24]), 10 => simd_shuffle!(a, b, [10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25]), 11 => simd_shuffle!(a, b, [11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26]), 12 => simd_shuffle!(a, b, [12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27]), 13 => simd_shuffle!(a, b, [13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28]), 14 => simd_shuffle!(a, b, [14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29]), 15 => simd_shuffle!(a, b, [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30]), _ => unreachable_unchecked(), }']
    compose:
      - Identifier: ["{type[1]}", Symbol]

  - name: "vext{neon_type[0].no}"
    doc: "Extract vector from pair of vectors"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vext.8"', 'N = 3']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ext, 'N = 3']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, 'static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
      - [int32x4_t, ' static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
      - [uint16x4_t, ' static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
      - [uint32x4_t, ' static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
      - [poly16x4_t, ' static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
      - [float32x4_t, ' static_assert_uimm_bits!(N, 2); match N & 0b11 { 0 => simd_shuffle!(a, b, [0, 1, 2, 3]), 1 => simd_shuffle!(a, b, [1, 2, 3, 4]), 2 => simd_shuffle!(a, b, [2, 3, 4, 5]), 3 => simd_shuffle!(a, b, [3, 4, 5, 6]), _ => unreachable_unchecked(), }']
    compose:
      - Identifier: ["{type[1]}", Symbol]

  - name: "vext{neon_type[0].no}"
    doc: "Extract vector from pair of vectors"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vext.8"', 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ext, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, ' static_assert_uimm_bits!(N, 1); match N & 0b1 { 0 => simd_shuffle!(a, b, [0, 1]), 1 => simd_shuffle!(a, b, [1, 2]), _ => unreachable_unchecked(), }']
      - [uint32x2_t, ' static_assert_uimm_bits!(N, 1); match N & 0b1 { 0 => simd_shuffle!(a, b, [0, 1]), 1 => simd_shuffle!(a, b, [1, 2]), _ => unreachable_unchecked(), }']
      - [float32x2_t, ' static_assert_uimm_bits!(N, 1); match N & 0b1 { 0 => simd_shuffle!(a, b, [0, 1]), 1 => simd_shuffle!(a, b, [1, 2]), _ => unreachable_unchecked(), }']
    compose:
      - Identifier: ["{type[1]}", Symbol]

  - name: "vext{neon_type[0].no}"
    doc: "Extract vector from pair of vectors"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmov, 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ext, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int64x2_t, 'static_assert_uimm_bits!(N, 1); match N & 0b1 { 0 => simd_shuffle!(a, b, [0, 1]), 1 => simd_shuffle!(a, b, [1, 2]), _ => unreachable_unchecked(), }']
      - [uint64x2_t, 'static_assert_uimm_bits!(N, 1); match N & 0b1 { 0 => simd_shuffle!(a, b, [0, 1]), 1 => simd_shuffle!(a, b, [1, 2]), _ => unreachable_unchecked(), }']
    compose:
      - Identifier: ["{type[1]}", Symbol]

  - name: "vmla{neon_type[0].no}"
    doc: "Multiply-add to accumulator"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla{type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mla]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, ".i8"]
      - [int8x16_t, ".i8"]
      - [uint8x8_t, ".i8"]
      - [uint8x16_t, ".i8"]
      - [int16x4_t, ".i16"]
      - [int16x8_t, ".i16"]
      - [uint16x4_t, ".i16"]
      - [uint16x8_t, ".i16"]
      - [int32x2_t, ".i32"]
      - [int32x4_t, ".i32"]
      - [uint32x2_t, ".i32"]
      - [uint32x4_t, ".i32"]
    compose:
      - FnCall: [simd_add, [a, {FnCall: [simd_mul, [b, c]]}]]

  - name: "vmla{neon_type.no}"
    doc: "Floating-point multiply-add to accumulator"
    arguments: ["a: {neon_type}", "b: {neon_type}", "c: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - FnCall: [simd_add, [a, {FnCall: [simd_mul, [b, c]]}]]

  - name: "vmlal{neon_type[1].no}"
    doc: "Signed multiply-add long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{type[2]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, "s8"]
      - [int32x4_t, int16x4_t, "s16"]
      - [int64x2_t, int32x2_t, "s32"]
    compose:
      - FnCall: [simd_add, [a, {FnCall: ["vmull_{type[2]}", [b, c]]}]]

  - name: "vmlal_n_{type[4]}"
    doc: "Vector widening multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{type[4]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, "i16", int32x4_t, 's16']
      - [int64x2_t, int32x2_t, "i32", int64x2_t, 's32']
    compose:
      - FnCall:
          - "vmlal{neon_type[1].noq}"
          - - a
            - b
            - FnCall: ["vdup_n_{neon_type[1]}", [c]]

  - name: "vmlal_n_{type[2]}"
    doc: "Vector widening multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{type[2]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint32x4_t, uint16x4_t, "u16", uint32x4_t]
      - [uint64x2_t, uint32x2_t, "u32", uint64x2_t]
    compose:
      - FnCall:
          - "vmlal{neon_type[1].noq}"
          - - a
            - b
            - FnCall: ["vdup_n_{neon_type[1]}", [c]]

  - name: "vmlal_lane{neon_type[2].no}"
    doc: "Vector widening multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{neon_type[1]}"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlal, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int32x4_t, int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int64x2_t, int32x2_t, int32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [int64x2_t, int32x2_t, int32x4_t, '2', '[LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vmlal_{neon_type[1]}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, '{type[4]}']]

  - name: "vmlal_lane{neon_type[2].no}"
    doc: "Vector widening multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{neon_type[1]}"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlal, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint32x4_t, uint16x4_t, uint16x4_t, uint32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint32x4_t, uint16x4_t, uint16x8_t, uint32x4_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint64x2_t, uint32x2_t, uint32x2_t, uint64x2_t, '1', '[LANE as u32, LANE as u32]']
      - [uint64x2_t, uint32x2_t, uint32x4_t, uint64x2_t, '2', '[LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[4]}"]]
      - FnCall:
          - "vmlal_{neon_type[1]}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, '{type[5]}']]

  - name: "vmlal_{neon_type[1]}"
    doc: "Unsigned multiply-add long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlal.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t]
      - [uint32x4_t, uint16x4_t]
      - [uint64x2_t, uint32x2_t]
    compose:
      - FnCall:
          - simd_add
          - - a
            - FnCall: ["vmull_{neon_type[1]}", [b, c]]

  - name: "vmls{neon_type[0].no}"
    doc: "Multiply-subtract from accumulator"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls{type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, '.i8']
      - [int8x16_t, '.i8']
      - [uint8x8_t, '.i8']
      - [uint8x16_t, '.i8']
      - [int16x4_t, ".i16"]
      - [int16x8_t, ".i16"]
      - [uint16x4_t, ".i16"]
      - [uint16x8_t, ".i16"]
      - [int32x2_t, ".i32"]
      - [int32x4_t, ".i32"]
      - [uint32x2_t, ".i32"]
      - [uint32x4_t, ".i32"]
    compose:
      - FnCall:
          - simd_sub
          - - a
            - FnCall: [simd_mul, [b, c]]

  - name: "vmlsl_{neon_type[1]}"
    doc: "Signed multiply-subtract long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t]
      - [int32x4_t, int16x4_t]
      - [int64x2_t, int32x2_t]
    compose:
      - FnCall: [simd_sub, [a, {FnCall: ["vmull_{neon_type[1]}", [b, c]]}]]

  - name: "vmlsl_n_{neon_type[1]}"
    doc: "Vector widening multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, "i16"]
      - [int64x2_t, int32x2_t, "i32"]
    compose:
      - FnCall: ["vmlsl_{neon_type[1]}", [a, b, {FnCall: ["vdup_n_{neon_type[1]}", [c]]}]]

  - name: "vmlsl_n_{neon_type[1]}"
    doc: "Vector widening multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint32x4_t, uint16x4_t, "u16"]
      - [uint64x2_t, uint32x2_t, "u32"]
    compose:
      - FnCall: ["vmlsl_{neon_type[1]}", [a, b, {FnCall: ["vdup_n_{neon_type[1]}", [c]]}]]

  - name: "vmlsl_lane{neon_type[2].no}"
    doc: "Vector widening multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlsl, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int32x4_t, int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmlsl_{neon_type[1]}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmlsl_lane{neon_type[2].no}"
    doc: "Vector widening multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smlsl, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [int64x2_t, int32x2_t, int32x2_t, '[LANE as u32, LANE as u32]', '1']
      - [int64x2_t, int32x2_t, int32x4_t, '[LANE as u32, LANE as u32]', '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[4]}"]]
      - FnCall:
          - "vmlsl_{neon_type[1]}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[3]}"]]

  - name: "vmlsl_lane{neon_type[2].no}"
    doc: "Vector widening multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlsl, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint32x4_t, uint16x4_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint32x4_t, uint16x4_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint64x2_t, uint32x2_t, uint32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [uint64x2_t, uint32x2_t, uint32x4_t, '2', '[LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vmlsl_{neon_type[1]}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmlsl_{neon_type[1]}"
    doc: "Unsigned multiply-subtract long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmlsl.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t]
      - [uint32x4_t, uint16x4_t]
      - [uint64x2_t, uint32x2_t]
    compose:
      - FnCall: [simd_sub, [a, {FnCall: ["vmull_{neon_type[1]}", [b, c]]}]]

  - name: "vneg{neon_type[0].no}"
    doc: Negate
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vneg.{type[1]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [neg]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 's8']
      - [int8x16_t, 's8']
      - [int16x4_t, 's16']
      - [int16x8_t, 's16']
      - [int32x2_t, 's32']
      - [int32x4_t, 's32']
    compose:
      - FnCall: [simd_neg, [a]]

  - name: "vneg{neon_type[0].no}"
    doc: Negate
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vneg.{type[1]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fneg]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, 'f32']
      - [float32x4_t, 'f32']
    compose:
      - FnCall: [simd_neg, [a]]

  - name: "vqneg{neon_type[0].no}"
    doc: Signed saturating negate
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqneg.{type[1]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sqneg]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 's8', 'i8']
      - [int8x16_t, 's8', 'i8']
      - [int16x4_t, 's16', 'i16']
      - [int16x8_t, 's16', 'i16']
      - [int32x2_t, 's32', 'i32']
      - [int32x4_t, 's32', 'i32']
    compose:
      - LLVMLink:
          name: "sqneg.{neon_type[0]}"
          links:
            - link: "llvm.aarch64.neon.sqneg.v{neon_type[0].lane}{type[2]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vqneg.v{neon_type[0].lane}{type[2]}"
              arch: arm

  - name: "vqsub{neon_type[0].no}"
    doc: Saturating subtract
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqsub.{type[1]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [uqsub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, u8, i8]
      - [uint8x16_t, u8, i8]
      - [uint16x4_t, u16, i16]
      - [uint16x8_t, u16, i16]
      - [uint32x2_t, u32, i32]
      - [uint32x4_t, u32, i32]
      - [uint64x1_t, u64, i64]
      - [uint64x2_t, u64, i64]
    compose:
      - LLVMLink:
          name: "uqsub.{neon_type[0]}"
          links:
            - link: "llvm.aarch64.neon.uqsub.v{neon_type[0].lane}{type[2]}"
              arch: aarch64,arm64ec
            - link: "llvm.usub.sat.{neon_type[0].lane}{type[2]}"
              arch: arm

  - name: "vqsub{neon_type[0].no}"
    doc: Saturating subtract
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqsub.{type[1]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sqsub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, s8, i8]
      - [int8x16_t, s8, i8]
      - [int16x4_t, s16, i16]
      - [int16x8_t, s16, i16]
      - [int32x2_t, s32, i32]
      - [int32x4_t, s32, i32]
      - [int64x1_t, s64, i64]
      - [int64x2_t, s64, i64]
    compose:
      - LLVMLink:
          name: "sqsub.{neon_type[0]}"
          links:
            - link: "llvm.aarch64.neon.sqsub.v{neon_type[0].lane}{type[2]}"
              arch: aarch64,arm64ec
            - link: "llvm.ssub.sat.{neon_type[0].lane}{type[2]}"
              arch: arm

  - name: "vhadd{neon_type.no}"
    doc: Halving add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - target_feature
                - - 'enable = "v7"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - '"vhadd.{neon_type}"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - uhadd
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "uhadd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.uhadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vhaddu.{neon_type}"
              arch: arm

  - name: "vhadd{neon_type.no}"
    doc: Halving add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - target_feature
                - - 'enable = "v7"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - '"vhadd.{neon_type}"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - shadd
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "shadd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.shadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vhadds.{neon_type}"
              arch: arm

  - name: "vrhadd{neon_type.no}"
    doc: Rounding halving add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vrhadd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [srhadd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "vrhadd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.srhadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vrhadds.{neon_type}"
              arch: arm

  - name: "vrhadd{neon_type.no}"
    doc: Rounding halving add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vrhadd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [urhadd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "vrhaddu.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.urhadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vrhaddu.{neon_type}"
              arch: arm

  - name: "vrndn{neon_type.no}"
    doc: "Floating-point round to integral, to nearest with ties to even"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [target_feature, ['enable = "fp-armv8,v8"']]}]]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vrintn]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [frintn]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "llvm.frinn.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.frintn.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vrintn.{neon_type}"
              arch: arm

  - name: "vqadd{neon_type.no}"
    doc: Saturating add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqadd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [uqadd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
      - uint64x1_t
      - uint64x2_t
    compose:
      - LLVMLink:
          name: "uqadd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.uqadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.uadd.sat.{neon_type}"
              arch: arm

  - name: "vqadd{neon_type.no}"
    doc: Saturating add
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqadd.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sqadd]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - int64x1_t
      - int64x2_t
    compose:
      - LLVMLink:
          name: "sqadd.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.sqadd.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.sadd.sat.{neon_type}"
              arch: arm

  - name: "vld1{neon_type[1].no}"
    doc: "Load multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld1]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld1]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const f32", float32x2x2_t]
      - ["*const f32", float32x4x2_t]
      - ["*const f32", float32x2x3_t]
      - ["*const f32", float32x4x3_t]
      - ["*const f32", float32x2x4_t]
      - ["*const f32", float32x4x4_t]
    compose:
      - LLVMLink:
          name: "vld1x{neon_type[1].tuple}.{neon_type[1]}"
          links:
            - link: "llvm.aarch64.neon.ld1x{neon_type[1].tuple}.v{neon_type[1].lane}f{neon_type[1].base}.p0f{neon_type[1].base}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vld1x{neon_type[1].tuple}.v{neon_type[1].lane}f{neon_type[1].base}.p0f{neon_type[1].base}"
              arch: arm

  - name: "vld1{neon_type[1].no}"
    doc: "Load multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld1]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld1]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t]
      - ["*const i8", int8x16x2_t]
      - ["*const i8", int8x8x3_t]
      - ["*const i8", int8x16x3_t]
      - ["*const i8", int8x8x4_t]
      - ["*const i8", int8x16x4_t]
      - ["*const i16", int16x4x2_t]
      - ["*const i16", int16x8x2_t]
      - ["*const i16", int16x4x3_t]
      - ["*const i16", int16x8x3_t]
      - ["*const i16", int16x4x4_t]
      - ["*const i16", int16x8x4_t]
      - ["*const i32", int32x2x2_t]
      - ["*const i32", int32x4x2_t]
      - ["*const i32", int32x2x3_t]
      - ["*const i32", int32x4x3_t]
      - ["*const i32", int32x2x4_t]
      - ["*const i32", int32x4x4_t]
      - ["*const i64", int64x1x2_t]
      - ["*const i64", int64x1x3_t]
      - ["*const i64", int64x1x4_t]
      - ["*const i64", int64x2x2_t]
      - ["*const i64", int64x2x3_t]
      - ["*const i64", int64x2x4_t]
    compose:
      - LLVMLink:
          name: "ld1x{neon_type[1].tuple}.{neon_type[1]}"
          links:
            - link: "llvm.aarch64.neon.ld1x{neon_type[1].tuple}.v{neon_type[1].lane}i{neon_type[1].base}.p0i{neon_type[1].base}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vld1x{neon_type[1].tuple}.v{neon_type[1].lane}i{neon_type[1].base}.p0i{neon_type[1].base}"
              arch: arm

  - name: "vld1{neon_type[1].no}"
    doc: "Load multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld1]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld1]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u8", uint8x8x2_t, int8x8x2_t]
      - ["*const u8", uint8x16x2_t, int8x16x2_t]
      - ["*const u8", uint8x8x3_t, int8x8x3_t]
      - ["*const u8", uint8x16x3_t, int8x16x3_t]
      - ["*const u8", uint8x8x4_t, int8x8x4_t]
      - ["*const u8", uint8x16x4_t, int8x16x4_t]
      - ["*const u16", uint16x4x2_t, int16x4x2_t]
      - ["*const u16", uint16x8x2_t, int16x8x2_t]
      - ["*const u16", uint16x4x3_t, int16x4x3_t]
      - ["*const u16", uint16x8x3_t, int16x8x3_t]
      - ["*const u16", uint16x4x4_t, int16x4x4_t]
      - ["*const u16", uint16x8x4_t, int16x8x4_t]
      - ["*const u32", uint32x2x2_t, int32x2x2_t]
      - ["*const u32", uint32x4x2_t, int32x4x2_t]
      - ["*const u32", uint32x2x3_t, int32x2x3_t]
      - ["*const u32", uint32x4x3_t, int32x4x3_t]
      - ["*const u32", uint32x2x4_t, int32x2x4_t]
      - ["*const u32", uint32x4x4_t, int32x4x4_t]
      - ["*const u64", uint64x1x2_t, int64x1x2_t]
      - ["*const u64", uint64x1x3_t, int64x1x3_t]
      - ["*const u64", uint64x1x4_t, int64x1x4_t]
      - ["*const u64", uint64x2x2_t, int64x2x2_t]
      - ["*const u64", uint64x2x3_t, int64x2x3_t]
      - ["*const u64", uint64x2x4_t, int64x2x4_t]
      - ["*const p8", poly8x8x2_t, int8x8x2_t]
      - ["*const p8", poly8x8x3_t, int8x8x3_t]
      - ["*const p8", poly8x8x4_t, int8x8x4_t]
      - ["*const p8", poly8x16x2_t, int8x16x2_t]
      - ["*const p8", poly8x16x3_t, int8x16x3_t]
      - ["*const p8", poly8x16x4_t, int8x16x4_t]
      - ["*const p16", poly16x4x2_t, int16x4x2_t]
      - ["*const p16", poly16x4x3_t, int16x4x3_t]
      - ["*const p16", poly16x4x4_t, int16x4x4_t]
      - ["*const p16", poly16x8x2_t, int16x8x2_t]
      - ["*const p16", poly16x8x3_t, int16x8x3_t]
      - ["*const p16", poly16x8x4_t, int16x8x4_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld1{neon_type[2].no}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld1{neon_type[1].no}"
    doc: "Load multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld1]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x3_t, int64x1x3_t]
      - ["*const p64", poly64x1x4_t, int64x1x4_t]
      - ["*const p64", poly64x2x2_t, int64x2x2_t]
      - ["*const p64", poly64x2x3_t, int64x2x3_t]
      - ["*const p64", poly64x2x4_t, int64x2x4_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld1{neon_type[2].no}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld1{neon_type[1].no}"
    doc: "Load multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld1]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld1]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld1{neon_type[2].no}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [vld2]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8]
      - ["*const i16", int16x4x2_t, i16]
      - ["*const i32", int32x2x2_t, i32]
      - ["*const i8", int8x16x2_t, i8]
      - ["*const i16", int16x8x2_t, i16]
      - ["*const i32", int32x4x2_t, i32]
      - ["*const f32", float32x2x2_t, f32]
      - ["*const f32", float32x4x2_t, f32]
    compose:
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2{neon_type[1].nox}"
          - - "a as *const i8"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x2_t, i64]
    compose:
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2{neon_type[1].nox}"
          - - "a as *const i8"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [ld2]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8, int8x8_t]
      - ["*const i16", int16x4x2_t, i16, int16x4_t]
      - ["*const i32", int32x2x2_t, i32, int32x2_t]
      - ["*const i8", int8x16x2_t, i8, int8x16_t]
      - ["*const i16", int16x8x2_t, i16, int16x8_t]
      - ["*const i32", int32x4x2_t, i32, int32x4_t]
      - ["*const f32", float32x2x2_t, f32, float32x2_t]
      - ["*const f32", float32x4x2_t, f32, float32x4_t]
    compose:
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const {neon_type[3]}"
          links:
            - link: "llvm.aarch64.neon.ld2.v{neon_type[1].lane}{type[2]}.p0v{neon_type[1].lane}{type[2]}"
              arch: aarch64,arm64ec
      - FnCall:
          - "_vld2{neon_type[1].nox}"
          - - "a as _"

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x2_t, i64, int64x1_t]
    compose:
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const {neon_type[3]}"
          links:
            - link: "llvm.aarch64.neon.ld2.v{neon_type[1].lane}{type[2]}.p0v{neon_type[1].lane}{type[2]}"
              arch: aarch64,arm64ec
      - FnCall:
          - "_vld2{neon_type[1].nox}"
          - - "a as _"

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld2]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld2]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u8", uint8x8x2_t, int8x8x2_t]
      - ["*const u16", uint16x4x2_t, int16x4x2_t]
      - ["*const u32", uint32x2x2_t, int32x2x2_t]
      - ["*const u8", uint8x16x2_t, int8x16x2_t]
      - ["*const u16", uint16x8x2_t, int16x8x2_t]
      - ["*const u32", uint32x4x2_t, int32x4x2_t]
      - ["*const p8", poly8x8x2_t, int8x8x2_t]
      - ["*const p16", poly16x4x2_t, int16x4x2_t]
      - ["*const p8", poly8x16x2_t, int8x16x2_t]
      - ["*const p16", poly16x8x2_t, int16x8x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].nox}"
                - - FnCall: [transmute, [a]]

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u64", uint64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].nox}"
                - - FnCall: [transmute, [a]]

  - name: "vld2{neon_type[1].nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].nox}"
                - - FnCall: [transmute, [a]]

  - name: "vld2{neon_type[1].lane_nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - FnCall:
          - cfg_attr
          - - test
            - FnCall:
                - assert_instr
                - - vld2
                  - "LANE = 0"
      - FnCall:
          - rustc_legacy_const_generics
          - - "2"
      - *neon-unstable
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8, int8x8_t, "3"]
      - ["*const i16", int16x4x2_t, i16, int16x4_t, "2"]
      - ["*const i32", int32x2x2_t, i32, int32x2_t, "1"]
    compose:
      - FnCall:
          - "static_assert_uimm_bits!"
          - - LANE
            - "{type[4]}"
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "a: {neon_type[3]}"
            - "b: {neon_type[3]}"
            - "n: i32"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2lane.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2_lane{neon_type[1].nox}"
          - - "a as _"
            - "b.0"
            - "b.1"
            - "LANE"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].lane_nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld2, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld2, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ["*const u8", uint8x8x2_t, int8x8_t, "3"]
      - ["*const u16", uint16x4x2_t, int16x4_t, "2"]
      - ["*const u32", uint32x2x2_t, int32x2_t, "1"]
      - ["*const u16", uint16x8x2_t, int16x8_t, "3"]
      - ["*const u32", uint32x4x2_t, int32x4_t, "2"]
      - ["*const p8", poly8x8x2_t, int8x8_t, "3"]
      - ["*const p16", poly16x4x2_t, int16x4_t, "2"]
      - ["*const p16", poly16x8x2_t, int16x8_t, "3"]
    compose:
      - FnCall:
          - "static_assert_uimm_bits!"
          - - LANE
            - "{type[3]}"
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].lane_nox}::<LANE>"
                - - FnCall: [transmute, [a]]
                  - FnCall: [transmute, [b]]

  - name: "vld2{neon_type[1].lane_nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - FnCall:
          - cfg_attr
          - - test
            - FnCall:
                - assert_instr
                - - ld2
                  - "LANE = 0"
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8, int8x8_t, "3"]
      - ["*const i16", int16x4x2_t, i16, int16x4_t, "2"]
      - ["*const i32", int32x2x2_t, i32, int32x2_t, "1"]
      - ["*const i16", int16x8x2_t, i16, int16x8_t, "3"]
      - ["*const i32", int32x4x2_t, i32, int32x4_t, "2"]
      - ["*const f32", float32x2x2_t, f32, float32x2_t, "2"]
      - ["*const f32", float32x4x2_t, f32, float32x4_t, "2"]
    compose:
      - FnCall:
          - "static_assert_uimm_bits!"
          - - LANE
            - "{type[4]}"
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "a: {neon_type[3]}"
            - "b: {neon_type[3]}"
            - "n: i64"
            - "ptr: *const i8"
          links:
            - link: "llvm.aarch64.neon.ld2lane.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: aarch64,arm64ec
      - FnCall:
          - "_vld2{neon_type[1].lane_nox}"
          - - "b.0"
            - "b.1"
            - "LANE as i64"
            - "a as _"

  - name: "vld2{neon_type[1].lane_nox}"
    doc: Load multiple 2-element structures to two registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - FnCall:
          - cfg_attr
          - - test
            - FnCall:
                - assert_instr
                - - vld2
                  - "LANE = 0"
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-unstable
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ["*const i16", int16x8x2_t, i16, int16x8_t, "3"]
      - ["*const i32", int32x4x2_t, i32, int32x4_t, "2"]
      - ["*const f32", float32x2x2_t, f32, float32x2_t, "1"]
      - ["*const f32", float32x4x2_t, f32, float32x4_t, "2"]
    compose:
      - FnCall:
          - "static_assert_uimm_bits!"
          - - LANE
            - "{type[4]}"
      - LLVMLink:
          name: "vld2.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "a: {neon_type[3]}"
            - "b: {neon_type[3]}"
            - "n: i32"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2lane.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2{neon_type[1].lane_nox}"
          - - "a as _"
            - "b.0"
            - "b.1"
            - "LANE"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x2_t, i64]
    compose:
      - LLVMLink:
          name: "vld2dup.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2dup.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2{neon_type[1].dup_nox}"
          - - "a as *const i8"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [ld2r]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x2_t, i64]
    compose:
      - LLVMLink:
          name: "vld2dup.{neon_type[1]}"
          arguments:
            - "ptr: *const i64"
          links:
            - link: "llvm.aarch64.neon.ld2r.v{neon_type[1].lane}{type[2]}.p0i64"
              arch: aarch64,arm64ec
      - FnCall:
          - "_vld2{neon_type[1].dup_nox}"
          - - "a as _"

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [vld2]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8]
      - ["*const i16", int16x4x2_t, i16]
      - ["*const i32", int32x2x2_t, i32]
      - ["*const i8", int8x16x2_t, i8]
      - ["*const i16", int16x8x2_t, i16]
      - ["*const i32", int32x4x2_t, i32]
      - ["*const f32", float32x2x2_t, f32]
      - ["*const f32", float32x4x2_t, f32]
    compose:
      - LLVMLink:
          name: "vld2dup.{neon_type[1]}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld2dup.v{neon_type[1].lane}{type[2]}.p0i8"
              arch: arm
      - FnCall:
          - "_vld2{neon_type[1].dup_nox}"
          - - "a as *const i8"
            - "{neon_type[1].base_byte_size}"

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld2]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld2r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u8", uint8x8x2_t, int8x8x2_t]
      - ["*const u16", uint16x4x2_t, int16x4x2_t]
      - ["*const u32", uint32x2x2_t, int32x2x2_t]
      - ["*const u8", uint8x16x2_t, int8x16x2_t]
      - ["*const u16", uint16x8x2_t, int16x8x2_t]
      - ["*const u32", uint32x4x2_t, int32x4x2_t]
      - ["*const p8", poly8x8x2_t, int8x8x2_t]
      - ["*const p16", poly16x4x2_t, int16x4x2_t]
      - ["*const p8", poly8x16x2_t, int8x16x2_t]
      - ["*const p16", poly16x8x2_t, int16x8x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].dup_nox}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld2r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u64", uint64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].dup_nox}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld2r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vld2{neon_type[2].dup_nox}"
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld2{neon_type[1].dup_nox}"
    doc: Load single 2-element structure and replicate to all lanes of two registers
    arguments: ["a: {type[0]}"]
    return_type: "{type[1]}"
    attr:
      - FnCall:
          - cfg
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
      - *neon-stable
    assert_instr: [ld2r]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x2_t, i8]
      - ["*const i16", int16x4x2_t, i16]
      - ["*const i32", int32x2x2_t, i32]
      - ["*const i8", int8x16x2_t, i8]
      - ["*const i16", int16x8x2_t, i16]
      - ["*const i32", int32x4x2_t, i32]
      - ["*const f32", float32x2x2_t, f32]
      - ["*const f32", float32x4x2_t, f32]
    compose:
      - LLVMLink:
          name: "vld2dup.{neon_type[1]}"
          arguments:
            - "ptr: {type[0]}"
          links:
            - link: "llvm.aarch64.neon.ld2r.v{neon_type[1].lane}{type[2]}.p0{type[2]}"
              arch: aarch64,arm64ec
      - FnCall:
          - "_vld2{neon_type[1].dup_nox}"
          - - "a as _"

  - name: "vld3{neon_type[1].lane_nox}"
    doc: "Load multiple 3-element structures to two registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [ld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x3_t, int8x8_t, i8, '3']
      - ['*const i16', int16x8x3_t, int16x8_t, i16, '4']
      - ['*const i32', int32x4x3_t, int32x4_t, i32, '2']
      - ['*const i16', int16x4x3_t, int16x4_t, i16, '2']
      - ['*const i32', int32x2x3_t, int32x2_t, i32, '1']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[4]}']]
      - LLVMLink:
          name: 'ld3lane.{neon_type[2]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'n: i64'
            - 'ptr: *const i8'
          links:
            - link: 'llvm.aarch64.neon.ld3lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vld3{neon_type[1].lane_nox}', ['b.0', 'b.1', 'b.2', 'LANE as i64', 'a as _']]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-stable
      - *target-not-arm
    assert_instr: [ld3]
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x3_t, '*const int8x8_t', i8]
      - ['*const i16', int16x4x3_t, '*const int16x4_t', i16]
      - ['*const i32', int32x2x3_t, '*const int32x2_t', i32]
      - ['*const i8', int8x16x3_t, '*const int8x16_t', i8]
      - ['*const i16', int16x8x3_t, '*const int16x8_t', i16]
      - ['*const i32', int32x4x3_t, '*const int32x4_t', i32]
      - ['*const f32', float32x2x3_t, '*const float32x2_t', f32]
      - ['*const f32', float32x4x3_t, '*const float32x4_t', f32]
    compose:
      - LLVMLink:
          name: 'vld3{neon_type[1].nox}'
          arguments:
            - 'ptr: {type[2]}'
          links:
            - link: 'llvm.aarch64.neon.ld3.v{neon_type[1].lane}{type[3]}.p0v{neon_type[1].lane}{type[3]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vld3{neon_type[1].nox}', ['a as _']]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-stable
      - *target-not-arm
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ['*const i64', int64x1x3_t, '*const int64x1_t', i64]
    compose:
      - LLVMLink:
          name: "vld3{neon_type[1].nox}"
          arguments:
            - 'ptr: {type[2]}'
          links:
            - link: 'llvm.aarch64.neon.ld3.v{neon_type[1].lane}{type[3]}.p0v{neon_type[1].lane}{type[3]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vld3{neon_type[1].nox}', ['a as _']]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vld3]
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x3_t, i8]
      - ['*const i16', int16x4x3_t, i16]
      - ['*const i32', int32x2x3_t, i32]
      - ['*const i8', int8x16x3_t, i8]
      - ['*const i16', int16x8x3_t, i16]
      - ['*const i32', int32x4x3_t, i32]
      - ['*const f32', float32x2x3_t, f32]
      - ['*const f32', float32x4x3_t, f32]
    compose:
      - LLVMLink:
          name: 'vld3{neon_type[1].nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].nox}', ['a as *const i8', '{neon_type[1].base_byte_size}']]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [nop]
    types:
      - ['*const i64', int64x1x3_t, i64]
    safety:
      unsafe: [neon]
    compose:
      - LLVMLink:
          name: 'vld3{neon_type[1].nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].nox}', ['a as *const i8', '{neon_type[1].base_byte_size}']]

  - name: "vld3{neon_type[1].lane_nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [ld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ['*const f32', float32x4x3_t, float32x4_t, f32, '2']
      - ['*const f32', float32x2x3_t, float32x2_t, f32, '1']
    compose:
      - FnCall: [static_assert_uimm_bits!, ['LANE', '{type[4]}']]
      - LLVMLink:
          name: 'vld3{neon_type[1].lane_nox}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'n: i64'
            - 'ptr: *const i8'
          links:
            - link: 'llvm.aarch64.neon.ld3lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vld3{neon_type[1].lane_nox}', ['b.0', 'b.1', 'b.2', 'LANE as i64', 'a as _']]

  - name: "vld3{neon_type[2].lane_nox}"
    doc: "Load multiple 3-element structures to three registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ['*const f32', float32x2x3_t, float32x2_t, f32, '1', '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, ['LANE', '{type[4]}']]
      - LLVMLink:
          name: 'vld3{neon_type[1].lane_nox}'
          arguments:
            - 'ptr: *const i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', '{type[5]}']]

  - name: "vld3{neon_type[2].lane_nox}"
    doc: "Load multiple 3-element structures to two registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x3_t, int8x8_t, i8, '3', '1']
      - ['*const i16', int16x4x3_t, int16x4_t, i16, '2', '2']
      - ['*const i32', int32x2x3_t, int32x2_t, i32, '1', '4']
      - ['*const i16', int16x8x3_t, int16x8_t, i16, '3', '2']
      - ['*const i32', int32x4x3_t, int32x4_t, i32, '2', '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, ['LANE', '{type[4]}']]
      - LLVMLink:
          name: 'vld3{neon_type[1].lane_nox}'
          arguments:
            - 'ptr: *const i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', '{type[5]}']]

  - name: "vld3{neon_type[2].lane_nox}"
    doc: "Load multiple 3-element structures to three registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ['*const f32', float32x4x3_t, float32x4_t, f32, '2', '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, ['LANE', '{type[4]}']]
      - LLVMLink:
          name: 'vld3{neon_type[1].lane_nox}'
          arguments:
            - 'ptr: *const i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', '{type[5]}']]

  - name: "vld3{neon_type[1].lane_nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld3, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ['*const u8', uint8x8x3_t, int8x8x3_t, '3']
      - ['*const u16', uint16x4x3_t, int16x4x3_t, '2']
      - ['*const u32', uint32x2x3_t, int32x2x3_t, '1']
      - ['*const p8', poly8x8x3_t, int8x8x3_t, '3']
      - ['*const u16', uint16x8x3_t, int16x8x3_t, '3']
      - ['*const p16', poly16x4x3_t, int16x4x3_t, '2']
      - ['*const p16', poly16x8x3_t, int16x8x3_t, '3']
      - ['*const u32', uint32x4x3_t, int32x4x3_t, '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].lane_nox}::<LANE>'
                - - FnCall: [transmute, [a]]
                  - FnCall: [transmute, [b]]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld3]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld3]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const u8', uint8x8x3_t, int8x8x3_t]
      - ['*const u8', uint8x16x3_t, int8x16x3_t]
      - ['*const u16', uint16x4x3_t, int16x4x3_t]
      - ['*const u32', uint32x2x3_t, int32x2x3_t]
      - ['*const u16', uint16x8x3_t, int16x8x3_t]
      - ['*const u32', uint32x4x3_t, int32x4x3_t]
      - ['*const p8', poly8x8x3_t, int8x8x3_t]
      - ['*const p8', poly8x16x3_t, int8x16x3_t]
      - ['*const p16', poly16x4x3_t, int16x4x3_t]
      - ['*const p16', poly16x8x3_t, int16x8x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].nox}'
                - - FnCall: [transmute, [a]]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const u64', uint64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].nox}'
                - - FnCall: [transmute, [a]]

  - name: "vld3{neon_type[1].nox}"
    doc: Load multiple 3-element structures to three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const p64', poly64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr: [*target-not-arm, *neon-stable]
    assert_instr: [ld3r]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x3_t, i8]
      - ["*const i16", int16x4x3_t, i16]
      - ["*const i32", int32x2x3_t, i32]
      - ["*const i32", int32x4x3_t, i32]
      - ["*const i16", int16x8x3_t, i16]
      - ["*const i8", int8x16x3_t, i8]
      - ["*const i64", int64x1x3_t, i64]
      - ["*const f32", float32x4x3_t, f32]
      - ["*const f32", float32x2x3_t, f32]
    compose:
      - LLVMLink:
          name: 'ld3r{neon_type[1].dup_nox}'
          arguments:
            - 'ptr: {type[0]}'
          links:
            - link: 'llvm.aarch64.neon.ld3r.v{neon_type[1].lane}{type[2]}.p0{type[2]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vld3{neon_type[1].dup_nox}', ['a as _']]

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr: [*enable-v7, *target-is-arm, *neon-unstable]
    assert_instr: [vld3]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x3_t, i8, '1']
      - ["*const i16", int16x4x3_t, i16, '2']
      - ["*const i32", int32x2x3_t, i32, '4']
      - ["*const i8", int8x16x3_t, i8, '1']
      - ["*const i16", int16x8x3_t, i16, '2']
      - ["*const i32", int32x4x3_t, i32, '4']
      - ["*const f32", float32x4x3_t, f32, '4']
      - ["*const f32", float32x2x3_t, f32, '4']
    compose:
      - LLVMLink:
          name: 'vld3{neon_type[1].dup_nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3dup.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].dup_nox}', ['a as *const i8', '{type[3]}']]

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld3]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld3r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const u8', uint8x8x3_t, int8x8x3_t]
      - ['*const u16', uint16x4x3_t, int16x4x3_t]
      - ['*const u32', uint32x2x3_t, int32x2x3_t]
      - ['*const u8', uint8x16x3_t, int8x16x3_t]
      - ['*const u16', uint16x8x3_t, int16x8x3_t]
      - ['*const u32', uint32x4x3_t, int32x4x3_t]
      - ['*const p8', poly8x8x3_t, int8x8x3_t]
      - ['*const p16', poly16x4x3_t, int16x4x3_t]
      - ['*const p8', poly8x16x3_t, int8x16x3_t]
      - ['*const p16', poly16x8x3_t, int16x8x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].dup_nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr: [*target-is-arm, *enable-v7, *neon-unstable]
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x3_t, i64, '8']
    compose:
      - LLVMLink:
          name: 'vld3{neon_type[1].dup_nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld3dup.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld3{neon_type[1].dup_nox}', ['a as *const i8', '{type[3]}']]

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld3r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const u64", uint64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].dup_nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld3{neon_type[1].dup_nox}"
    doc: Load single 3-element structure and replicate to all lanes of three registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld3r]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld3{neon_type[2].dup_nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [ld4]
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x4_t, i8, '*const int8x8_t']
      - ['*const i32', int32x4x4_t, i32, '*const int32x4_t']
      - ['*const i16', int16x4x4_t, i16, '*const int16x4_t']
      - ['*const i32', int32x2x4_t, i32, '*const int32x2_t']
      - ['*const i8', int8x16x4_t, i8, '*const int8x16_t']
      - ['*const i16', int16x8x4_t, i16, '*const int16x8_t']
      - ['*const f32', float32x2x4_t, f32, '*const float32x2_t']
      - ['*const f32', float32x4x4_t, f32, '*const float32x4_t']
    compose:
      - LLVMLink:
          name: 'vld4{neon_type[1].nox}'
          arguments:
            - 'ptr: {type[3]}'
          links:
            - link: 'llvm.aarch64.neon.ld4.v{neon_type[1].lane}{type[2]}.p0v{neon_type[1].lane}{type[2]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vld4{neon_type[1].nox}', ['a as _']]

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr: [*target-not-arm, *neon-stable]
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ['*const i64', int64x1x4_t, i64, '*const int64x1_t']
    compose:
      - LLVMLink:
          name: 'vld4{neon_type[1].nox}'
          arguments:
            - 'ptr: {type[3]}'
          links:
            - link: 'llvm.aarch64.neon.ld4.v{neon_type[1].lane}{type[2]}.p0v{neon_type[1].lane}{type[2]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vld4{neon_type[1].nox}', ['a as _']]

  - name: "vld4{neon_type[1].lane_nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [ld4, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable
    static_defs:
      - "const LANE: i32"
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x4_t, int8x8_t, i8, '3']
      - ['*const i16', int16x4x4_t, int16x4_t, i16, '2']
      - ['*const i16', int16x8x4_t, int16x8_t, i16, '3']
      - ['*const i32', int32x2x4_t, int32x2_t, i32, '1']
      - ['*const i32', int32x4x4_t, int32x4_t, i32, '2']
      - ['*const f32', float32x2x4_t, float32x2_t, f32, '1']
      - ['*const f32', float32x4x4_t, float32x4_t, f32, '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[4]}']]
      - LLVMLink:
          name: 'ld4lane.{neon_type[2]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'n: i64'
            - 'ptr: *const i8'
          links:
            - link: 'llvm.aarch64.neon.ld4lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vld4{neon_type[1].lane_nox}', ['b.0', 'b.1', 'b.2', 'b.3', 'LANE as i64', 'a as _']]

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [vld4]
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x4_t, i8, '1']
      - ['*const i16', int16x4x4_t, i16, '2']
      - ['*const i32', int32x2x4_t, i32, '4']
      - ['*const i8', int8x16x4_t, i8, '1']
      - ['*const i16', int16x8x4_t, i16, '2']
      - ['*const i32', int32x4x4_t, i32, '4']
      - ['*const f32', float32x4x4_t, f32, '4']
      - ['*const f32', float32x2x4_t, f32, '4']
    compose:
      - LLVMLink:
          name: 'vld4{neon_type[1].nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld4.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld4{neon_type[1].nox}', ['a as *const i8', '{type[3]}']]

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - ['*const i64', int64x1x4_t, i64, '8']
    compose:
      - LLVMLink:
          name: 'vld4{neon_type[1].nox}'
          arguments:
            - 'ptr: *const i8'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld4.v{neon_type[1].lane}{type[2]}.p0i8'
              arch: arm
      - FnCall: ['_vld4{neon_type[1].nox}', ['a as *const i8', '{type[3]}']]

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld4]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld4]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const u8', uint8x8x4_t, int8x8x4_t]
      - ['*const u16', uint16x4x4_t, int16x4x4_t]
      - ['*const u32', uint32x2x4_t, int32x2x4_t]
      - ['*const u8', uint8x16x4_t, int8x16x4_t]
      - ['*const u16', uint16x8x4_t, int16x8x4_t]
      - ['*const u32', uint32x4x4_t, int32x4x4_t]
      - ['*const p8', poly8x8x4_t, int8x8x4_t]
      - ['*const p16', poly16x4x4_t, int16x4x4_t]
      - ['*const p8', poly8x16x4_t, int8x16x4_t]
      - ['*const p16', poly16x8x4_t, int16x8x4_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld4{neon_type[2].nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const u64', uint64x1x4_t, int64x1x4_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld4{neon_type[2].nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld4{neon_type[1].nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v8
      - FnCall:
          - target_feature
          - - 'enable = "neon,aes"'
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['*const p64', poly64x1x4_t, int64x1x4_t]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld4{neon_type[2].nox}'
                - - FnCall:
                      - transmute
                      - - a

  - name: "vld4{neon_type[1].lane_nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *enable-v7
      - *target-is-arm
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vld4, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-unstable
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - ['*const i8', int8x8x4_t, int8x8_t, i8, '1', '3']
      - ['*const i16', int16x4x4_t, int16x4_t, i16, '2', '2']
      - ['*const i32', int32x2x4_t, int32x2_t, i32, '4', '1']
      - ['*const i16', int16x8x4_t, int16x8_t, i16, '2', '3']
      - ['*const i32', int32x4x4_t, int32x4_t, i32, '4', '2']
      - ['*const f32', float32x2x4_t, float32x2_t, f32, '4', '1']
      - ['*const f32', float32x4x4_t, float32x4_t, f32, '4', '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[5]}']]
      - LLVMLink:
          name: 'ld4lane.{neon_type[2]}'
          arguments:
            - 'ptr: *const i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vld4lane.v{neon_type[1].lane}{type[3]}.p0i8'
              arch: arm
      - FnCall: ['_vld4{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', LANE, '{type[4]}']]

  - name: "vld4{neon_type[1].lane_nox}"
    doc: Load multiple 4-element structures to four registers
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vld4, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ld4, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - ['*const u8', uint8x8x4_t, int8x8x4_t, '3']
      - ['*const u16', uint16x4x4_t, int16x4x4_t, '2']
      - ['*const u32', uint32x2x4_t, int32x2x4_t, '1']
      - ['*const u16', uint16x8x4_t, int16x8x4_t, '3']
      - ['*const u32', uint32x4x4_t, int32x4x4_t, '2']
      - ['*const p8', poly8x8x4_t, int8x8x4_t, '3']
      - ['*const p16', poly16x4x4_t, int16x4x4_t, '2']
      - ['*const p16', poly16x8x4_t, int16x8x4_t, '3']
    compose:
      - FnCall: [static_assert_uimm_bits!, ['LANE', '{type[3]}']]
      - FnCall:
          - transmute
          - - FnCall:
                - 'vld4{neon_type[2].lane_nox}::<LANE>'
                - - FnCall: [transmute, [a]]
                  - FnCall: [transmute, [b]]

  - name: "vst1{neon_type[1].lane_nox}"
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    types:
      - ['*mut i64', int64x1_t]
      - ['*mut u64', uint64x1_t]
    compose:
      - FnCall: [static_assert!, ['LANE == 0']]
      - Assign:
          - "*a"
          - FnCall: [simd_extract!, [b, 'LANE as u32']]
      - Identifier: [';', Symbol]

  - name: "vst1{neon_type[1].lane_nox}"
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    attr:
      - *neon-v8
      - FnCall:
          - target_feature
          - - 'enable = "neon,aes"'
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    types:
      - ['*mut p64', poly64x1_t]
    compose:
      - FnCall: [static_assert!, ['LANE == 0']]
      - Assign:
          - "*a"
          - FnCall: [simd_extract!, [b, 'LANE as u32']]
      - Identifier: [';', Symbol]

  - name: "vst1{neon_type[1].lane_nox}"
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    attr:
      - *neon-v8
      - FnCall:
          - target_feature
          - - 'enable = "neon,aes"'
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    types:
      - ['*mut p64', poly64x2_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - Assign:
          - "*a"
          - FnCall: [simd_extract!, [b, 'LANE as u32']]
      - Identifier: [';', Symbol]

  - name: "vst1{neon_type[1].lane_nox}"
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ["2"]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    types:
      - ['*mut i8', int8x8_t, '3']
      - ['*mut i16', int16x4_t, '2']
      - ['*mut i32', int32x2_t, '1']
      - ['*mut i8', int8x16_t, '4']
      - ['*mut i16', int16x8_t, '3']
      - ['*mut i32', int32x4_t, '2']
      - ['*mut i64', int64x2_t, '1']
      - ['*mut u8', uint8x8_t, '3']
      - ['*mut u16', uint16x4_t, '2']
      - ['*mut u32', uint32x2_t, '1']
      - ['*mut u8', uint8x16_t, '4']
      - ['*mut u16', uint16x8_t, '3']
      - ['*mut u32', uint32x4_t, '2']
      - ['*mut u64', uint64x2_t, '1']
      - ['*mut p8', poly8x8_t, '3']
      - ['*mut p16', poly16x4_t, '2']
      - ['*mut p8', poly8x16_t, '4']
      - ['*mut p16', poly16x8_t, '3']
      - ['*mut f32', float32x2_t, '1']
      - ['*mut f32', float32x4_t, '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - Assign:
          - "*a"
          - FnCall: [simd_extract!, [b, 'LANE as u32']]
      - Identifier: [';', Symbol]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [st1]
    types:
      - [i8, int8x8x2_t, int8x8_t]
      - [i16, int16x4x2_t, int16x4_t]
      - [i32, int32x2x2_t, int32x2_t]
      - [i64, int64x1x2_t, int64x1_t]
      - [i8, int8x16x2_t, int8x16_t]
      - [i16, int16x8x2_t, int16x8_t]
      - [i32, int32x4x2_t, int32x4_t]
      - [i64, int64x2x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x2.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'ptr: *mut {type[0]}'
          links:
            - link: 'llvm.aarch64.neon.st1x2.v{neon_type[1].lane}{type[0]}.p0{type[0]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vst1{neon_type[1].no}', ['b.0', 'b.1', 'a']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [st1]
    types:
      - [i8, int8x8x3_t, int8x8_t]
      - [i16, int16x4x3_t, int16x4_t]
      - [i32, int32x2x3_t, int32x2_t]
      - [i64, int64x1x3_t, int64x1_t]
      - [i8, int8x16x3_t, int8x16_t]
      - [i16, int16x8x3_t, int16x8_t]
      - [i32, int32x4x3_t, int32x4_t]
      - [i64, int64x2x3_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x3.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'ptr: *mut {type[0]}'
          links:
            - link: 'llvm.aarch64.neon.st1x3.v{neon_type[1].lane}{type[0]}.p0{type[0]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vst1{neon_type[1].no}', ['b.0', 'b.1', 'b.2', 'a']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [st1]
    types:
      - [i8, int8x8x4_t, int8x8_t]
      - [i16, int16x4x4_t, int16x4_t]
      - [i32, int32x2x4_t, int32x2_t]
      - [i64, int64x1x4_t, int64x1_t]
      - [i8, int8x16x4_t, int8x16_t]
      - [i16, int16x8x4_t, int16x8_t]
      - [i32, int32x4x4_t, int32x4_t]
      - [i64, int64x2x4_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x4.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'ptr: *mut {type[0]}'
          links:
            - link: 'llvm.aarch64.neon.st1x4.v{neon_type[1].lane}{type[0]}.p0{type[0]}'
              arch: aarch64,arm64ec
      - FnCall: ['_vst1{neon_type[1].no}', ['b.0', 'b.1', 'b.2', 'b.3', 'a']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [vst1]
    types:
      - [i8, int8x8x2_t, int8x8_t]
      - [i16, int16x4x2_t, int16x4_t]
      - [i32, int32x2x2_t, int32x2_t]
      - [i64, int64x1x2_t, int64x1_t]
      - [i8, int8x16x2_t, int8x16_t]
      - [i16, int16x8x2_t, int16x8_t]
      - [i32, int32x4x2_t, int32x4_t]
      - [i64, int64x2x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x2.{neon_type[1]}'
          arguments:
            - 'ptr: *mut {type[0]}'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
          links:
            - link: 'llvm.arm.neon.vst1x2.p0{type[0]}.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst1{neon_type[1].no}', ['a', 'b.0', 'b.1']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *enable-v7
      - *target-is-arm
      - *neon-unstable
    assert_instr: [vst1]
    types:
      - [i8, int8x8x3_t, int8x8_t]
      - [i16, int16x4x3_t, int16x4_t]
      - [i32, int32x2x3_t, int32x2_t]
      - [i64, int64x1x3_t, int64x1_t]
      - [i8, int8x16x3_t, int8x16_t]
      - [i16, int16x8x3_t, int16x8_t]
      - [i32, int32x4x3_t, int32x4_t]
      - [i64, int64x2x3_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x3.{neon_type[1]}'
          arguments:
            - 'ptr: *mut {type[0]}'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
          links:
            - link: 'llvm.arm.neon.vst1x3.p0{type[0]}.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst1{neon_type[1].no}', ['a', 'b.0', 'b.1', 'b.2']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures from one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vst1]
    types:
      - [i8, int8x8x4_t, int8x8_t]
      - [i16, int16x4x4_t, int16x4_t]
      - [i32, int32x2x4_t, int32x2_t]
      - [i64, int64x1x4_t, int64x1_t]
      - [i8, int8x16x4_t, int8x16_t]
      - [i16, int16x8x4_t, int16x8_t]
      - [i32, int32x4x4_t, int32x4_t]
      - [i64, int64x2x4_t, int64x2_t]
    compose:
      - LLVMLink:
          name: 'st1x4.{neon_type[1]}'
          arguments:
            - 'ptr: *mut {type[0]}'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
          links:
            - link: 'llvm.arm.neon.vst1x4.p0{type[0]}.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst1{neon_type[1].no}', ['a', 'b.0', 'b.1', 'b.2', 'b.3']]

  - name: 'vst1{neon_type[1].no}'
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    safety:
      unsafe: [neon]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vst1]
    types:
      - [f32, float32x2x4_t, float32x2_t]
      - [f32, float32x4x4_t, float32x4_t]
    compose:
      - LLVMLink:
          name: 'st1x4.{neon_type[1]}'
          arguments:
            - 'ptr: *mut {type[0]}'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
          links:
            - link: 'llvm.arm.neon.vst1x4.p0{type[0]}.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst1{neon_type[1].no}', ['a', 'b.0', 'b.1', 'b.2', 'b.3']]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v8
      - *neon-aes
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [p64, poly64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - "vst2{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x2_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'vst2.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst2.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst2{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', '8']]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u64, uint64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - "vst2{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x2_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'st2.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st2.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst2{neon_type[1].nox}', ['b.0', 'b.1', 'a as _']]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [st2]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x2_t, int8x8_t]
      - [i16, int16x4x2_t, int16x4_t]
      - [i32, int32x2x2_t, int32x2_t]
      - [i8, int8x16x2_t, int8x16_t]
      - [i16, int16x8x2_t, int16x8_t]
      - [i32, int32x4x2_t, int32x4_t]
      - [f32, float32x2x2_t, float32x2_t]
      - [f32, float32x4x2_t, float32x4_t]
    compose:
      - LLVMLink:
          name: 'st2.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st2.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst2{neon_type[1].nox}', ['b.0', 'b.1', 'a as _']]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst2]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st2]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x2_t, int8x8x2_t]
      - [u16, uint16x4x2_t, int16x4x2_t]
      - [u32, uint32x2x2_t, int32x2x2_t]
      - [u8, uint8x16x2_t, int8x16x2_t]
      - [u16, uint16x8x2_t, int16x8x2_t]
      - [u32, uint32x4x2_t, int32x4x2_t]
      - [p8, poly8x8x2_t, int8x8x2_t]
      - [p16, poly16x4x2_t, int16x4x2_t]
      - [p8, poly8x16x2_t, int8x16x2_t]
      - [p16, poly16x8x2_t, int16x8x2_t]
    compose:
      - FnCall:
          - "vst2{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst2{neon_type[1].lane_nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st2, 'LANE = 0']]}]]
      - *neon-stable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x2_t, '3', int8x8_t]
      - [i16, int16x4x2_t, '2', int16x4_t]
      - [i32, int32x2x2_t, '1', int32x2_t]
      - [i16, int16x8x2_t, '3', int16x8_t]
      - [i32, int32x4x2_t, '2', int32x4_t]
      - [f32, float32x2x2_t, '1', float32x2_t]
      - [f32, float32x4x2_t, '2', float32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst2.{neon_type[1].lane_nox}'
          arguments:
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'n: i64'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st2lane.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst2{neon_type[1].lane_nox}', ['b.0', 'b.1', 'LANE as i64', 'a as _']]

  - name: "vst2{neon_type[1].lane_nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst2, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st2, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x2_t, int8x8x2_t, '3']
      - [u16, uint16x4x2_t, int16x4x2_t, '2']
      - [u32, uint32x2x2_t, int32x2x2_t, '1']
      - [u16, uint16x8x2_t, int16x8x2_t, '3']
      - [u32, uint32x4x2_t, int32x4x2_t, '2']
      - [p8, poly8x8x2_t, int8x8x2_t, '3']
      - [p16, poly16x4x2_t, int16x4x2_t, '2']
      - [p16, poly16x8x2_t, int16x8x2_t, '3']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vst2{neon_type[2].lane_nox}::<LANE>"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst2{neon_type[1].nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vst2]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x2_t, int8x8_t, '1']
      - [i16, int16x4x2_t, int16x4_t, '2']
      - [i32, int32x2x2_t, int32x2_t, '4']
      - [i8, int8x16x2_t, int8x16_t, '1']
      - [i16, int16x8x2_t, int16x8_t, '2']
      - [i32, int32x4x2_t, int32x4_t, '4']
      - [f32, float32x2x2_t, float32x2_t, '4']
      - [f32, float32x4x2_t, float32x4_t, '4']
    compose:
      - LLVMLink:
          name: 'vst2.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst2.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst2{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', "{type[3]}"]]

  - name: "vst2{neon_type[1].lane_nox}"
    doc: "Store multiple 2-element structures from two registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vst2, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x2_t, '3', int8x8_t, '1']
      - [i16, int16x4x2_t, '2', int16x4_t, '2']
      - [i32, int32x2x2_t, '1', int32x2_t, '4']
      - [i16, int16x8x2_t, '3', int16x8_t, '2']
      - [i32, int32x4x2_t, '2', int32x4_t, '4']
      - [f32, float32x4x2_t, '2', float32x4_t, '4']
      - [f32, float32x2x2_t, '1', float32x2_t, '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst2lane.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst2lane.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst2{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'LANE', "{type[4]}"]]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x3_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'st3.{neon_type[1].nox}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st3.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst3{neon_type[1].nox}', ['b.0', 'b.1', 'b.2', 'a as _']]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v8
      - *neon-aes
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [p64, poly64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - "vst3{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x3_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'vst3.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst3.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst3{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', '8']]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u64, uint64x1x3_t, int64x1x3_t]
    compose:
      - FnCall:
          - "vst3{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst3{neon_type[1].lane_nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst3, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x3_t, int8x8x3_t, '3']
      - [u16, uint16x4x3_t, int16x4x3_t, '2']
      - [u32, uint32x2x3_t, int32x2x3_t, '1']
      - [u16, uint16x8x3_t, int16x8x3_t, '3']
      - [u32, uint32x4x3_t, int32x4x3_t, '2']
      - [p8, poly8x8x3_t, int8x8x3_t, '3']
      - [p16, poly16x4x3_t, int16x4x3_t, '2']
      - [p16, poly16x8x3_t, int16x8x3_t, '3']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vst3{neon_type[2].lane_nox}::<LANE>"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst3]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st3]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x3_t, int8x8x3_t]
      - [u16, uint16x4x3_t, int16x4x3_t]
      - [u32, uint32x2x3_t, int32x2x3_t]
      - [u8, uint8x16x3_t, int8x16x3_t]
      - [u16, uint16x8x3_t, int16x8x3_t]
      - [u32, uint32x4x3_t, int32x4x3_t]
      - [p8, poly8x8x3_t, int8x8x3_t]
      - [p16, poly16x4x3_t, int16x4x3_t]
      - [p8, poly8x16x3_t, int8x16x3_t]
      - [p16, poly16x8x3_t, int16x8x3_t]
    compose:
      - FnCall:
          - "vst3{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vst3]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x3_t, int8x8_t, '1']
      - [i16, int16x4x3_t, int16x4_t, '2']
      - [i32, int32x2x3_t, int32x2_t, '4']
      - [i8, int8x16x3_t, int8x16_t, '1']
      - [i16, int16x8x3_t, int16x8_t, '2']
      - [i32, int32x4x3_t, int32x4_t, '4']
      - [f32, float32x2x3_t, float32x2_t, '4']
      - [f32, float32x4x3_t, float32x4_t, '4']
    compose:
      - LLVMLink:
          name: 'vst3.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst3.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst3{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', "{type[3]}"]]

  - name: "vst3{neon_type[1].lane_nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vst3, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x3_t, '3', int8x8_t, '1']
      - [i16, int16x4x3_t, '2', int16x4_t, '2']
      - [i32, int32x2x3_t, '1', int32x2_t, '4']
      - [i16, int16x8x3_t, '3', int16x8_t, '2']
      - [i32, int32x4x3_t, '2', int32x4_t, '4']
      - [f32, float32x2x3_t, '1', float32x2_t, '4']
      - [f32, float32x4x3_t, '2', float32x4_t, '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst3lane.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'c: {type[3]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst3lane.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst3{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', "{type[4]}"]]

  - name: "vst3{neon_type[1].nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr: [*target-not-arm, *neon-stable]
    assert_instr: [st3]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x3_t, int8x8_t]
      - [i16, int16x4x3_t, int16x4_t]
      - [i32, int32x2x3_t, int32x2_t]
      - [i8, int8x16x3_t, int8x16_t]
      - [i16, int16x8x3_t, int16x8_t]
      - [i32, int32x4x3_t, int32x4_t]
      - [f32, float32x2x3_t, float32x2_t]
      - [f32, float32x4x3_t, float32x4_t]
    compose:
      - LLVMLink:
          name: 'vst3.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st3.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst3{neon_type[1].nox}', ['b.0', 'b.1', 'b.2', 'a as _']]

  - name: "vst3{neon_type[1].lane_nox}"
    doc: "Store multiple 3-element structures from three registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st3, 'LANE = 0']]}]]
      - *neon-stable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x3_t, '3', int8x8_t]
      - [i16, int16x4x3_t, '2', int16x4_t]
      - [i32, int32x2x3_t, '1', int32x2_t]
      - [i16, int16x8x3_t, '3', int16x8_t]
      - [i32, int32x4x3_t, '2', int32x4_t]
      - [f32, float32x2x3_t, '1', float32x2_t]
      - [f32, float32x4x3_t, '2', float32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst3.{neon_type[1].lane_nox}'
          arguments:
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'c: {type[3]}'
            - 'n: i64'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st3lane.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst3{neon_type[1].lane_nox}', ['b.0', 'b.1', 'b.2', 'LANE as i64', 'a as _']]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v8
      - *neon-aes
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [p64, poly64x1x4_t, int64x1x4_t]
    compose:
      - FnCall:
          - "vst4{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x4_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'vst4.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst4.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst4{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', '8']]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - *neon-stable
    assert_instr: [nop]
    safety:
      unsafe: [neon]
    types:
      - [i64, int64x1x4_t, int64x1_t]
    compose:
      - LLVMLink:
          name: 'vst4.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st4.{neon_type[2]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst4{neon_type[1].nox}', ['b.0', 'b.1', 'b.2', 'b.3', 'a as _']]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u64, uint64x1x4_t, int64x1x3_t]
    compose:
      - FnCall:
          - "vst4{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst4{neon_type[1].lane_nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst4, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st4, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x4_t, int8x8x4_t, '3']
      - [u16, uint16x4x4_t, int16x4x4_t, '2']
      - [u32, uint32x2x4_t, int32x2x4_t, '1']
      - [u16, uint16x8x4_t, int16x8x4_t, '3']
      - [u32, uint32x4x4_t, int32x4x4_t, '2']
      - [p8, poly8x8x4_t, int8x8x4_t, '3']
      - [p16, poly16x4x4_t, int16x4x4_t, '2']
      - [p16, poly16x8x4_t, int16x8x4_t, '3']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vst4{neon_type[2].lane_nox}::<LANE>"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vst4]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [st4]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [u8, uint8x8x4_t, int8x8x4_t]
      - [u16, uint16x4x4_t, int16x4x4_t]
      - [u32, uint32x2x4_t, int32x2x4_t]
      - [u8, uint8x16x4_t, int8x16x4_t]
      - [u16, uint16x8x4_t, int16x8x4_t]
      - [u32, uint32x4x4_t, int32x4x4_t]
      - [p8, poly8x8x4_t, int8x8x4_t]
      - [p16, poly16x4x4_t, int16x4x4_t]
      - [p8, poly8x16x4_t, int8x16x4_t]
      - [p16, poly16x8x4_t, int16x8x4_t]
    compose:
      - FnCall:
          - "vst4{neon_type[2].nox}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - *neon-unstable
    assert_instr: [vst4]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x4_t, int8x8_t, '1']
      - [i16, int16x4x4_t, int16x4_t, '2']
      - [i32, int32x2x4_t, int32x2_t, '4']
      - [i8, int8x16x4_t, int8x16_t, '1']
      - [i16, int16x8x4_t, int16x8_t, '2']
      - [i32, int32x4x4_t, int32x4_t, '4']
      - [f32, float32x2x4_t, float32x2_t, '4']
      - [f32, float32x4x4_t, float32x4_t, '4']
    compose:
      - LLVMLink:
          name: 'vst4.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst4.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst4{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', "{type[3]}"]]

  - name: "vst4{neon_type[1].lane_nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vst4, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-unstable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x4_t, '3', int8x8_t, '1']
      - [i16, int16x4x4_t, '2', int16x4_t, '2']
      - [i32, int32x2x4_t, '1', int32x2_t, '4']
      - [i16, int16x8x4_t, '3', int16x8_t, '2']
      - [i32, int32x4x4_t, '2', int32x4_t, '4']
      - [f32, float32x2x4_t, '1', float32x2_t, '4']
      - [f32, float32x4x4_t, '2', float32x4_t, '4']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst4lane.{neon_type[1]}'
          arguments:
            - 'ptr: *mut i8'
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'c: {type[3]}'
            - 'd: {type[3]}'
            - 'n: i32'
            - 'size: i32'
          links:
            - link: 'llvm.arm.neon.vst4lane.p0i8.v{neon_type[1].lane}{type[0]}'
              arch: arm
      - FnCall: ['_vst4{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', 'LANE', "{type[4]}"]]

  - name: "vst4{neon_type[1].nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr: [*target-not-arm, *neon-stable]
    assert_instr: [st4]
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x4_t, int8x8_t]
      - [i16, int16x4x4_t, int16x4_t]
      - [i32, int32x2x4_t, int32x2_t]
      - [i8, int8x16x4_t, int8x16_t]
      - [i16, int16x8x4_t, int16x8_t]
      - [i32, int32x4x4_t, int32x4_t]
      - [f32, float32x2x4_t, float32x2_t]
      - [f32, float32x4x4_t, float32x4_t]
    compose:
      - LLVMLink:
          name: 'vst4.{neon_type[1]}'
          arguments:
            - 'a: {type[2]}'
            - 'b: {type[2]}'
            - 'c: {type[2]}'
            - 'd: {type[2]}'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st4.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst4{neon_type[1].nox}', ['b.0', 'b.1', 'b.2', 'b.3', 'a as _']]

  - name: "vst4{neon_type[1].lane_nox}"
    doc: "Store multiple 4-element structures from four registers"
    arguments: ["a: *mut {type[0]}", "b: {neon_type[1]}"]
    attr:
      - *target-not-arm
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st4, 'LANE = 0']]}]]
      - *neon-stable
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [i8, int8x8x4_t, '3', int8x8_t]
      - [i16, int16x4x4_t, '2', int16x4_t]
      - [i32, int32x2x4_t, '1', int32x2_t]
      - [i16, int16x8x4_t, '3', int16x8_t]
      - [i32, int32x4x4_t, '2', int32x4_t]
      - [f32, float32x2x4_t, '1', float32x2_t]
      - [f32, float32x4x4_t, '2', float32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - LLVMLink:
          name: 'vst4.{neon_type[1].lane_nox}'
          arguments:
            - 'a: {type[3]}'
            - 'b: {type[3]}'
            - 'c: {type[3]}'
            - 'd: {type[3]}'
            - 'n: i64'
            - 'ptr: *mut i8'
          links:
            - link: 'llvm.aarch64.neon.st4lane.v{neon_type[1].lane}{type[0]}.p0i8'
              arch: aarch64,arm64ec
      - FnCall: ['_vst4{neon_type[1].lane_nox}', ['b.0', 'b.1', 'b.2', 'b.3', 'LANE as i64', 'a as _']]

  - name: "vusdot{neon_type[0].no}"
    doc: "Dot product vector form with unsigned and signed integers"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-i8mm
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vusdot]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [usdot]]}]]
      - *neon-unstable-i8mm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, uint8x8_t, int8x8_t]
      - [int32x4_t, uint8x16_t, int8x16_t]
    compose:
      - LLVMLink:
          name: "usdot.{neon_type[0]}"
          links:
            - link: "llvm.aarch64.neon.usdot.v{neon_type[0].lane}i32.v{neon_type[1].lane}i8"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.usdot.v{neon_type[0].lane}i32.v{neon_type[1].lane}i8"
              arch: arm

  - name: "vusdot{type[0]}"
    doc: "Dot product index form with unsigned and signed integers"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[2]}", "c: int8x8_t"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-i8mm
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vusdot, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [usdot, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - *neon-unstable-i8mm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - ['_lane_s32', int32x2_t, uint8x8_t, '[LANE as u32, LANE as u32]']
      - ['q_lane_s32', int32x4_t, uint8x16_t, '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - Let:
          - c
          - int32x2_t
          - FnCall: [transmute, [c]]
      - Let:
          - c
          - "{type[1]}"
          - FnCall: [simd_shuffle!, [c, c, "{type[3]}"]]
      - FnCall: ["vusdot{neon_type[1].no}", [a, b, {FnCall: [transmute, [c]]}]]

  - name: "vsudot{neon_type[0].lane_nox}"
    doc: "Dot product index form with signed and unsigned integers"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-i8mm
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsudot, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sudot, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - *neon-unstable-i8mm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int8x8_t, uint8x8_t, '[LANE as u32, LANE as u32]', uint32x2_t]
      - [int32x4_t, int8x16_t, uint8x8_t, '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]', uint32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - Let:
          - c
          - uint32x2_t
          - FnCall: [transmute, [c]]
      - Let:
          - c
          - "{type[4]}"
          - FnCall: [simd_shuffle!, [c, c, "{type[3]}"]]
      - FnCall: ["vusdot{neon_type[0].no}", [a, {FnCall: [transmute, [c]]}, b]]

  - name: "vmul{neon_type[1].no}"
    doc: Multiply
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vmul{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [mul]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['.i8', int8x8_t]
      - ['.i8', int8x16_t]
      - ['.i16', int16x4_t]
      - ['.i16', int16x8_t]
      - ['.i32', int32x2_t]
      - ['.i32', int32x4_t]
      - ['.i8', uint8x8_t]
      - ['.i8', uint8x16_t]
      - ['.i16', uint16x4_t]
      - ['.i16', uint16x8_t]
      - ['.i32', uint32x2_t]
      - ['.i32', uint32x4_t]
    compose:
      - FnCall: [simd_mul, [a, b]]

  - name: "vmul{neon_type[1].no}"
    doc: Multiply
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vmul.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fmul]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [f32, float32x2_t]
      - [f32, float32x4_t]
    compose:
      - FnCall: [simd_mul, [a, b]]

  - name: "vmul{neon_type[0].lane_nox}"
    doc: Multiply
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmul, 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [mul, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int16x8_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int32x2_t, int32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [int32x4_t, int32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint16x4_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint16x8_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint32x2_t, uint32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [uint32x4_t, uint32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: ["static_assert_uimm_bits!", [LANE, "{type[2]}"]]
      - FnCall:
          - simd_mul
          - - a
            - FnCall: ["simd_shuffle!", [b, b, "{type[3]}"]]

  - name: "vmul{neon_type[0].laneq_nox}"
    doc: Multiply
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmul, 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [mul, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    static_defs: ["const LANE: i32"]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int16x8_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int32x2_t, int32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [int32x4_t, int32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint16x4_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint16x8_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint32x2_t, uint32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [uint32x4_t, uint32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: ["static_assert_uimm_bits!", [LANE, "{type[2]}"]]
      - FnCall:
          - simd_mul
          - - a
            - FnCall: ["simd_shuffle!", [b, b, "{type[3]}"]]

  - name: "vmull{neon_type[1].no}"
    doc: Signed multiply long
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vmull.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [smull]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["s8", int8x8_t, int16x8_t]
      - ["s16", int16x4_t, int32x4_t]
      - ["s32", int32x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "smull.{neon_type[1]}"
          links:
            - link: "llvm.aarch64.neon.smull.{neon_type[1]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vmulls.{neon_type[1]}"
              arch: arm

  - name: "vmull{neon_type[1].no}"
    doc: "Unsigned multiply long"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vmull.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [umull]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["u8", uint8x8_t, uint16x8_t]
      - ["u16", uint16x4_t, uint32x4_t]
      - ["u32", uint32x2_t, uint64x2_t]
    compose:
      - LLVMLink:
          name: "smull.{neon_type[1]}"
          links:
            - link: "llvm.aarch64.neon.umull.{neon_type[1]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vmullu.{neon_type[1]}"
              arch: arm

  - name: "vmull{neon_type[1].no}"
    doc: "Polynomial multiply long"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vmull.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [pmull]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ["p8", poly8x8_t, poly16x8_t, int8x8_t]
    compose:
      - LLVMLink:
          name: "pmull.{neon_type[1].no}"
          links:
            - link: "llvm.aarch64.neon.pmull.{neon_type[3]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vmullp.{neon_type[3]}"
              arch: arm

  - name: "vmull_n{neon_type[0].no}"
    doc: Vector long multiply with scalar
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ["vmull"]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [smull]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16", int32x4_t]
      - [int32x2_t, "i32", int64x2_t]
    compose:
      - FnCall:
          - "vmull{neon_type[0].no}"
          - - a
            - FnCall:
                - "vdup_n{neon_type[0].no}"
                - - b

  - name: "vmull_n{neon_type[0].no}"
    doc: Vector long multiply with scalar
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ["vmull"]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [umull]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint16x4_t, "u16", uint32x4_t]
      - [uint32x2_t, "u32", uint64x2_t]
    compose:
      - FnCall:
          - "vmull{neon_type[0].no}"
          - - a
            - FnCall:
                - "vdup_n{neon_type[0].no}"
                - - b

  - name: "vfma{neon_type.no}"
    doc: Floating-point fused Multiply-Add to accumulator(vector)
    arguments: ["a: {neon_type}", "b: {neon_type}", "c: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "vfp4"']]}]]
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - vfma
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - fmla
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "fma.{neon_type}"
          links:
            - link: "llvm.fma.{neon_type}"
              arch: aarch64
            - link: "llvm.fma.{neon_type}"
              arch: arm
      - FnCall: ["_vfma{neon_type.no}", [b, c, a]]

  - name: "vfma{neon_type[0].N}"
    doc: Floating-point fused Multiply-Add to accumulator(vector)
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "vfp4"']]}]]
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - vfma
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - fmla
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, f32]
      - [float32x4_t, f32]
    compose:
      - FnCall:
          - "vfma{neon_type[0].no}"
          - - a
            - b
            - FnCall:
                - "vdup{neon_type[0].N}_vfp4"
                - - c

  - name: "vsub{neon_type[1].no}"
    doc: "Subtract"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vsub{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['.i8', int8x8_t]
      - ['.i8', int8x16_t]
      - ['.i16', int16x4_t]
      - ['.i16', int16x8_t]
      - ['.i32', int32x2_t]
      - ['.i32', int32x4_t]
      - ['.i8', uint8x8_t]
      - ['.i8', uint8x16_t]
      - ['.i16', uint16x4_t]
      - ['.i16', uint16x8_t]
      - ['.i32', uint32x2_t]
      - ['.i32', uint32x4_t]
      - ['.i64', int64x1_t]
      - ['.i64', int64x2_t]
      - ['.i64', uint64x1_t]
      - ['.i64', uint64x2_t]
    compose:
      - FnCall: [simd_sub, [a, b]]

  - name: "vsub{neon_type[1].no}"
    doc: "Subtract"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vsub.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fsub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['f32', float32x2_t]
      - ['f32', float32x4_t]
    compose:
      - FnCall: [simd_sub, [a, b]]

  - name: "vadd{neon_type.no}"
    doc: Bitwise exclusive OR
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - target_feature
                - - 'enable = "v7"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - nop
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - nop
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - poly8x8_t
      - poly16x4_t
      - poly8x16_t
      - poly16x8_t
      - poly64x1_t
      - poly64x2_t
    compose:
      - FnCall:
          - simd_xor
          - - a
            - b

  - name: "vaddq_{type}"
    doc: Bitwise exclusive OR
    arguments: ["a: {type}", "b: {type}"]
    return_type: "{type}"
    attr:
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - target_feature
                - - 'enable = "v7"'
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - 'target_arch = "arm"'
            - FnCall:
                - assert_instr
                - - nop
      - FnCall:
          - cfg_attr
          - - FnCall:
                - all
                - - test
                  - FnCall:
                      - any
                      - - 'target_arch = "aarch64"'
                        - 'target_arch = "arm64ec"'
            - FnCall:
                - assert_instr
                - - nop
      - FnCall:
          - cfg_attr
          - - FnCall:
                - not
                - - 'target_arch = "arm"'
            - FnCall:
                - stable
                - - 'feature = "neon_intrinsics"'
                  - 'since = "1.59.0"'
      - FnCall:
          - cfg_attr
          - - 'target_arch = "arm"'
            - FnCall:
                - unstable
                - - 'feature = "stdarch_arm_neon_intrinsics"'
                  - 'issue = "111800"'
    safety:
      unsafe: [neon]
    types:
      - p128
    compose:
      - Xor:
          - a
          - b

  - name: "vsubhn{neon_type[0].noq}"
    doc: Subtract returning high narrow
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ["vsubhn"]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [subhn]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'i16x8', 'i16x8::new(8, 8, 8, 8, 8, 8, 8, 8)']
      - [int32x4_t, int16x4_t, 'i32x4', 'i32x4::new(16, 16, 16, 16)']
      - [int64x2_t, int32x2_t, 'i64x2', 'i64x2::new(32, 32)']
      - [uint16x8_t, uint8x8_t, 'u16x8', 'u16x8::new(8, 8, 8, 8, 8, 8, 8, 8)']
      - [uint32x4_t, uint16x4_t, 'u32x4', 'u32x4::new(16, 16, 16, 16)']
      - [uint64x2_t, uint32x2_t, 'u64x2', 'u64x2::new(32, 32)']
    compose:
      - Let: [c, "{type[2]}", "{type[3]}"]
      - FnCall:
          - simd_cast
          - - FnCall:
                - simd_shr
                - - FnCall: [simd_sub, [a, b]]
                  - FnCall: [transmute, [c]]

  - name: "vsubhn_high{neon_type[1].noq}"
    doc: Subtract returning high narrow
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ["vsubhn"]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [subhn2]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int16x8_t, int8x16_t, '[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]']
      - [int16x4_t, int32x4_t, int16x8_t, '[0, 1, 2, 3, 4, 5, 6, 7]']
      - [int32x2_t, int64x2_t, int32x4_t, '[0, 1, 2, 3]']
      - [uint8x8_t, uint16x8_t, uint8x16_t, '[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]']
      - [uint16x4_t, uint32x4_t, uint16x8_t, '[0, 1, 2, 3, 4, 5, 6, 7]']
      - [uint32x2_t, uint64x2_t, uint32x4_t, '[0, 1, 2, 3]']
    compose:
      - Let:
          - d
          - "{neon_type[0]}"
          - FnCall: ["vsubhn{neon_type[1].noq}", [b, c]]
      - FnCall: [simd_shuffle!, [a, d, "{type[3]}"]]

  - name: "vhsub{neon_type[1].no}"
    doc: "Signed halving subtract"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vhsub.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [uhsub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['u8', uint8x8_t]
      - ['u8', uint8x16_t]
      - ['u16', uint16x4_t]
      - ['u16', uint16x8_t]
      - ['u32', uint32x2_t]
      - ['u32', uint32x4_t]
    compose:
      - LLVMLink:
          name: "uhsub.{neon_type[1].no}"
          links:
            - link: "llvm.aarch64.neon.uhsub.{neon_type[1]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vhsubu.{neon_type[1]}"
              arch: arm

  - name: "vhsub{neon_type[1].no}"
    doc: "Signed halving subtract"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vhsub.{type[0]}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [shsub]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - ['s8', int8x8_t]
      - ['s8', int8x16_t]
      - ['s16', int16x4_t]
      - ['s16', int16x8_t]
      - ['s32', int32x2_t]
      - ['s32', int32x4_t]
    compose:
      - LLVMLink:
          name: "shsub.{neon_type[1].no}"
          links:
            - link: "llvm.aarch64.neon.shsub.{neon_type[1]}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vhsubs.{neon_type[1]}"
              arch: arm

  - name: "vsubw{neon_type[1].noq}"
    doc: Signed Subtract Wide
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsubw]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ssubw]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t]
      - [int32x4_t, int16x4_t]
      - [int64x2_t, int32x2_t]
    compose:
      - FnCall:
          - simd_sub
          - - a
            - FnCall: [simd_cast, [b]]

  - name: "vsubw{neon_type[1].noq}"
    doc: Unsigned Subtract Wide
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsubw]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [usubw]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t]
      - [uint32x4_t, uint16x4_t]
      - [uint64x2_t, uint32x2_t]
    compose:
      - FnCall:
          - simd_sub
          - - a
            - FnCall: [simd_cast, [b]]

  - name: "vsubl{neon_type[0].noq}"
    doc: "Signed Subtract Long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsubl]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [ssubl]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int16x8_t]
      - [int16x4_t, int32x4_t]
      - [int32x2_t, int64x2_t]
    compose:
      - Let:
          - c
          - "{neon_type[1]}"
          - FnCall: [simd_cast, [a]]
      - Let:
          - d
          - "{neon_type[1]}"
          - FnCall: [simd_cast, [b]]
      - FnCall: [simd_sub, [c, d]]

  - name: "vsubl{neon_type[0].noq}"
    doc: "Unsigned Subtract Long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsubl]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [usubl]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, uint16x8_t]
      - [uint16x4_t, uint32x4_t]
      - [uint32x2_t, uint64x2_t]
    compose:
      - Let:
          - c
          - "{neon_type[1]}"
          - FnCall: [simd_cast, [a]]
      - Let:
          - d
          - "{neon_type[1]}"
          - FnCall: [simd_cast, [b]]
      - FnCall: [simd_sub, [c, d]]

  - name: "vdot{neon_type[0].no}"
    doc: Dot product arithmetic (vector)
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v8
      - FnCall: [target_feature, ['enable = "neon,dotprod"']]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsdot]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sdot]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [unstable, ['feature = "stdarch_neon_dotprod"', 'issue = "117224"']]}]]
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int8x8_t]
      - [int32x4_t, int8x16_t]
    compose:
      - LLVMLink:
          name: "sdot.{neon_type[0]}.{neon_type[1]}"
          links:
            - link: "llvm.arm.neon.sdot.{neon_type[0]}.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.sdot.{neon_type[0]}.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vdot{neon_type[0].no}"
    doc: Dot product arithmetic (vector)
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - *neon-v8
      - FnCall: [target_feature, ['enable = "neon,dotprod"']]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vudot]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [udot]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [unstable, ['feature = "stdarch_neon_dotprod"', 'issue = "117224"']]}]]
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, uint8x8_t]
      - [uint32x4_t, uint8x16_t]
    compose:
      - LLVMLink:
          name: "udot.{neon_type[0]}.{neon_type[1]}"
          links:
            - link: "llvm.arm.neon.udot.{neon_type[0]}.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.udot.{neon_type[0]}.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vdot{neon_type[0].lane_nox}"
    doc: Dot product arithmetic (indexed)
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    static_defs: ["const LANE: i32"]
    attr:
      - *neon-v8
      - FnCall: [target_feature, ['enable = "neon,dotprod"']]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vsdot, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sdot, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [unstable, ['feature = "stdarch_neon_dotprod"', 'issue = "117224"']]}]]
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int8x8_t, int8x8_t, int32x2_t, '[LANE as u32, LANE as u32]']
      - [int32x4_t, int8x16_t, int8x8_t, int32x2_t, '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - Let:
          - c
          - "{neon_type[3]}"
          - FnCall: [transmute, [c]]
      - Let:
          - c
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [c, c, '{type[4]}']]
      - FnCall:
          - "vdot{neon_type[0].no}"
          - - a
            - b
            - FnCall: [transmute, [c]]

  - name: "vdot{neon_type[0].lane_nox}"
    doc: Dot product arithmetic (indexed)
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[0]}"
    static_defs: ["const LANE: i32"]
    attr:
      - *neon-v8
      - FnCall: [target_feature, ['enable = "neon,dotprod"']]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vudot, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [udot, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [unstable, ['feature = "stdarch_neon_dotprod"', 'issue = "117224"']]}]]
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, uint8x8_t, uint8x8_t, uint32x2_t, '[LANE as u32, LANE as u32]']
      - [uint32x4_t, uint8x16_t, uint8x8_t, uint32x2_t, '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - Let:
          - c
          - "{neon_type[3]}"
          - FnCall: [transmute, [c]]
      - Let:
          - c
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [c, c, '{type[4]}']]
      - FnCall:
          - "vdot{neon_type[0].no}"
          - - a
            - b
            - FnCall: [transmute, [c]]

  - name: "vmax{neon_type.no}"
    doc: Maximum (vector)
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmax]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [smax]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "smax.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmaxs.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.smax.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmax{neon_type.no}"
    doc: Maximum (vector)
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmax]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [umax]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "smax.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmaxu.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.umax.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmax{neon_type.no}"
    doc: Maximum (vector)
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmax]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fmax]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "smax.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmaxs.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.fmax.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmaxnm{neon_type.no}"
    doc: Floating-point Maximum Number (vector)
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [target_feature, ['enable = "fp-armv8,v8"']]}]]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmaxnm]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fmaxnm]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "fmaxnm.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmaxnm.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.fmaxnm.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmin{neon_type.no}"
    doc: "Minimum (vector)"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmin]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [smin]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "smin.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmins.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.smin.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmin{neon_type.no}"
    doc: "Minimum (vector)"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmin]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [umin]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "umin.{neon_type}"
          links:
            - link: "llvm.arm.neon.vminu.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.umin.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vmin{neon_type.no}"
    doc: "Minimum (vector)"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vmin]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fmin]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "fmin.{neon_type}"
          links:
            - link: "llvm.arm.neon.vmins.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.fmin.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vminnm{neon_type.no}"
    doc: "Floating-point Minimum Number (vector)"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [target_feature, ['enable = "fp-armv8,v8"']]}]]
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vminnm]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [fminnm]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "fminnm.{neon_type}"
          links:
            - link: "llvm.arm.neon.vminnm.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.fminnm.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vpadd{neon_type.no}"
    doc: Floating-point add pairwise
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vpadd]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [faddp]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
    compose:
      - LLVMLink:
          name: "faddp.{neon_type}"
          links:
            - link: "llvm.arm.neon.vpadd.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.faddp.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vqdmull{neon_type[0].noq}"
    doc: "Signed saturating doubling multiply long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmull]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmull]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int32x4_t]
      - [int32x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "vqdmull{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vqdmull.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.sqdmull.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vqdmull_n{neon_type[0].no}"
    doc: "Vector saturating doubling long multiply with scalar"
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmull]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmull]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16", int32x4_t]
      - [int32x2_t, "i32", int64x2_t]
    compose:
      - FnCall: ["vqdmull{neon_type[0].noq}", [a, {FnCall: ["vdup_n{neon_type[0].noq}", [b]]}]]

  - name: "vqdmull_lane_s16"
    doc: "Vector saturating doubling long multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmull, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmull, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x4_t, int32x4_t, '[N as u32, N as u32, N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '2']]
      - Let: [b, "{neon_type[0]}", {FnCall: [simd_shuffle!, [b, b, "{type[3]}"]]}]
      - FnCall: [vqdmull_s16, [a, b]]

  - name: "vqdmull_lane_s32"
    doc: "Vector saturating doubling long multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmull, 'N = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmull, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int32x2_t, int64x2_t, '[N as u32, N as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '1']]
      - Let: [b, "{neon_type[0]}", {FnCall: [simd_shuffle!, [b, b, "{type[3]}"]]}]
      - FnCall: [vqdmull_s32, [a, b]]

  - name: "vqdmlal{neon_type[1].noq}"
    doc: "Signed saturating doubling multiply-add long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, int32x4_t]
      - [int64x2_t, int32x2_t, int32x2_t, int64x2_t]
    compose:
      - FnCall: ["vqadd{neon_type[0].no}", [a, {FnCall: ["vqdmull{neon_type[2].noq}", [b, c]]}]]

  - name: "vqdmlal_n{neon_type[1].noq}"
    doc: "Vector widening saturating doubling multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, "i16", int32x4_t]
      - [int64x2_t, int32x2_t, "i32", int64x2_t]
    compose:
      - FnCall: ["vqadd{neon_type[0].no}", [a, {FnCall: ["vqdmull_n{neon_type[1].noq}", [b, c]]}]]

  - name: "vqdmlal_lane_s16"
    doc: "Vector widening saturating doubling multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlal, N = 2]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlal, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, int32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '2']]
      - FnCall: [vqaddq_s32, [a, {FnCall: ["vqdmull_lane_s16::<N>", [b, c]]}]]

  - name: "vqdmlal_lane_s32"
    doc: "Vector widening saturating doubling multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlal, N = 1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlal, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int64x2_t, int32x2_t, int32x2_t, int64x2_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '1']]
      - FnCall: [vqaddq_s64, [a, {FnCall: ["vqdmull_lane_s32::<N>", [b, c]]}]]

  - name: "vqdmlsl{neon_type[1].noq}"
    doc: "Signed saturating doubling multiply-subtract long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, int32x4_t]
      - [int64x2_t, int32x2_t, int32x2_t, int64x2_t]
    compose:
      - FnCall: ["vqsub{neon_type[0].no}", [a, {FnCall: ["vqdmull{neon_type[1].noq}", [b, c]]}]]

  - name: "vqdmlsl{type[4]}"
    doc: "Vector widening saturating doubling multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {type[2]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlsl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, "i16", int32x4_t, '_n_s16']
      - [int64x2_t, int32x2_t, "i32", int64x2_t, '_n_s32']
    compose:
      - FnCall: ["vqsub{neon_type[0].no}", [a, {FnCall: ["vqdmull{type[4]}", [b, c]]}]]

  - name: "vqdmlsl_lane_s16"
    doc: "Vector widening saturating doubling multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlsl, N = 2]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlsl, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x4_t, int16x4_t, int16x4_t, int32x4_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '2']]
      - FnCall: [vqsubq_s32, [a, {FnCall: ["vqdmull_lane_s16::<N>", [b, c]]}]]

  - name: "vqdmlsl_lane_s32"
    doc: "Vector widening saturating doubling multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmlsl, N = 1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmlsl, 'N = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int64x2_t, int32x2_t, int32x2_t, int64x2_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, '1']]
      - FnCall: [vqsubq_s64, [a, {FnCall: ["vqdmull_lane_s32::<N>", [b, c]]}]]

  - name: "vqdmulh{neon_type[0].no}"
    doc: "Signed saturating doubling multiply returning high half"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x4_t, int16x4_t]
      - [int16x8_t, int16x8_t, int16x8_t]
      - [int32x2_t, int32x2_t, int32x2_t]
      - [int32x4_t, int32x4_t, int32x4_t]
    compose:
      - LLVMLink:
          name: "vqdmulh{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vqdmulh.{neon_type[0]}"
              arch: arm
            - link: "llvm.aarch64.neon.sqdmulh.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vqdmulh{type[3]}"
    doc: "Vector saturating doubling multiply high with scalar"
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16", int16x4_t, '_n_s16']
      - [int32x2_t, "i32", int32x2_t, '_n_s32']
      - [int16x8_t, "i16", int16x8_t, 'q_n_s16']
      - [int32x4_t, "i32", int32x4_t, 'q_n_s32']
    compose:
      - Let: [b, "{neon_type[0]}", {FnCall: ["vdup{type[3]}", [b]]}]
      - FnCall: ["vqdmulh{neon_type[0].no}", [a, b]]

  - name: "vqmovn{neon_type[0].noq}"
    doc: "Signed saturating extract narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqmovn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqxtn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t]
      - [int32x4_t, int16x4_t]
      - [int64x2_t, int32x2_t]
    compose:
      - LLVMLink:
          name: "vqmovn{neon_type[0].noq}"
          links:
            - link: "llvm.arm.neon.vqmovns.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.sqxtn.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vqmovun{neon_type[0].noq}"
    doc: "Signed saturating extract unsigned narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqmovun]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqxtun]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, uint8x8_t]
      - [int32x4_t, uint16x4_t]
      - [int64x2_t, uint32x2_t]
    compose:
      - LLVMLink:
          name: "vqmovun{neon_type[0].noq}"
          links:
            - link: "llvm.arm.neon.vqmovnsu.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.sqxtun.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vqrdmulh{neon_type[0].no}"
    doc: "Signed saturating rounding doubling multiply returning high half"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqrdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqrdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x4_t, int16x4_t]
      - [int16x8_t, int16x8_t, int16x8_t]
      - [int32x2_t, int32x2_t, int32x2_t]
      - [int32x4_t, int32x4_t, int32x4_t]
    compose:
      - LLVMLink:
          name: "vqrdmulh{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vqrdmulh.{neon_type[0]}"
              arch: arm
            - link: "llvm.aarch64.neon.sqrdmulh.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vqrshl{neon_type.no}"
    doc: "Signed saturating rounding shift left"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - int64x1_t
      - int64x2_t
    compose:
      - LLVMLink:
          name: "vqrshl{neon_type}"
          links:
            - link: "llvm.arm.neon.vqrshifts.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.sqrshl.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vqrshl{neon_type[0].no}"
    doc: "Unsigned signed saturating rounding shift left"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uqrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
      - [uint16x4_t, int16x4_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x2_t, int32x2_t]
      - [uint32x4_t, int32x4_t]
      - [uint64x1_t, int64x1_t]
      - [uint64x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "vqrshl{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vqrshiftu.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.uqrshl.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vqrshrn_n{neon_type[0].noq}"
    doc: "Signed saturating rounded shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqrshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqrshrn{neon_type[0].noq}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqrshiftns.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vqrshrn_n{neon_type[0].noq}", [a, '{type[3]}']]

  - name: "vqrshrn_n{neon_type[0].noq}"
    doc: "Signed saturating rounded shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [sqrshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqrshrn{neon_type[0].no}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.sqrshrn.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqrshrn_n{neon_type[0].noq}", [a, N]]

  - name: "vqrshrun_n{neon_type[0].noq}"
    doc: "Signed saturating rounded shift right unsigned narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqrshrun, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, uint8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }']
      - [int32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }']
      - [int64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqrshrun_n{neon_type[0].noq}"
          arguments:
            - 'a: {neon_type[0]}'
            - 'n: {neon_type[0]}'
          links:
            - link: "llvm.arm.neon.vqrshiftnsu.{neon_type[1]}"
              arch: arm
      - FnCall:
          - "_vqrshrun_n{neon_type[0].noq}"
          - - a
            - "{type[3]}"

  - name: "vqrshrun_n{neon_type[0].noq}"
    doc: "Signed saturating rounded shift right unsigned narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [sqrshrun, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, uint8x8_t, 'N >= 1 && N <= 8']
      - [int32x4_t, uint16x4_t, 'N >= 1 && N <= 16']
      - [int64x2_t, uint32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqrshrun_n{neon_type[0].noq}"
          arguments:
            - 'a: {neon_type[0]}'
            - 'n: i32'
          links:
            - link: "llvm.aarch64.neon.sqrshrun.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqrshrun_n{neon_type[0].noq}", [a, N]]

  - name: "vqshl{neon_type.no}"
    doc: "Signed saturating shift left"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - int64x1_t
      - int64x2_t
    compose:
      - LLVMLink:
          name: "vqshl{neon_type}"
          links:
            - link: "llvm.arm.neon.vqshifts.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.sqshl.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vqshl{neon_type[0].N}"
    doc: "Signed saturating shift left"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqshl, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqshl, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, '3']
      - [int8x16_t, '3']
      - [int16x4_t, '4']
      - [int16x8_t, '4']
      - [int32x2_t, '5']
      - [int32x4_t, '5']
      - [int64x1_t, '6']
      - [int64x2_t, '6']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[1]}"]]
      - FnCall:
          - "vqshl{neon_type[0].no}"
          - - a
            - FnCall: ["vdup{neon_type[0].N}", ['N as _']]

  - name: "vqshl{neon_type[0].no}"
    doc: "Unsigned saturating shift left"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uqshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
      - [uint16x4_t, int16x4_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x2_t, int32x2_t]
      - [uint32x4_t, int32x4_t]
      - [uint64x1_t, int64x1_t]
      - [uint64x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "vqshl{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vqshiftu.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.uqshl.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vqshl{neon_type[0].N}"
    doc: "Unsigned saturating shift left"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqshl, N = 2]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uqshl, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, '3', int8x8_t]
      - [uint8x16_t, '3', int8x16_t]
      - [uint16x4_t, '4', int16x4_t]
      - [uint16x8_t, '4', int16x8_t]
      - [uint32x2_t, '5', int32x2_t]
      - [uint32x4_t, '5', int32x4_t]
      - [uint64x1_t, '6', int64x1_t]
      - [uint64x2_t, '6', int64x2_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[1]}"]]
      - FnCall:
          - "vqshl{neon_type[0].no}"
          - - a
            - FnCall: ["vdup{neon_type[2].N}", ['N as _']]

  - name: "vqshrn_n{neon_type[0].noq}"
    doc: "Signed saturating shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrn{neon_type[0].no}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqshiftns.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vqshrn_n{neon_type[0].noq}", [a, "{type[3]}"]]

  - name: "vqshrn_n{neon_type[0].noq}"
    doc: "Signed saturating shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [sqshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrn_n{neon_type[0].noq}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.sqshrn.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqshrn_n{neon_type[0].noq}", [a, N]]

  - name: "vqshrn_n_{neon_type[0]}"
    doc: "Unsigned saturating shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, 'N >= 1 && N <= 8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }.as_signed()']
      - [uint32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed()']
      - [uint64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { uint64x2_t([-N as u64, -N as u64]) }.as_signed()']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrn_n_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqshiftnu.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vqshrn_n_{neon_type[0]}", ["a.as_signed()", "{type[3]}"]]

  - name: "vqshrn_n_{neon_type[0]}"
    doc: "Unsigned saturating shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [uqshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, 'N >= 1 && N <= 8']
      - [uint32x4_t, uint16x4_t, 'N >= 1 && N <= 16']
      - [uint64x2_t, uint32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrn{neon_type[1].no}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.uqshrn.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqshrn_n_{neon_type[0]}", ["a.as_signed()", N]]

  - name: "vqshrun_n_{neon_type[0]}"
    doc: "Signed saturating shift right unsigned narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqshrun, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, uint8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }']
      - [int32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }']
      - [int64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrun_n_{neon_type[1]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqshiftnsu.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vqshrun_n_{neon_type[0]}", [a, "{type[3]}"]]

  - name: "vqshrun_n_{neon_type[0]}"
    doc: "Signed saturating shift right unsigned narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [sqshrun, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, uint8x8_t, 'N >= 1 && N <= 8']
      - [int32x4_t, uint16x4_t, 'N >= 1 && N <= 16']
      - [int64x2_t, uint32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vqshrun_n_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.sqshrun.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqshrun_n_{neon_type[0]}", [a, N]]

  - name: "vrsqrts{neon_type.no}"
    doc: "Floating-point reciprocal square root step"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsqrts]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [frsqrts]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "vrsqrts{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrsqrts.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.frsqrts.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vrecpe{neon_type.no}"
    doc: "Reciprocal estimate."
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrecpe]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [frecpe]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "vrecpe{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrecpe.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.frecpe.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vrecps{neon_type.no}"
    doc: "Floating-point reciprocal step"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrecps]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [frecps]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "vrecps{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrecps.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.frecps.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vreinterpret{neon_type[1].no}{neon_type[0].noq}"
    doc: Vector reinterpret cast operation
    arguments: ["a: {type[0]}"]
    return_type: "{type[1]}"
    attr:
      - *neon-aes
      - *neon-v8
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [poly64x1_t, int32x2_t]
      - [poly64x1_t, uint32x2_t]
      - [poly64x2_t, int32x4_t]
      - [poly64x2_t, uint32x4_t]
      - [p128, int64x2_t]
      - [p128, uint64x2_t]
      - [p128, poly64x2_t]
      - [poly8x16_t, p128]
      - [p128, int8x16_t]
      - [p128, uint8x16_t]
      - [p128, poly8x16_t]
      - [int32x2_t, poly64x1_t]
      - [uint32x2_t, poly64x1_t]
      - [int32x4_t, poly64x2_t]
      - [uint32x4_t, poly64x2_t]
      - [int64x2_t, p128]
      - [uint64x2_t, p128]
      - [poly64x2_t, p128]
      - [poly64x1_t, int16x4_t]
      - [poly64x1_t, uint16x4_t]
      - [poly64x1_t, poly16x4_t]
      - [poly64x2_t, int16x8_t]
      - [poly64x2_t, uint16x8_t]
      - [poly64x2_t, poly16x8_t]
      - [p128, int32x4_t]
      - [p128, uint32x4_t]
      - [poly16x4_t, poly64x1_t]
      - [int16x4_t, poly64x1_t]
      - [uint16x4_t, poly64x1_t]
      - [poly16x8_t, poly64x2_t]
      - [int16x8_t, poly64x2_t]
      - [uint16x8_t, poly64x2_t]
      - [int32x4_t, p128]
      - [uint32x4_t, p128]
      - [poly64x1_t, int8x8_t]
      - [poly64x1_t, uint8x8_t]
      - [poly64x1_t, poly8x8_t]
      - [poly64x2_t, int8x16_t]
      - [poly64x2_t, uint8x16_t]
      - [poly64x2_t, poly8x16_t]
      - [p128, int16x8_t]
      - [p128, uint16x8_t]
      - [p128, poly16x8_t]
      - [poly8x8_t, poly64x1_t]
      - [int8x8_t, poly64x1_t]
      - [uint8x8_t, poly64x1_t]
      - [poly8x16_t, poly64x2_t]
      - [int8x16_t, poly64x2_t]
      - [uint8x16_t, poly64x2_t]
      - [int16x8_t, p128]
      - [uint16x8_t, p128]
      - [poly16x8_t, p128]
      - [int8x16_t, p128]
      - [uint8x16_t, p128]
    compose:
      - FnCall: [transmute, [a]]

  - name: "vreinterpret{neon_type[1].no}{neon_type[0].noq}"
    doc: Vector reinterpret cast operation
    arguments: ["a: {type[0]}"]
    return_type: "{type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [nop]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [poly8x8_t, int8x8_t]
      - [poly16x4_t, int16x4_t]
      - [uint16x4_t, int16x4_t]
      - [uint32x2_t, int32x2_t]
      - [uint64x1_t, int64x1_t]
      - [uint8x16_t, int8x16_t]
      - [poly8x16_t, int8x16_t]
      - [poly16x8_t, int16x8_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x4_t, int32x4_t]
      - [uint64x2_t, int64x2_t]
      - [poly8x8_t, uint8x8_t]
      - [int8x8_t, uint8x8_t]
      - [poly16x4_t, uint16x4_t]
      - [int16x4_t, uint16x4_t]
      - [int32x2_t, uint32x2_t]
      - [int64x1_t, uint64x1_t]
      - [poly8x16_t, uint8x16_t]
      - [int8x16_t, uint8x16_t]
      - [poly16x8_t, uint16x8_t]
      - [int16x8_t, uint16x8_t]
      - [int32x4_t, uint32x4_t]
      - [int64x2_t, uint64x2_t]
      - [int8x8_t, poly8x8_t]
      - [uint8x8_t, poly8x8_t]
      - [int16x4_t, poly16x4_t]
      - [uint16x4_t, poly16x4_t]
      - [int8x16_t, poly8x16_t]
      - [uint8x16_t, poly8x16_t]
      - [int16x8_t, poly16x8_t]
      - [uint16x8_t, poly16x8_t]
      - [int16x4_t, int8x8_t]
      - [uint16x4_t, int8x8_t]
      - [poly16x4_t, int8x8_t]
      - [int32x2_t, int16x4_t]
      - [uint32x2_t, int16x4_t]
      - [int64x1_t, int32x2_t]
      - [uint64x1_t, int32x2_t]
      - [int16x8_t, int8x16_t]
      - [uint16x8_t, int8x16_t]
      - [poly16x8_t, int8x16_t]
      - [int32x4_t, int16x8_t]
      - [uint32x4_t, int16x8_t]
      - [int64x2_t, int32x4_t]
      - [uint64x2_t, int32x4_t]
      - [poly16x4_t, uint8x8_t]
      - [int16x4_t, uint8x8_t]
      - [uint16x4_t, uint8x8_t]
      - [int32x2_t, uint16x4_t]
      - [uint32x2_t, uint16x4_t]
      - [int64x1_t, uint32x2_t]
      - [uint64x1_t, uint32x2_t]
      - [poly16x8_t, uint8x16_t]
      - [int16x8_t, uint8x16_t]
      - [uint16x8_t, uint8x16_t]
      - [int32x4_t, uint16x8_t]
      - [uint32x4_t, uint16x8_t]
      - [int64x2_t, uint32x4_t]
      - [uint64x2_t, uint32x4_t]
      - [poly16x4_t, poly8x8_t]
      - [int16x4_t, poly8x8_t]
      - [uint16x4_t, poly8x8_t]
      - [int32x2_t, poly16x4_t]
      - [uint32x2_t, poly16x4_t]
      - [poly16x8_t, poly8x16_t]
      - [int16x8_t, poly8x16_t]
      - [uint16x8_t, poly8x16_t]
      - [int32x4_t, poly16x8_t]
      - [uint32x4_t, poly16x8_t]
      - [poly8x8_t, int16x4_t]
      - [int8x8_t, int16x4_t]
      - [uint8x8_t, int16x4_t]
      - [poly16x4_t, int32x2_t]
      - [int16x4_t, int32x2_t]
      - [uint16x4_t, int32x2_t]
      - [int32x2_t, int64x1_t]
      - [uint32x2_t, int64x1_t]
      - [poly8x16_t, int16x8_t]
      - [int8x16_t, int16x8_t]
      - [uint8x16_t, int16x8_t]
      - [poly16x8_t, int32x4_t]
      - [int16x8_t, int32x4_t]
      - [uint16x8_t, int32x4_t]
      - [int32x4_t, int64x2_t]
      - [uint32x4_t, int64x2_t]
      - [poly8x8_t, uint16x4_t]
      - [int8x8_t, uint16x4_t]
      - [uint8x8_t, uint16x4_t]
      - [poly16x4_t, uint32x2_t]
      - [int16x4_t, uint32x2_t]
      - [uint16x4_t, uint32x2_t]
      - [int32x2_t, uint64x1_t]
      - [uint32x2_t, uint64x1_t]
      - [poly8x16_t, uint16x8_t]
      - [int8x16_t, uint16x8_t]
      - [uint8x16_t, uint16x8_t]
      - [poly16x8_t, uint32x4_t]
      - [int16x8_t, uint32x4_t]
      - [uint16x8_t, uint32x4_t]
      - [int32x4_t, uint64x2_t]
      - [uint32x4_t, uint64x2_t]
      - [poly8x8_t, poly16x4_t]
      - [int8x8_t, poly16x4_t]
      - [uint8x8_t, poly16x4_t]
      - [poly8x16_t, poly16x8_t]
      - [int8x16_t, poly16x8_t]
      - [uint8x16_t, poly16x8_t]
      - [int32x2_t, int8x8_t]
      - [uint32x2_t, int8x8_t]
      - [int64x1_t, int16x4_t]
      - [uint64x1_t, int16x4_t]
      - [int32x4_t, int8x16_t]
      - [uint32x4_t, int8x16_t]
      - [int64x2_t, int16x8_t]
      - [uint64x2_t, int16x8_t]
      - [int32x2_t, uint8x8_t]
      - [uint32x2_t, uint8x8_t]
      - [int64x1_t, uint16x4_t]
      - [uint64x1_t, uint16x4_t]
      - [int32x4_t, uint8x16_t]
      - [uint32x4_t, uint8x16_t]
      - [int64x2_t, uint16x8_t]
      - [uint64x2_t, uint16x8_t]
      - [int32x2_t, poly8x8_t]
      - [uint32x2_t, poly8x8_t]
      - [int64x1_t, poly16x4_t]
      - [uint64x1_t, poly16x4_t]
      - [int32x4_t, poly8x16_t]
      - [uint32x4_t, poly8x16_t]
      - [int64x2_t, poly16x8_t]
      - [uint64x2_t, poly16x8_t]
      - [poly8x8_t, int32x2_t]
      - [int8x8_t, int32x2_t]
      - [uint8x8_t, int32x2_t]
      - [poly16x4_t, int64x1_t]
      - [int16x4_t, int64x1_t]
      - [uint16x4_t, int64x1_t]
      - [poly8x16_t, int32x4_t]
      - [int8x16_t, int32x4_t]
      - [uint8x16_t, int32x4_t]
      - [poly16x8_t, int64x2_t]
      - [int16x8_t, int64x2_t]
      - [uint16x8_t, int64x2_t]
      - [poly8x8_t, uint32x2_t]
      - [int8x8_t, uint32x2_t]
      - [uint8x8_t, uint32x2_t]
      - [poly16x4_t, uint64x1_t]
      - [int16x4_t, uint64x1_t]
      - [uint16x4_t, uint64x1_t]
      - [poly8x16_t, uint32x4_t]
      - [int8x16_t, uint32x4_t]
      - [uint8x16_t, uint32x4_t]
      - [poly16x8_t, uint64x2_t]
      - [int16x8_t, uint64x2_t]
      - [uint16x8_t, uint64x2_t]
      - [int64x1_t, int8x8_t]
      - [uint64x1_t, int8x8_t]
      - [int64x1_t, uint8x8_t]
      - [uint64x1_t, uint8x8_t]
      - [int64x1_t, poly8x8_t]
      - [uint64x1_t, poly8x8_t]
      - [int64x2_t, int8x16_t]
      - [uint64x2_t, int8x16_t]
      - [int64x2_t, uint8x16_t]
      - [uint64x2_t, uint8x16_t]
      - [int64x2_t, poly8x16_t]
      - [uint64x2_t, poly8x16_t]
      - [poly8x8_t, int64x1_t]
      - [int8x8_t, int64x1_t]
      - [uint8x8_t, int64x1_t]
      - [poly8x8_t, uint64x1_t]
      - [int8x8_t, uint64x1_t]
      - [uint8x8_t, uint64x1_t]
      - [poly8x16_t, int64x2_t]
      - [int8x16_t, int64x2_t]
      - [uint8x16_t, int64x2_t]
      - [poly8x16_t, uint64x2_t]
      - [int8x16_t, uint64x2_t]
      - [uint8x16_t, uint64x2_t]
      - [float32x2_t, int8x8_t]
      - [float32x2_t, int16x4_t]
      - [float32x2_t, int32x2_t]
      - [float32x2_t, int64x1_t]
      - [float32x4_t, int8x16_t]
      - [float32x4_t, int16x8_t]
      - [float32x4_t, int32x4_t]
      - [float32x4_t, int64x2_t]
      - [float32x2_t, uint8x8_t]
      - [float32x2_t, uint16x4_t]
      - [float32x2_t, uint32x2_t]
      - [float32x2_t, uint64x1_t]
      - [float32x4_t, uint8x16_t]
      - [float32x4_t, uint16x8_t]
      - [float32x4_t, uint32x4_t]
      - [float32x4_t, uint64x2_t]
      - [float32x2_t, poly8x8_t]
      - [float32x2_t, poly16x4_t]
      - [float32x4_t, poly8x16_t]
      - [float32x4_t, poly16x8_t]
      - [float32x4_t, p128]
      - [int8x8_t, float32x2_t]
      - [int16x4_t, float32x2_t]
      - [int32x2_t, float32x2_t]
      - [int64x1_t, float32x2_t]
      - [int8x16_t, float32x4_t]
      - [int16x8_t, float32x4_t]
      - [int32x4_t, float32x4_t]
      - [int64x2_t, float32x4_t]
      - [uint8x8_t, float32x2_t]
      - [uint16x4_t, float32x2_t]
      - [uint32x2_t, float32x2_t]
      - [uint64x1_t, float32x2_t]
      - [uint8x16_t, float32x4_t]
      - [uint16x8_t, float32x4_t]
      - [uint32x4_t, float32x4_t]
      - [uint64x2_t, float32x4_t]
      - [poly8x8_t, float32x2_t]
      - [poly16x4_t, float32x2_t]
      - [poly8x16_t, float32x4_t]
      - [poly16x8_t, float32x4_t]
      - [p128, float32x4_t]
    compose:
      - FnCall: [transmute, [a]]

  - name: "vrshl{neon_type.no}"
    doc: "Signed rounding shift left"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [srshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - int64x1_t
      - int64x2_t
    compose:
      - LLVMLink:
          name: "vrshl{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrshifts.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.srshl.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vrshl{neon_type[0].no}"
    doc: "Unsigned rounding shift left"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [urshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
      - [uint16x4_t, int16x4_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x2_t, int32x2_t]
      - [uint32x4_t, int32x4_t]
      - [uint64x1_t, int64x1_t]
      - [uint64x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "vrshl{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vrshiftu.{neon_type[0]}"
              arch: arm
            - link: "llvm.aarch64.neon.urshl.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vrshr{neon_type[0].N}"
    doc: "Signed rounding shift right"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrshr, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [srshr, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 'N >= 1 && N <= 8']
      - [int8x16_t, 'N >= 1 && N <= 8']
      - [int16x4_t, 'N >= 1 && N <= 16']
      - [int16x8_t, 'N >= 1 && N <= 16']
      - [int32x2_t, 'N >= 1 && N <= 32']
      - [int32x4_t, 'N >= 1 && N <= 32']
      - [int64x1_t, 'N >= 1 && N <= 64']
      - [int64x2_t, 'N >= 1 && N <= 64']
    compose:
      - FnCall: [static_assert!, ["{type[1]}"]]
      - FnCall:
          - "vrshl{neon_type[0].no}"
          - - a
            - FnCall: ["vdup{neon_type[0].N}", ['-N as _']]

  - name: "vrshr{neon_type[0].N}"
    doc: "Unsigned rounding shift right"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrshr, N = 2]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [urshr, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t, 'N >= 1 && N <= 8']
      - [uint8x16_t, int8x16_t, 'N >= 1 && N <= 8']
      - [uint16x4_t, int16x4_t, 'N >= 1 && N <= 16']
      - [uint16x8_t, int16x8_t, 'N >= 1 && N <= 16']
      - [uint32x2_t, int32x2_t, 'N >= 1 && N <= 32']
      - [uint32x4_t, int32x4_t, 'N >= 1 && N <= 32']
      - [uint64x1_t, int64x1_t, 'N >= 1 && N <= 64']
      - [uint64x2_t, int64x2_t, 'N >= 1 && N <= 64']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - FnCall:
          - "vrshl{neon_type[0].no}"
          - - a
            - FnCall: ["vdup{neon_type[1].N}", ['-N as _']]

  - name: "vrshrn_n_{neon_type[0]}"
    doc: "Rounding shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vrshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vrshrn_n_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vrshiftn.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vrshrn_n_{neon_type[0]}", [a, "{type[3]}"]]

  - name: "vrshrn_n_{neon_type[0]}"
    doc: "Rounding shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [rshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8']
      - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16']
      - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - LLVMLink:
          name: "vrshrn_n_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.rshrn.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vrshrn_n_{neon_type[0]}", [a, N]]

  - name: "vrshrn_n_{neon_type[0]}"
    doc: "Rounding shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrshrn, N = 2]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [rshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, 'N >= 1 && N <= 8', s16]
      - [uint32x4_t, uint16x4_t, 'N >= 1 && N <= 16', s32]
      - [uint64x2_t, uint32x2_t, 'N >= 1 && N <= 32', s64]
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - FnCall:
          - transmute
          - - FnCall:
                - "vrshrn_n_{type[3]}::<N>"
                - - FnCall: [transmute, [a]]

  - name: "vrsra{neon_type[0].N}"
    doc: "Signed rounding shift right and accumulate"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsra, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [srsra, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 'N >= 1 && N <= 8']
      - [int8x16_t, 'N >= 1 && N <= 8']
      - [int16x4_t, 'N >= 1 && N <= 16']
      - [int16x8_t, 'N >= 1 && N <= 16']
      - [int32x2_t, 'N >= 1 && N <= 32']
      - [int32x4_t, 'N >= 1 && N <= 32']
      - [int64x1_t, 'N >= 1 && N <= 64']
      - [int64x2_t, 'N >= 1 && N <= 64']
    compose:
      - FnCall: [static_assert!, ["{type[1]}"]]
      - FnCall:
          - simd_add
          - - a
            - FnCall: ["vrshr{neon_type[0].N}::<N>", [b]]

  - name: "vrsubhn_{neon_type[0]}"
    doc: "Rounding subtract returning high narrow"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsubhn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [rsubhn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int16x8_t, int8x8_t]
      - [int32x4_t, int32x4_t, int16x4_t]
      - [int64x2_t, int64x2_t, int32x2_t]
    compose:
      - LLVMLink:
          name: "vrsubhn_{neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vrsubhn.{neon_type[2]}"
              arch: arm
            - link: "llvm.aarch64.neon.rsubhn.{neon_type[2]}"
              arch: aarch64,arm64ec

  - name: "vrsubhn_{neon_type[0]}"
    doc: "Rounding subtract returning high narrow"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsubhn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [rsubhn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint16x8_t, uint8x8_t, s16]
      - [uint32x4_t, uint32x4_t, uint16x4_t, s32]
      - [uint64x2_t, uint64x2_t, uint32x2_t, s64]
    compose:
      - FnCall:
          - transmute
          - - FnCall:
                - "vrsubhn_{type[3]}"
                - - FnCall: [transmute, [a]]
                  - FnCall: [transmute, [b]]

  - name: "vcreate_{neon_type[1]}"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["u64", int8x8_t]
      - ["u64", int16x4_t]
      - ["u64", int32x2_t]
      - ["u64", int64x1_t]
      - ["u64", uint8x8_t]
      - ["u64", uint16x4_t]
      - ["u64", uint32x2_t]
      - ["u64", uint64x1_t]
      - ["u64", poly8x8_t]
      - ["u64", poly16x4_t]
      - ["u64", float32x2_t]
    compose:
      - FnCall: [transmute, [a]]

  - name: "vcreate_p64"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["u64", poly64x1_t]
    compose:
      - FnCall: [transmute, [a]]

  - name: "vset{neon_type[1].lane_nox}"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop, LANE = 0]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ["i8", int8x8_t, '3']
      - ["i16", int16x4_t, '2']
      - ["i32", int32x2_t, '1']
      - ["u8", uint8x8_t, '3']
      - ["u16", uint16x4_t, '2']
      - ["u32", uint32x2_t, '1']
      - ["p8", poly8x8_t, '3']
      - ["p16", poly16x4_t, '2']
      - ["i8", int8x16_t, '4']
      - ["i16", int16x8_t, '3']
      - ["i32", int32x4_t, '2']
      - ["i64", int64x2_t, '1']
      - ["u8", uint8x16_t, '4']
      - ["u16", uint16x8_t, '3']
      - ["u32", uint32x4_t, '2']
      - ["u64", uint64x2_t, '1']
      - ["p8", poly8x16_t, '4']
      - ["p16", poly16x8_t, '3']
      - ["f32", float32x2_t, '1']
      - ["f32", float32x4_t, '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - FnCall: [simd_insert!, [b, 'LANE as u32', a]]

  - name: "vset_lane_{neon_type[0]}"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ["i64", int64x1_t, int64x1_t]
      - ["u64", uint64x1_t, uint64x1_t]
    compose:
      - FnCall: [static_assert!, ['LANE == 0']]
      - FnCall: [simd_insert!, [b, 'LANE as u32', a]]

  - name: "vset_lane_{neon_type[0]}"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ["p64", poly64x1_t, poly64x1_t]
    compose:
      - FnCall: [static_assert!, ['LANE == 0']]
      - FnCall: [simd_insert!, [b, 'LANE as u32', a]]

  - name: "vsetq_lane_p64"
    doc: "Insert vector element from another vector element"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [nop, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - ["p64", poly64x2_t, poly64x2_t]
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '1']]
      - FnCall: [simd_insert!, [b, 'LANE as u32', a]]

  - name: "vshl{neon_type.no}"
    doc: "Signed Shift left"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
      - int64x1_t
      - int64x2_t
    compose:
      - LLVMLink:
          name: "vshl{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vshifts.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.sshl.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vshl{neon_type[0].no}"
    doc: "Unsigned Shift left"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vshl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ushl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, int8x8_t]
      - [uint8x16_t, int8x16_t]
      - [uint16x4_t, int16x4_t]
      - [uint16x8_t, int16x8_t]
      - [uint32x2_t, int32x2_t]
      - [uint32x4_t, int32x4_t]
      - [uint64x1_t, int64x1_t]
      - [uint64x2_t, int64x2_t]
    compose:
      - LLVMLink:
          name: "vshl{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vshiftu.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.ushl.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vshll_n_s8"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.s8"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sshll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int16x8_t, 'N >= 0 && N <= 8']
    compose:
      - FnCall: [static_assert!, ["{type[2]}"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_s16, ['N as _']]

  - name: "vshll_n_s16"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.s16"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sshll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int32x4_t]
    compose:
      - FnCall: [static_assert!, ["N >= 0 && N <= 16"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_s32, ['N as _']]

  - name: "vshll_n_s32"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.s32"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sshll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int64x2_t]
    compose:
      - FnCall: [static_assert!, ["N >= 0 && N <= 32"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_s64, ['N as _']]

  - name: "vshll_n_u8"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.u8"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ushll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, uint16x8_t]
    compose:
      - FnCall: [static_assert!, ["N >= 0 && N <= 8"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_u16, ['N as _']]

  - name: "vshll_n_u16"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.u16"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ushll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x4_t, uint32x4_t]
    compose:
      - FnCall: [static_assert!, ["N >= 0 && N <= 16"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_u32, ['N as _']]

  - name: "vshll_n_u32"
    doc: "Signed shift left long"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshll.u32"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ushll, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint32x2_t, uint64x2_t]
    compose:
      - FnCall: [static_assert!, ["N >= 0 && N <= 32"]]
      - FnCall:
          - simd_shl
          - - FnCall: [simd_cast, [a]]
            - FnCall: [vdupq_n_u64, ['N as _']]

  - name: "vshr{neon_type[0].N}"
    doc: "Shift right"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshr.{neon_type[0]}"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sshr, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 'N >= 1 && N <= 8', 'let n: i32 = if N == 8 { 7 }', 'else { N };']
      - [int8x16_t, 'N >= 1 && N <= 8', 'let n: i32 = if N == 8 { 7 }', 'else { N };']
      - [int16x4_t, 'N >= 1 && N <= 16', 'let n: i32 = if N == 16 { 15 }', 'else { N };']
      - [int16x8_t, 'N >= 1 && N <= 16', 'let n: i32 = if N == 16 { 15 }', 'else { N };']
      - [int32x2_t, 'N >= 1 && N <= 32', 'let n: i32 = if N == 32 { 31 }', 'else { N };']
      - [int32x4_t, 'N >= 1 && N <= 32', 'let n: i32 = if N == 32 { 31 }', 'else { N };']
      - [int64x1_t, 'N >= 1 && N <= 64', 'let n: i32 = if N == 64 { 63 }', 'else { N };']
      - [int64x2_t, 'N >= 1 && N <= 64', 'let n: i32 = if N == 64 { 63 }', 'else { N };']
    compose:
      - FnCall: [static_assert!, ["{type[1]}"]]
      - Identifier: ["{type[2]}{type[3]}", Symbol]
      - FnCall:
          - simd_shr
          - - a
            - FnCall: ["vdup{neon_type[0].N}", ['n as _']]

  - name: "vshr{neon_type[0].N}"
    doc: "Shift right"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshr.{neon_type[0]}"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ushr, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, 'N >= 1 && N <= 8', 'let n: i32 = if N == 8 { return vdup_n_u8(0);    }', 'else { N };']
      - [uint8x16_t, 'N >= 1 && N <= 8', 'let n: i32 = if N == 8 { return vdupq_n_u8(0);   }', 'else { N };']
      - [uint16x4_t, 'N >= 1 && N <= 16', 'let n: i32 = if N == 16 { return vdup_n_u16(0);  }', 'else { N };']
      - [uint16x8_t, 'N >= 1 && N <= 16', 'let n: i32 = if N == 16 { return vdupq_n_u16(0); }', 'else { N };']
      - [uint32x2_t, 'N >= 1 && N <= 32', 'let n: i32 = if N == 32 { return vdup_n_u32(0);  }', 'else { N };']
      - [uint32x4_t, 'N >= 1 && N <= 32', 'let n: i32 = if N == 32 { return vdupq_n_u32(0); }', 'else { N };']
      - [uint64x1_t, 'N >= 1 && N <= 64', 'let n: i32 = if N == 64 { return vdup_n_u64(0);  }', 'else { N };']
      - [uint64x2_t, 'N >= 1 && N <= 64', 'let n: i32 = if N == 64 { return vdupq_n_u64(0); }', 'else { N };']
    compose:
      - FnCall: [static_assert!, ["{type[1]}"]]
      - Identifier: ['{type[2]}{type[3]}', Symbol]
      - FnCall:
          - simd_shr
          - - a
            - FnCall: ["vdup{neon_type[0].N}", ['n as _']]

  - name: "vshrn_n_{neon_type[0]}"
    doc: "Shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vshrn{type[2]}"', 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [shrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, '.i16', 'N >= 1 && N <= 8']
      - [uint16x8_t, uint8x8_t, '.i16', 'N >= 1 && N <= 8']
      - [int32x4_t, int16x4_t, '.i32', 'N >= 1 && N <= 16']
      - [uint32x4_t, uint16x4_t, '.i32', 'N >= 1 && N <= 16']
      - [int64x2_t, int32x2_t, '.i64', 'N >= 1 && N <= 32']
      - [uint64x2_t, uint32x2_t, '.i64', 'N >= 1 && N <= 32']
    compose:
      - FnCall: [static_assert!, ["{type[3]}"]]
      - FnCall:
          - simd_cast
          - - FnCall:
                - simd_shr
                - - a
                  - FnCall: ["vdupq_n_{neon_type[0]}", ['N as _']]

  - name: "vsra{neon_type[0].N}"
    doc: "Signed shift right and accumulate"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vsra, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ssra, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, 'N >= 1 && N <= 8']
      - [int8x16_t, 'N >= 1 && N <= 8']
      - [int16x4_t, 'N >= 1 && N <= 16']
      - [int16x8_t, 'N >= 1 && N <= 16']
      - [int32x2_t, 'N >= 1 && N <= 32']
      - [int32x4_t, 'N >= 1 && N <= 32']
      - [int64x1_t, 'N >= 1 && N <= 64']
      - [int64x2_t, 'N >= 1 && N <= 64']
    compose:
      - FnCall: [static_assert!, ["{type[1]}"]]
      - FnCall:
          - simd_add
          - - a
            - FnCall: ["vshr{neon_type[0].N}::<N>", [b]]

  - name: "vtrn{neon_type[0].no}"
    doc: "Transpose elements"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vtrn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [trn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int8x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [int16x4_t, int16x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
      - [int8x16_t, int8x16x2_t, '[0, 16, 2, 18, 4, 20, 6, 22, 8, 24, 10, 26, 12, 28, 14, 30]', '[1, 17, 3, 19, 5, 21, 7, 23, 9, 25, 11, 27, 13, 29, 15, 31]']
      - [int16x8_t, int16x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [int32x4_t, int32x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
      - [uint8x8_t, uint8x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [uint16x4_t, uint16x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
      - [uint8x16_t, uint8x16x2_t, '[0, 16, 2, 18, 4, 20, 6, 22, 8, 24, 10, 26, 12, 28, 14, 30]', '[1, 17, 3, 19, 5, 21, 7, 23, 9, 25, 11, 27, 13, 29, 15, 31]']
      - [uint16x8_t, uint16x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [uint32x4_t, uint32x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
      - [poly8x8_t, poly8x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [poly16x4_t, poly16x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
      - [poly8x16_t, poly8x16x2_t, '[0, 16, 2, 18, 4, 20, 6, 22, 8, 24, 10, 26, 12, 28, 14, 30]', '[1, 17, 3, 19, 5, 21, 7, 23, 9, 25, 11, 27, 13, 29, 15, 31]']
      - [poly16x8_t, poly16x8x2_t, '[0, 8, 2, 10, 4, 12, 6, 14]', '[1, 9, 3, 11, 5, 13, 7, 15]']
      - [float32x4_t, float32x4x2_t, '[0, 4, 2, 6]', '[1, 5, 3, 7]']
    compose:
      - Let:
          - a1
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [a, b, "{type[2]}"]]
      - Let:
          - b1
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - Identifier: ['(a1, b1)', Symbol]

  - name: "vtrn{neon_type[0].no}"
    doc: "Transpose elements"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vtrn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [zip]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int32x2x2_t, '[0, 2]', '[1, 3]']
      - [uint32x2_t, uint32x2x2_t, '[0, 2]', '[1, 3]']
      - [float32x2_t, float32x2x2_t, '[0, 2]', '[1, 3]']
    compose:
      - Let:
          - a1
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [a, b, "{type[2]}"]]
      - Let:
          - b1
          - "{neon_type[0]}"
          - FnCall: [simd_shuffle!, [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - Identifier: ['(a1, b1)', Symbol]

  - name: "vzip{neon_type[0].no}"
    doc: Zip vectors
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vorr]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [zip]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x16_t, int8x16x2_t, '[0, 16, 1, 17, 2, 18, 3, 19, 4, 20, 5, 21, 6, 22, 7, 23]', '[8, 24, 9, 25, 10, 26, 11, 27, 12, 28, 13, 29, 14, 30, 15, 31]']
      - [int16x8_t, int16x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [int32x4_t, int32x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
      - [uint8x16_t, uint8x16x2_t, '[0, 16, 1, 17, 2, 18, 3, 19, 4, 20, 5, 21, 6, 22, 7, 23]', '[8, 24, 9, 25, 10, 26, 11, 27, 12, 28, 13, 29, 14, 30, 15, 31]']
      - [uint16x8_t, uint16x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [uint32x4_t, uint32x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
      - [poly8x16_t, poly8x16x2_t, '[0, 16, 1, 17, 2, 18, 3, 19, 4, 20, 5, 21, 6, 22, 7, 23]', '[8, 24, 9, 25, 10, 26, 11, 27, 12, 28, 13, 29, 14, 30, 15, 31]']
      - [poly16x8_t, poly16x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [float32x4_t, float32x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
    compose:
      - Let:
          - a0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[2]}"]]
      - Let:
          - b0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - '(a0, b0)'

  - name: "vzip{neon_type[0].no}"
    doc: Zip vectors
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vtrn]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [zip]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, int32x2x2_t, '[0, 2]', '[1, 3]']
      - [uint32x2_t, uint32x2x2_t, '[0, 2]', '[1, 3]']
      - [float32x2_t, float32x2x2_t, '[0, 2]', '[1, 3]']
    compose:
      - Let:
          - a0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[2]}"]]
      - Let:
          - b0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - '(a0, b0)'

  - name: "vzip{neon_type[0].no}"
    doc: Zip vectors
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vzip]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [zip]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int8x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [int16x4_t, int16x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
      - [uint8x8_t, uint8x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [uint16x4_t, uint16x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
      - [poly8x8_t, poly8x8x2_t, '[0, 8, 1, 9, 2, 10, 3, 11]', '[4, 12, 5, 13, 6, 14, 7, 15]']
      - [poly16x4_t, poly16x4x2_t, '[0, 4, 1, 5]', '[2, 6, 3, 7]']
    compose:
      - Let:
          - a0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[2]}"]]
      - Let:
          - b0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - '(a0, b0)'

  - name: "vuzp{neon_type[0].no}"
    doc: Unzip vectors
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vuzp]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [uzp]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, int8x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [int16x4_t, int16x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
      - [int8x16_t, int8x16x2_t, '[0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30]', '[1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31]']
      - [int16x8_t, int16x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [int32x4_t, int32x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
      - [uint8x8_t, uint8x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [uint16x4_t, uint16x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
      - [uint8x16_t, uint8x16x2_t, '[0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30]', '[1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31]']
      - [uint16x8_t, uint16x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [uint32x4_t, uint32x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
      - [poly8x8_t, poly8x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [poly16x4_t, poly16x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
      - [poly8x16_t, poly8x16x2_t, '[0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30]', '[1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31]']
      - [poly16x8_t, poly16x8x2_t, '[0, 2, 4, 6, 8, 10, 12, 14]', '[1, 3, 5, 7, 9, 11, 13, 15]']
      - [float32x4_t, float32x4x2_t, '[0, 2, 4, 6]', '[1, 3, 5, 7]']
    compose:
      - Let:
          - a0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[2]}"]]
      - Let:
          - b0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - '(a0, b0)'

  - name: "vuzp{neon_type[0].no}"
    doc: Unzip vectors
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, [vtrn]]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [zip]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, float32x2x2_t, '[0, 2]', '[1, 3]']
      - [int32x2_t, int32x2x2_t, '[0, 2]', '[1, 3]']
      - [uint32x2_t, uint32x2x2_t, '[0, 2]', '[1, 3]']
    compose:
      - Let:
          - a0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[2]}"]]
      - Let:
          - b0
          - "{neon_type[0]}"
          - FnCall: ["simd_shuffle!", [a, b, "{type[3]}"]]
      - FnCall:
          - transmute
          - - '(a0, b0)'

  - name: "vabal_{neon_type[1]}"
    doc: "Unsigned Absolute difference and Accumulate Long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vabal.{type[2]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uabal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, "u8"]
      - [uint32x4_t, uint16x4_t, "u16"]
      - [uint64x2_t, uint32x2_t, "u32"]
    compose:
      - Let: [d, "{neon_type[1]}", {FnCall: ["vabd_{type[2]}", [b, c]]}]
      - FnCall: [simd_add, [a, {FnCall: [simd_cast, [d]]}]]

  - name: "vabal_{neon_type[1]}"
    doc: "Signed Absolute difference and Accumulate Long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}", "c: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vabal.{neon_type[1]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sabal]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int8x8_t, uint8x8_t]
      - [int32x4_t, int16x4_t, uint16x4_t]
      - [int64x2_t, int32x2_t, uint32x2_t]
    compose:
      - Let: [d, "{type[1]}", {FnCall: ["vabd_{neon_type[1]}", [b, c]]}]
      - Let: [e, "{type[2]}", {FnCall: ["simd_cast", [d]]}]
      - FnCall: [simd_add, [a, {FnCall: [simd_cast, [e]]}]]

  - name: "vqabs{neon_type.no}"
    doc: Signed saturating Absolute value
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - *neon-v7
      - FnCall: [cfg_attr, [*test-is-arm, {FnCall: [assert_instr, ['"vqabs.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [*neon-target-aarch64-arm64ec, {FnCall: [assert_instr, [sqabs]]}]]
      - *neon-stable-not-arm
      - *neon-unstable-is-arm
    safety:
      unsafe: [neon]
    types:
      - int8x8_t
      - int8x16_t
      - int16x4_t
      - int16x8_t
      - int32x2_t
      - int32x4_t
    compose:
      - LLVMLink:
          name: "sqabs.{neon_type}"
          links:
            - link: "llvm.aarch64.neon.sqabs.{neon_type}"
              arch: aarch64,arm64ec
            - link: "llvm.arm.neon.vqabs.{neon_type}"
              arch: arm

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vst1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*mut u8", uint8x8x2_t, int8x8x2_t]
      - ["*mut u16", uint16x4x2_t, int16x4x2_t]
      - ["*mut u32", uint32x2x2_t, int32x2x2_t]
      - ["*mut u64", uint64x1x2_t, int64x1x2_t]
      - ["*mut u8", uint8x16x2_t, int8x16x2_t]
      - ["*mut u16", uint16x8x2_t, int16x8x2_t]
      - ["*mut u32", uint32x4x2_t, int32x4x2_t]
      - ["*mut u64", uint64x2x2_t, int64x2x2_t]
      - ["*mut u8", uint8x8x3_t, int8x8x3_t]
      - ["*mut u16", uint16x4x3_t, int16x4x3_t]
      - ["*mut u32", uint32x2x3_t, int32x2x3_t]
      - ["*mut u64", uint64x1x3_t, int64x1x3_t]
      - ["*mut u8", uint8x16x3_t, int8x16x3_t]
      - ["*mut u16", uint16x8x3_t, int16x8x3_t]
      - ["*mut u32", uint32x4x3_t, int32x4x3_t]
      - ["*mut u64", uint64x2x3_t, int64x2x3_t]
      - ["*mut u8", uint8x8x4_t, int8x8x4_t]
      - ["*mut u16", uint16x4x4_t, int16x4x4_t]
      - ["*mut u32", uint32x2x4_t, int32x2x4_t]
      - ["*mut u64", uint64x1x4_t, int64x1x4_t]
      - ["*mut u8", uint8x16x4_t, int8x16x4_t]
      - ["*mut u16", uint16x8x4_t, int16x8x4_t]
      - ["*mut u32", uint32x4x4_t, int32x4x4_t]
      - ["*mut u64", uint64x2x4_t, int64x2x4_t]
      - ["*mut p8", poly8x8x2_t, int8x8x2_t]
      - ["*mut p8", poly8x8x3_t, int8x8x3_t]
      - ["*mut p8", poly8x8x4_t, int8x8x4_t]
      - ["*mut p8", poly8x16x2_t, int8x16x2_t]
      - ["*mut p8", poly8x16x3_t, int8x16x3_t]
      - ["*mut p8", poly8x16x4_t, int8x16x4_t]
      - ["*mut p16", poly16x4x2_t, int16x4x2_t]
      - ["*mut p16", poly16x4x3_t, int16x4x3_t]
      - ["*mut p16", poly16x4x4_t, int16x4x4_t]
      - ["*mut p16", poly16x8x2_t, int16x8x2_t]
      - ["*mut p16", poly16x8x3_t, int16x8x3_t]
      - ["*mut p16", poly16x8x4_t, int16x8x4_t]
    compose:
      - FnCall:
          - "vst1{neon_type[2].no}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vst1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*mut p64", poly64x1x2_t, int64x1x2_t]
    compose:
      - FnCall:
          - "vst1{neon_type[2].no}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*mut p64", poly64x1x3_t, int64x1x3_t]
      - ["*mut p64", poly64x1x4_t, int64x1x4_t]
      - ["*mut p64", poly64x2x2_t, int64x2x2_t]
      - ["*mut p64", poly64x2x3_t, int64x2x3_t]
      - ["*mut p64", poly64x2x4_t, int64x2x4_t]
    compose:
      - FnCall:
          - "vst1{neon_type[2].no}"
          - - FnCall: [transmute, [a]]
            - FnCall: [transmute, [b]]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vst1]]}]]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    safety:
      unsafe: [neon]
    types:
      - ['*mut f32', float32x2x2_t, float32x2_t]
      - ['*mut f32', float32x4x2_t, float32x4_t]
    compose:
      - LLVMLink:
          name: "vst1{neon_type[1].no}"
          arguments:
            - "ptr: {type[0]}"
            - "a: {neon_type[2]}"
            - "b: {neon_type[2]}"
          links:
            - link: "llvm.arm.neon.vst1x{neon_type[1].tuple}.p0f32.{neon_type[2]}"
              arch: arm
      - FnCall: ["_vst1{neon_type[1].no}", ['a', 'b.0', 'b.1']]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vst1]]}]]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    safety:
      unsafe: [neon]
    types:
      - ['*mut f32', float32x2x3_t, float32x2_t]
      - ['*mut f32', float32x4x3_t, float32x4_t]
    compose:
      - LLVMLink:
          name: "vst1{neon_type[1].no}"
          arguments:
            - "ptr: {type[0]}"
            - "a: {neon_type[2]}"
            - "b: {neon_type[2]}"
            - "c: {neon_type[2]}"
          links:
            - link: "llvm.arm.neon.vst1x{neon_type[1].tuple}.p0f32.{neon_type[2]}"
              arch: arm
      - FnCall: ["_vst1{neon_type[1].no}", ['a', 'b.0', 'b.1', 'b.2']]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    safety:
      unsafe: [neon]
    types:
      - ["*mut f32", float32x2x2_t, float32x2_t]
      - ["*mut f32", float32x4x2_t, float32x4_t]
    compose:
      - LLVMLink:
          name: "vst1{neon_type[1].no}"
          arguments:
            - "a: {neon_type[2]}"
            - "b: {neon_type[2]}"
            - "ptr: {type[0]}"
          links:
            - link: "llvm.aarch64.neon.st1x2.{neon_type[2]}.p0f32"
              arch: aarch64,arm64ec
      - FnCall: ["_vst1{neon_type[1].no}", ['b.0', 'b.1', a]]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    safety:
      unsafe: [neon]
    types:
      - ["*mut f32", float32x2x3_t, float32x2_t]
      - ["*mut f32", float32x4x3_t, float32x4_t]
    compose:
      - LLVMLink:
          name: "vst1{neon_type[1].no}"
          arguments:
            - "a: {neon_type[2]}"
            - "b: {neon_type[2]}"
            - "c: {neon_type[2]}"
            - "ptr: {type[0]}"
          links:
            - link: "llvm.aarch64.neon.st1x3.{neon_type[2]}.p0f32"
              arch: aarch64,arm64ec
      - FnCall: ["_vst1{neon_type[1].no}", ['b.0', 'b.1', 'b.2', a]]

  - name: "vst1{neon_type[1].no}"
    doc: "Store multiple single-element structures to one, two, three, or four registers"
    arguments: ["a: {type[0]}", "b: {neon_type[1]}"]
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [st1]]}]]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    safety:
      unsafe: [neon]
    types:
      - ["*mut f32", float32x2x4_t, float32x2_t]
      - ["*mut f32", float32x4x4_t, float32x4_t]
    compose:
      - LLVMLink:
          name: "vst1{neon_type[1].no}"
          arguments:
            - "a: {neon_type[2]}"
            - "b: {neon_type[2]}"
            - "c: {neon_type[2]}"
            - "d: {neon_type[2]}"
            - "ptr: {type[0]}"
          links:
            - link: "llvm.aarch64.neon.st1x4.{neon_type[2]}.p0f32"
              arch: aarch64,arm64ec
      - FnCall: ["_vst1{neon_type[1].no}", ['b.0', 'b.1', 'b.2', 'b.3', a]]

  - name: "vfms{neon_type.no}"
    doc: "Floating-point fused multiply-subtract from accumulator"
    arguments: ["a: {neon_type}", "b: {neon_type}", "c: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "vfp4"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vfms]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - Let: [b, "{neon_type}", {FnCall: [simd_neg, [b]]}]
      - FnCall: ["vfma{neon_type.no}", [a, b, c]]

  - name: "vmul{neon_type[0].no}"
    doc: "Polynomial multiply"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [pmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [poly8x8_t, int8x8_t]
      - [poly8x16_t, int8x16_t]
    compose:
      - LLVMLink:
          name: "vmul{neon_type[0].no}"
          links:
            - link: "llvm.arm.neon.vmulp.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.pmul.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vmls{neon_type.no}"
    doc: "Floating-point multiply-subtract from accumulator"
    arguments: ["a: {neon_type}", "b: {neon_type}", "c: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - FnCall: [simd_sub, [a, {FnCall: [simd_mul, [b, c]]}]]

  - name: "vcge{neon_type.no}"
    doc: "Compare unsigned greater than or equal"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmhs]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - FnCall: [simd_ge, [a, b]]

  - name: "vcge{neon_type[0].no}"
    doc: "Floating-point compare greater than or equal"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcmge]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_ge, [a, b]]

  - name: "vclt{neon_type.no}"
    doc: "Compare unsigned less than"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmhi]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - FnCall: [simd_lt, [a, b]]

  - name: "vtst{neon_type[0].no}"
    doc: "Unsigned compare bitwise Test bits nonzero"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vtst]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmtst]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, u8x8, 'u8x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
      - [uint8x16_t, u8x16, 'u8x16::new(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)']
      - [uint16x4_t, u16x4, 'u16x4::new(0, 0, 0, 0)']
      - [uint16x8_t, u16x8, 'u16x8::new(0, 0, 0, 0, 0, 0, 0, 0)']
      - [uint32x2_t, u32x2, 'u32x2::new(0, 0)']
      - [uint32x4_t, u32x4, 'u32x4::new(0, 0, 0, 0)']
    compose:
      - Let: [c, "{neon_type[0]}", {FnCall: [simd_and, [a, b]]}]
      - Let: [d, "{type[1]}", "{type[2]}"]
      - FnCall: [simd_ne, [c, {FnCall: [transmute, [d]]}]]

  - name: "vshl{neon_type[0].N}"
    doc: "Shift left"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vshl, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [shl, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, '3']
      - [int8x16_t, '3']
      - [int16x4_t, '4']
      - [int16x8_t, '4']
      - [int32x2_t, '5']
      - [int32x4_t, '5']
      - [uint8x8_t, '3']
      - [uint8x16_t, '3']
      - [uint16x4_t, '4']
      - [uint16x8_t, '4']
      - [uint32x2_t, '5']
      - [uint32x4_t, '5']
      - [int64x1_t, '6']
      - [int64x2_t, '6']
      - [uint64x1_t, '6']
      - [uint64x2_t, '6']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[1]}"]]
      - FnCall:
          - simd_shl
          - - a
            - FnCall: ["vdup{neon_type[0].N}", ['N as _']]

  - name: "vsra{neon_type[0].N}"
    doc: "Unsigned shift right and accumulate"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vsra, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [usra, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, '8']
      - [uint8x16_t, '8']
      - [uint16x4_t, '16']
      - [uint16x8_t, '16']
      - [uint32x2_t, '32']
      - [uint32x4_t, '32']
      - [uint64x1_t, '64']
      - [uint64x2_t, '64']
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= {type[1]}']]
      - FnCall:
          - simd_add
          - - a
            - FnCall: ["vshr{neon_type[0].N}::<N>", [b]]

  - name: "vrsra{neon_type[0].N}"
    doc: "Unsigned rounding shift right and accumulate"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsra, 'N = 2']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ursra, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, '8']
      - [uint8x16_t, '8']
      - [uint16x4_t, '16']
      - [uint16x8_t, '16']
      - [uint32x2_t, '32']
      - [uint32x4_t, '32']
      - [uint64x1_t, '64']
      - [uint64x2_t, '64']
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= {type[1]}']]
      - FnCall:
          - simd_add
          - - a
            - FnCall: ["vrshr{neon_type[0].N}::<N>", [b]]

  - name: "vqrshrn_n_{neon_type[0]}"
    doc: "Unsigned signed saturating rounded shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqrshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, '8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }.as_signed()']
      - [uint32x4_t, uint16x4_t, '16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed()']
      - [uint64x2_t, uint32x2_t, '32', 'const { uint64x2_t([-N as u64, -N as u64]) }.as_signed()']
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= {type[2]}']]
      - LLVMLink:
          name: "vqrshrn{neon_type[0].N}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqrshiftnu.{neon_type[1]}"
              arch: arm
      - FnCall: ["_vqrshrn_n{neon_type[0].noq}", ["a.as_signed()", "{type[3]}"]]

  - name: "vqrshrn_n_{neon_type[0]}"
    doc: "Unsigned signed saturating rounded shift right narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-not-arm
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [uqrshrn, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t, '8']
      - [uint32x4_t, uint16x4_t, '16']
      - [uint64x2_t, uint32x2_t, '32']
    compose:
      - FnCall: [static_assert!, ['N >= 1 && N <= {type[2]}']]
      - LLVMLink:
          name: "vqrshrn_n_{neon_type[0]}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: i32"
          links:
            - link: "llvm.aarch64.neon.uqrshrn.{neon_type[1]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqrshrn_n_{neon_type[0]}", ["a.as_signed()", N]]

  - name: "vcvt{neon_type[1].no}_{neon_type[0]}"
    doc: "Floating-point convert to unsigned fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vcvt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcvtzu]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - LLVMLink:
          name: "vcvt{neon_type[1].no}_{neon_type[0]}"
          links:
            - link: "llvm.fptoui.sat.{neon_type[1]}.{neon_type[0]}"
              arch: arm
            - link: "llvm.fptoui.sat.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vmla{neon_type[0].N}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.i16"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mla]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16", int16x4_t]
      - [int16x8_t, "i16", int16x8_t]
      - [uint16x4_t, "u16", uint16x4_t]
      - [uint16x8_t, "u16", uint16x8_t]
    compose:
      - FnCall:
          - "vmla{neon_type[0].no}"
          - - a
            - b
            - FnCall: ["vdup{neon_type[0].N}", [c]]

  - name: "vmla{neon_type[0].N}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.i32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mla]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, "i32", int32x2_t]
      - [int32x4_t, "i32", int32x4_t]
      - [uint32x2_t, "u32", uint32x2_t]
      - [uint32x4_t, "u32", uint32x4_t]
    compose:
      - FnCall:
          - "vmla{neon_type[0].no}"
          - - a
            - b
            - FnCall: ["vdup{neon_type[0].N}", [c]]

  - name: "vmla{neon_type[0].N}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, "f32", float32x2_t]
      - [float32x4_t, "f32", float32x4_t]
    compose:
      - FnCall: ["vmla{neon_type[0].no}", [a, b, {FnCall: ["vdup{neon_type[0].N}", [c]]}]]

  - name: "vmla{type[0]}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.i16"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mla, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s16, int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_laneq_s16, int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_lane_s16, int16x8_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s16, int16x8_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_lane_u16, uint16x4_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_laneq_u16, uint16x4_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_lane_u16, uint16x8_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_u16, uint16x8_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmla{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmla{type[0]}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.i32"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mla, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s32, int32x2_t, int32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_s32, int32x2_t, int32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_s32, int32x4_t, int32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s32, int32x4_t, int32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_lane_u32, uint32x2_t, uint32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_u32, uint32x2_t, uint32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_u32, uint32x4_t, uint32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_u32, uint32x4_t, uint32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmla{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmla{type[0]}"
    doc: "Vector multiply accumulate with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmla.f32"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_f32, float32x2_t, float32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_f32, float32x2_t, float32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_f32, float32x4_t, float32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_f32, float32x4_t, float32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmla{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmls{neon_type[0].N}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.i16"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16", int16x4_t]
      - [int16x8_t, "i16", int16x8_t]
      - [uint16x4_t, "u16", uint16x4_t]
      - [uint16x8_t, "u16", uint16x8_t]
    compose:
      - FnCall:
          - "vmls{neon_type[0].no}"
          - - a
            - b
            - FnCall: ["vdup{neon_type[0].N}", [c]]

  - name: "vmls{neon_type[0].N}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.i32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int32x2_t, "i32", int32x2_t]
      - [int32x4_t, "i32", int32x4_t]
      - [uint32x2_t, "u32", uint32x2_t]
      - [uint32x4_t, "u32", uint32x4_t]
    compose:
      - FnCall:
          - "vmls{neon_type[0].no}"
          - - a
            - b
            - FnCall: ["vdup{neon_type[0].N}", [c]]

  - name: "vmls{neon_type[0].N}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, "f32", float32x2_t]
      - [float32x4_t, "f32", float32x4_t]
    compose:
      - FnCall: ["vmls{neon_type[0].no}", [a, b, {FnCall: ["vdup{neon_type[0].N}", [c]]}]]

  - name: "vmls{type[0]}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.i16"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mls, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s16, int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_laneq_s16, int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_lane_s16, int16x8_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s16, int16x8_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_lane_u16, uint16x4_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_laneq_u16, uint16x4_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_lane_u16, uint16x8_t, uint16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_u16, uint16x8_t, uint16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmls{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmls{type[0]}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.i32"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mls, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s32, int32x2_t, int32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_s32, int32x2_t, int32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_s32, int32x4_t, int32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s32, int32x4_t, int32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_lane_u32, uint32x2_t, uint32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_u32, uint32x2_t, uint32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_u32, uint32x4_t, uint32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_u32, uint32x4_t, uint32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmls{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmls{type[0]}"
    doc: "Vector multiply subtract with scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[1]}", "c: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vmls.f32"', 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['3']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_f32, float32x2_t, float32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_f32, float32x2_t, float32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_f32, float32x4_t, float32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_f32, float32x4_t, float32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - "vmls{neon_type[1].no}"
          - - a
            - b
            - FnCall: [simd_shuffle!, [c, c, "{type[4]}"]]

  - name: "vmul{neon_type[0].N}"
    doc: "Vector multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [mul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16"]
      - [int16x8_t, "i16"]
      - [int32x2_t, "i32"]
      - [int32x4_t, "i32"]
      - [uint16x4_t, "u16"]
      - [uint16x8_t, "u16"]
      - [uint32x2_t, "u32"]
      - [uint32x4_t, "u32"]
    compose:
      - FnCall:
          - simd_mul
          - - a
            - FnCall: ["vdup{neon_type[0].N}", [b]]

  - name: "vmul{neon_type[0].N}"
    doc: "Vector multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, "f32"]
      - [float32x4_t, "f32"]
    compose:
      - FnCall:
          - simd_mul
          - - a
            - FnCall: ["vdup{neon_type[0].N}", [b]]

  - name: "vmul{type[2]}"
    doc: "Floating-point multiply"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmul, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmul, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, float32x2_t, '_lane_f32', '1', '[LANE as u32, LANE as u32]']
      - [float32x2_t, float32x4_t, '_laneq_f32', '2', '[LANE as u32, LANE as u32]']
      - [float32x4_t, float32x2_t, 'q_lane_f32', '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [float32x4_t, float32x4_t, 'q_laneq_f32', '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, '{type[3]}']]
      - FnCall:
          - simd_mul
          - - a
            - FnCall: [simd_shuffle!, [b, b, "{type[4]}"]]

  - name: "vqrdmulh{type[0]}"
    doc: "Vector rounding saturating doubling multiply high by scalar"
    arguments: ["a: {neon_type[1]}", "b: {neon_type[2]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqrdmulh, 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqrdmulh, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [_lane_s16, int16x4_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_laneq_s16, int16x4_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_lane_s16, int16x8_t, int16x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s16, int16x8_t, int16x8_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [_lane_s32, int32x2_t, int32x2_t, '1', '[LANE as u32, LANE as u32]']
      - [_laneq_s32, int32x2_t, int32x4_t, '2', '[LANE as u32, LANE as u32]']
      - [q_lane_s32, int32x4_t, int32x2_t, '1', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [q_laneq_s32, int32x4_t, int32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - Let: [b, "{neon_type[1]}", {FnCall: [simd_shuffle!, [b, b, '{type[4]}']]}]
      - FnCall: ["vqrdmulh{neon_type[1].no}", [a, b]]

  - name: "vqrdmulh{neon_type[0].N}"
    doc: "Vector saturating rounding doubling multiply high with scalar"
    arguments: ["a: {neon_type[0]}", "b: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqrdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqrdmulh]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, "i16"]
      - [int16x8_t, "i16"]
      - [int32x2_t, "i32"]
      - [int32x4_t, "i32"]
    compose:
      - FnCall:
          - "vqrdmulh{neon_type[0].no}"
          - - a
            - FnCall: ["vdup{neon_type[0].N}", [b]]

  - name: "vclt{neon_type[0].no}"
    doc: "Floating-point compare less than"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcgt.f32"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcmgt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, uint32x2_t]
      - [float32x4_t, uint32x4_t]
    compose:
      - FnCall: [simd_lt, [a, b]]

  - name: "vabdl_{neon_type[0]}"
    doc: "Unsigned Absolute difference Long"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vabdl.{neon_type[0]}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uabdl]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint8x8_t, uint16x8_t]
      - [uint16x4_t, uint32x4_t]
      - [uint32x2_t, uint64x2_t]
    compose:
      - FnCall: [simd_cast, [{FnCall: ["vabd_{neon_type[0]}", [a, b]]}]]

  - name: "vmull_lane{neon_type[1].no}"
    doc: "Vector long multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmull, 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [smull, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x4_t, int16x4_t, int32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int16x4_t, int16x8_t, int32x4_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [int32x2_t, int32x2_t, int64x2_t, '1', '[LANE as u32, LANE as u32]']
      - [int32x2_t, int32x4_t, int64x2_t, '2', '[LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vmull_{neon_type[0]}"
          - - a
            - FnCall: [simd_shuffle!, [b, b, "{type[4]}"]]

  - name: "vmull_lane{neon_type[1].no}"
    doc: "Vector long multiply by scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[2]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vmull, 'LANE = 1']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [umull, 'LANE = 1']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [uint16x4_t, uint16x4_t, uint32x4_t, '2', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint16x4_t, uint16x8_t, uint32x4_t, '3', '[LANE as u32, LANE as u32, LANE as u32, LANE as u32]']
      - [uint32x2_t, uint32x2_t, uint64x2_t, '1', '[LANE as u32, LANE as u32]']
      - [uint32x2_t, uint32x4_t, uint64x2_t, '2', '[LANE as u32, LANE as u32]']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[3]}"]]
      - FnCall:
          - "vmull_{neon_type[0]}"
          - - a
            - FnCall: [simd_shuffle!, [b, b, "{type[4]}"]]

  - name: "vfms{neon_type[0].N}"
    doc: "Floating-point fused Multiply-subtract to accumulator(vector)"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[0]}", "c: {type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "vfp4"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vfms]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fmls]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, "f32"]
      - [float32x4_t, "f32"]
    compose:
      - FnCall:
          - "vfms{neon_type[0].no}"
          - - a
            - b
            - FnCall: ["vdup{neon_type[0].N}_vfp4", [c]]

  - name: "vqdmulh{neon_type[0].laneq_nox}"
    doc: "Vector saturating doubling multiply high by scalar"
    arguments: ["a: {neon_type[0]}", "b: {neon_type[1]}"]
    return_type: "{neon_type[0]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqdmulh, 'LANE = 0']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [sqdmulh, 'LANE = 0']]}]]
      - FnCall: [rustc_legacy_const_generics, ['2']]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    static_defs: ['const LANE: i32']
    safety:
      unsafe: [neon]
    types:
      - [int16x8_t, int16x8_t, '3']
      - [int16x4_t, int16x8_t, '3']
      - [int32x4_t, int32x4_t, '2']
      - [int32x2_t, int32x4_t, '2']
    compose:
      - FnCall: [static_assert_uimm_bits!, [LANE, "{type[2]}"]]
      - FnCall:
          - "vqdmulh{neon_type[0].no}"
          - - a
            - FnCall:
                - "vdup{neon_type[0].N}"
                - - FnCall: [simd_extract!, [b, 'LANE as u32']]

  - name: "vrecpe{neon_type.no}"
    doc: "Unsigned reciprocal estimate"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrecpe]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [urecpe]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "vrecpe{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrecpe.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.urecpe.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vrsqrte{neon_type.no}"
    doc: "Unsigned reciprocal square root estimate"
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsqrte]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ursqrte]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint32x2_t
      - uint32x4_t
    compose:
      - LLVMLink:
          name: "vrsqrte{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrsqrte.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.ursqrte.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vrsqrte{neon_type.no}"
    doc: "Reciprocal square-root estimate."
    arguments: ["a: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vrsqrte]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [frsqrte]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - float32x2_t
      - float32x4_t
    compose:
      - LLVMLink:
          name: "vrsqrte{neon_type.no}"
          links:
            - link: "llvm.arm.neon.vrsqrte.{neon_type}"
              arch: arm
            - link: "llvm.aarch64.neon.frsqrte.{neon_type}"
              arch: aarch64,arm64ec

  - name: "vqshlu{neon_type[0].N}"
    doc: "Signed saturating shift left unsigned"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - *target-is-arm
      - *enable-v7
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vqshlu, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t, '3', 'const { int8x8_t([N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8]) }']
      - [int16x4_t, uint16x4_t, '4', 'const { int16x4_t([N as i16, N as i16, N as i16, N as i16]) }']
      - [int32x2_t, uint32x2_t, '5', 'const { int32x2_t([N as i32, N as i32]) }']
      - [int64x1_t, uint64x1_t, '6', 'const { int64x1_t([N as i64]) }']
      - [int8x16_t, uint8x16_t, '3', 'const { int8x16_t([N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8]) }']
      - [int16x8_t, uint16x8_t, '4', 'const { int16x8_t([N as i16, N as i16, N as i16, N as i16, N as i16, N as i16, N as i16, N as i16]) }']
      - [int32x4_t, uint32x4_t, '5', 'const { int32x4_t([N as i32, N as i32, N as i32, N as i32]) }']
      - [int64x2_t, uint64x2_t, '6', 'const { int64x2_t([N as i64, N as i64]) }']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[2]}"]]
      - LLVMLink:
          name: "vqshlu{neon_type[0].N}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.arm.neon.vqshiftsu.{neon_type[0]}"
              arch: arm
      - FnCall: ["_vqshlu{neon_type[0].N}", [a, "{type[3]}"]]

  - name: "vqshlu{neon_type[0].N}"
    doc: "Signed saturating shift left unsigned"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [sqshlu, 'N = 2']]}]]
      - FnCall: [rustc_legacy_const_generics, ['1']]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    static_defs: ['const N: i32']
    safety:
      unsafe: [neon]
    types:
      - [int8x8_t, uint8x8_t, '3', 'const { int8x8_t([N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8]) }']
      - [int16x4_t, uint16x4_t, '4', 'const { int16x4_t([N as i16, N as i16, N as i16, N as i16]) }']
      - [int32x2_t, uint32x2_t, '5', 'const { int32x2_t([N as i32, N as i32]) }']
      - [int64x1_t, uint64x1_t, '6', 'const { int64x1_t([N as i64]) }']
      - [int8x16_t, uint8x16_t, '3', 'const { int8x16_t([N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8, N as i8]) }']
      - [int16x8_t, uint16x8_t, '4', 'const { int16x8_t([N as i16, N as i16, N as i16, N as i16, N as i16, N as i16, N as i16, N as i16]) }']
      - [int32x4_t, uint32x4_t, '5', 'const { int32x4_t([N as i32, N as i32, N as i32, N as i32]) }']
      - [int64x2_t, uint64x2_t, '6', 'const { int64x2_t([N as i64, N as i64]) }']
    compose:
      - FnCall: [static_assert_uimm_bits!, [N, "{type[2]}"]]
      - LLVMLink:
          name: "vqshlu{neon_type[0].N}"
          arguments:
            - "a: {neon_type[0]}"
            - "n: {neon_type[0]}"
          links:
            - link: "llvm.aarch64.neon.sqshlu.{neon_type[0]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vqshlu{neon_type[0].N}", [a, "{type[3]}"]]

  - name: "vcvt{neon_type[1].no}_{neon_type[0]}"
    doc: "Floating-point convert to signed fixed-point, rounding toward zero"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vcvt]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [fcvtzs]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [float32x2_t, int32x2_t]
      - [float32x4_t, int32x4_t]
    compose:
      - LLVMLink:
          name: "vcvt{neon_type[1].no}_{neon_type[0]}"
          links:
            - link: "llvm.fptosi.sat.{neon_type[1]}.{neon_type[0]}"
              arch: arm
            - link: "llvm.fptosi.sat.{neon_type[1]}.{neon_type[0]}"
              arch: aarch64,arm64ec

  - name: "vqmovn_{neon_type[0]}"
    doc: "Unsigned saturating extract narrow"
    arguments: ["a: {neon_type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vqmovn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [uqxtn]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - [uint16x8_t, uint8x8_t]
      - [uint32x4_t, uint16x4_t]
      - [uint64x2_t, uint32x2_t]
    compose:
      - LLVMLink:
          name: "vqmovn_{neon_type[1]}"
          links:
            - link: "llvm.arm.neon.vqmovnu.{neon_type[1]}"
              arch: arm
            - link: "llvm.aarch64.neon.uqxtn.{neon_type[1]}"
              arch: aarch64,arm64ec

  - name: "vcle{neon_type.no}"
    doc: "Compare unsigned less than or equal"
    arguments: ["a: {neon_type}", "b: {neon_type}"]
    return_type: "{neon_type}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, ['"vcge.{neon_type}"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [cmhs]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - uint8x8_t
      - uint8x16_t
      - uint16x4_t
      - uint16x8_t
      - uint32x2_t
      - uint32x4_t
    compose:
      - FnCall: [simd_le, [a, b]]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [vld4]]}]]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x4_t, int8x8_t, '1']
      - ["*const i16", int16x4x4_t, int16x4_t, '2']
      - ["*const i32", int32x2x4_t, int32x2_t, '4']
      - ["*const i8", int8x16x4_t, int8x16_t, '1']
      - ["*const i16", int16x8x4_t, int16x8_t, '2']
      - ["*const i32", int32x4x4_t, int32x4_t, '4']
      - ["*const f32", float32x2x4_t, float32x2_t, '4']
      - ["*const f32", float32x4x4_t, float32x4_t, '4']
    compose:
      - LLVMLink:
          name: "vld4{neon_type[1].dup_nox}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld4dup.{neon_type[2]}.p0i8"
              arch: arm
      - FnCall: ["_vld4{neon_type[1].dup_nox}", ['a as *const i8', "{type[3]}"]]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, [{FnCall: [not, ['target_arch = "arm"']]}]]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [ld4r]]}]]
      - FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]
    safety:
      unsafe: [neon]
    types:
      - ["*const i8", int8x8x4_t, int8x8_t, 'p0i8']
      - ["*const i16", int16x4x4_t, int16x4_t, 'p0i16']
      - ["*const i32", int32x2x4_t, int32x2_t, 'p0i32']
      - ["*const i8", int8x16x4_t, int8x16_t, 'p0i8']
      - ["*const i16", int16x8x4_t, int16x8_t, 'p0i16']
      - ["*const i32", int32x4x4_t, int32x4_t, 'p0i32']
      - ["*const i64", int64x1x4_t, int64x1_t, 'p0i64']
      - ["*const f32", float32x2x4_t, float32x2_t, 'p0f32']
      - ["*const f32", float32x4x4_t, float32x4_t, 'p0f32']
    compose:
      - LLVMLink:
          name: "vld4{neon_type[1].dup_nox}"
          arguments:
            - "ptr: {type[0]}"
          links:
            - link: "llvm.aarch64.neon.ld4r.{neon_type[2]}.{type[3]}"
              arch: aarch64,arm64ec
      - FnCall: ["_vld4{neon_type[1].dup_nox}", ['a as _']]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg, ['target_arch = "arm"']]
      - FnCall: [target_feature, ['enable = "neon,v7"']]
      - FnCall: [cfg_attr, [test, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]
    safety:
      unsafe: [neon]
    types:
      - ["*const i64", int64x1x4_t]
    compose:
      - LLVMLink:
          name: "vld4{neon_type[1].dup_nox}"
          arguments:
            - "ptr: *const i8"
            - "size: i32"
          links:
            - link: "llvm.arm.neon.vld4dup.v1i64.p0i8"
              arch: arm
      - FnCall: ["_vld4{neon_type[1].dup_nox}", ['a as *const i8', '8']]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [vld4]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ld4r]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*const u8", uint8x8x4_t, int8x8x4_t]
      - ["*const u16", uint16x4x4_t, int16x4x4_t]
      - ["*const u32", uint32x2x4_t, int32x2x4_t]
      - ["*const u8", uint8x16x4_t, int8x16x4_t]
      - ["*const u16", uint16x8x4_t, int16x8x4_t]
      - ["*const u32", uint32x4x4_t, int32x4x4_t]
      - ["*const p8", poly8x8x4_t, int8x8x4_t]
      - ["*const p16", poly16x4x4_t, int16x4x4_t]
      - ["*const p8", poly8x16x4_t, int8x16x4_t]
      - ["*const p16", poly16x8x4_t, int16x8x4_t]
    compose:
      - FnCall:
          - "transmute"
          - - FnCall: ["vld4{neon_type[2].dup_nox}", [{FnCall: [transmute, [a]]}]]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v7"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ld4r]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*const u64", uint64x1x4_t, int64x1x4_t]
    compose:
      - FnCall:
          - "transmute"
          - - FnCall: ["vld4{neon_type[2].dup_nox}", [{FnCall: [transmute, [a]]}]]

  - name: "vld4{neon_type[1].dup_nox}"
    doc: "Load single 4-element structure and replicate to all lanes of four registers"
    arguments: ["a: {type[0]}"]
    return_type: "{neon_type[1]}"
    attr:
      - FnCall: [target_feature, ['enable = "neon,aes"']]
      - FnCall: [cfg_attr, [target_arch = "arm", {FnCall: [target_feature, ['enable = "v8"']]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, 'target_arch = "arm"']]}, {FnCall: [assert_instr, [nop]]}]]
      - FnCall: [cfg_attr, [{FnCall: [all, [test, {FnCall: [any, ['target_arch = "aarch64"', 'target_arch = "arm64ec"']]}]]}, {FnCall: [assert_instr, [ld4r]]}]]
      - FnCall: [cfg_attr, [{FnCall: [not, ['target_arch = "arm"']]}, {FnCall: [stable, ['feature = "neon_intrinsics"', 'since = "1.59.0"']]}]]
      - FnCall: [cfg_attr, ['target_arch = "arm"', {FnCall: [unstable, ['feature = "stdarch_arm_neon_intrinsics"', 'issue = "111800"']]}]]
    safety:
      unsafe: [neon]
    types:
      - ["*const p64", poly64x1x4_t, int64x1x4_t]
    compose:
      - FnCall:
          - "transmute"
          - - FnCall: ["vld4{neon_type[2].dup_nox}", [{FnCall: [transmute, [a]]}]]

