Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep  4 19:35:25 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.593        0.000                      0                  279        0.087        0.000                      0                  279        3.750        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.593        0.000                      0                  279        0.087        0.000                      0                  279        3.750        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.472ns (36.333%)  route 2.579ns (63.667%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 f  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.192     8.431    uart_ip_inst/baud_gen_inst/CO[0]
    SLICE_X60Y83         LUT3 (Prop_lut3_I2_O)        0.149     8.580 r  uart_ip_inst/baud_gen_inst/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.610     9.189    uart_ip_inst/baud_gen_inst/counter_d[1]
    SLICE_X61Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.501    14.842    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X61Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)       -0.298    14.783    uart_ip_inst/baud_gen_inst/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.571ns (36.778%)  route 2.701ns (63.222%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.860     8.099    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.124     8.223 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.678     8.901    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X62Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.025 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.385     9.409    uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1_n_0
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.503    14.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X62Y84         FDCE (Setup_fdce_C_D)       -0.047    15.020    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.571ns (38.241%)  route 2.537ns (61.759%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.492     9.246    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[11]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.863    fsm_pixel_inst/FSM_onehot_present_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.571ns (38.241%)  route 2.537ns (61.759%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.492     9.246    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.863    fsm_pixel_inst/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.571ns (38.241%)  route 2.537ns (61.759%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.492     9.246    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.863    fsm_pixel_inst/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.571ns (38.241%)  route 2.537ns (61.759%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.492     9.246    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.863    fsm_pixel_inst/FSM_onehot_present_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.571ns (38.879%)  route 2.470ns (61.121%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.425     9.179    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X62Y88         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.506    14.847    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.865    fsm_pixel_inst/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.571ns (39.588%)  route 2.397ns (60.412%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.352     9.106    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X62Y87         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y87         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDPE (Setup_fdpe_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.571ns (39.588%)  route 2.397ns (60.412%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.352     9.106    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[10]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.571ns (39.588%)  route 2.397ns (60.412%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.778     6.394    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.295     6.689 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.850     8.089    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[12]_i_2/O
                         net (fo=1, routed)           0.417     8.630    fsm_pixel_inst/FSM_onehot_present_state_reg[0]_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  fsm_pixel_inst/FSM_onehot_present_state[12]_i_1/O
                         net (fo=13, routed)          0.352     9.106    fsm_pixel_inst/FSM_onehot_present_state[12]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[12]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.695%)  route 0.290ns (67.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  counter_ip_ram/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  counter_ip_ram/reg_q_reg[0]/Q
                         net (fo=16, routed)          0.290     1.903    ram_ip_inst/ram_reg_0_3_6_6/A0
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.856     1.984    ram_ip_inst/ram_reg_0_3_6_6/WCLK
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_6_6/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.816    ram_ip_inst/ram_reg_0_3_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.695%)  route 0.290ns (67.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  counter_ip_ram/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  counter_ip_ram/reg_q_reg[0]/Q
                         net (fo=16, routed)          0.290     1.903    ram_ip_inst/ram_reg_0_3_7_7/A0
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.856     1.984    ram_ip_inst/ram_reg_0_3_7_7/WCLK
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_7_7/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.816    ram_ip_inst/ram_reg_0_3_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_8_8/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.695%)  route 0.290ns (67.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  counter_ip_ram/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  counter_ip_ram/reg_q_reg[0]/Q
                         net (fo=16, routed)          0.290     1.903    ram_ip_inst/ram_reg_0_3_8_8/A0
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_8_8/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.856     1.984    ram_ip_inst/ram_reg_0_3_8_8/WCLK
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_8_8/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.816    ram_ip_inst/ram_reg_0_3_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_9_9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.695%)  route 0.290ns (67.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  counter_ip_ram/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  counter_ip_ram/reg_q_reg[0]/Q
                         net (fo=16, routed)          0.290     1.903    ram_ip_inst/ram_reg_0_3_9_9/A0
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_9_9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.856     1.984    ram_ip_inst/ram_reg_0_3_9_9/WCLK
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_9_9/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.816    ram_ip_inst/ram_reg_0_3_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/Q
                         net (fo=1, routed)           0.101     1.714    ram_ip_inst/ram_reg_0_3_4_4/D
    SLICE_X60Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.985    ram_ip_inst/ram_reg_0_3_4_4/WCLK
    SLICE_X60Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_4_4/SP/CLK
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y87         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.611    ram_ip_inst/ram_reg_0_3_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/Q
                         net (fo=1, routed)           0.103     1.716    ram_ip_inst/ram_reg_0_3_1_1/D
    SLICE_X64Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.987    ram_ip_inst/ram_reg_0_3_1_1/WCLK
    SLICE_X64Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y87         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.602    ram_ip_inst/ram_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.590     1.473    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X61Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.701    spi_w_r_inst/mod_spiw/mod_fsm_write/reg_q_reg[7][0]
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.746 r  spi_w_r_inst/mod_spiw/mod_fsm_write/reg_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.746    spi_w_r_inst/mod_spiw/mod_piso/D[0]
    SLICE_X60Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.860     1.987    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X60Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.120     1.606    spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.663%)  route 0.120ns (48.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/Q
                         net (fo=1, routed)           0.120     1.720    ram_ip_inst/ram_reg_0_3_8_8/D
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.856     1.984    ram_ip_inst/ram_reg_0_3_8_8/WCLK
    SLICE_X60Y86         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_8_8/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_I)
                                                      0.071     1.577    ram_ip_inst/ram_reg_0_3_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.427%)  route 0.065ns (31.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    spi_w_r_inst/mod_spir/mod_sipo/clk_i_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.678    spi_w_r_inst/mod_spir/mod_pipo/Q[2]
    SLICE_X59Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.985    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.046     1.531    spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_3_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.886%)  route 0.160ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.589     1.472    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/Q
                         net (fo=1, routed)           0.160     1.773    ram_ip_inst/ram_reg_0_3_11_11/D
    SLICE_X64Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.987    ram_ip_inst/ram_reg_0_3_11_11/WCLK
    SLICE_X64Y87         RAMS32                                       r  ram_ip_inst/ram_reg_0_3_11_11/SP/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y87         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.612    ram_ip_inst/ram_reg_0_3_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y85   counter_ip_ram/reg_q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y85   counter_ip_ram/reg_q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y91   debouncer_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y93   debouncer_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y93   debouncer_inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y94   debouncer_inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y94   debouncer_inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y94   debouncer_inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y94   debouncer_inst/cnt_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y87   ram_ip_inst/ram_reg_0_3_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y87   ram_ip_inst/ram_reg_0_3_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y87   ram_ip_inst/ram_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y87   ram_ip_inst/ram_reg_0_3_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y87   ram_ip_inst/ram_reg_0_3_2_2/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.546ns  (logic 4.167ns (43.651%)  route 5.379ns (56.349%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.623     5.144    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=14, routed)          1.048     6.709    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.124     6.833 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.331    11.165    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.689 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.689    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.313ns (45.547%)  route 5.157ns (54.453%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.623     5.144    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=21, routed)          0.716     6.316    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[2]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.152     6.468 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.440    10.908    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.705    14.614 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.614    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.800ns  (logic 4.167ns (47.347%)  route 4.634ns (52.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.623     5.144    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X60Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.478     5.622 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           4.634    10.256    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.689    13.944 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.944    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 3.974ns (47.655%)  route 4.365ns (52.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.623     5.144    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.600 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           4.365     9.965    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.482 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.482    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.361%)  route 1.675ns (29.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.622     5.143    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y87         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           1.675     7.274    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.796 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.796    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.363ns (79.924%)  route 0.342ns (20.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.590     1.473    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X62Y87         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           0.342     1.957    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.179 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.179    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.360ns (45.806%)  route 1.609ns (54.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           1.609     3.224    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.443 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.443    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.415ns (44.679%)  route 1.752ns (55.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.590     1.473    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X60Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           1.752     3.373    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     4.640 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.640    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.412ns (42.434%)  route 1.915ns (57.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=21, routed)          0.282     1.897    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[2]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.942 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.633     3.575    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.801 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.801    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.449ns (43.435%)  route 1.887ns (56.565%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.474    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/Q
                         net (fo=19, routed)          0.232     1.848    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[1]
    SLICE_X58Y90         LUT3 (Prop_lut3_I1_O)        0.042     1.890 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.655     3.545    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.266     4.811 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.811    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.209ns  (logic 1.454ns (17.710%)  route 6.755ns (82.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.755     8.209    uart_ip_inst/uart_tx_inst/AR[0]
    SLICE_X62Y84         FDCE                                         f  uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.503     4.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.209ns  (logic 1.454ns (17.710%)  route 6.755ns (82.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.755     8.209    uart_ip_inst/uart_tx_inst/AR[0]
    SLICE_X62Y84         FDCE                                         f  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.503     4.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.209ns  (logic 1.454ns (17.710%)  route 6.755ns (82.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.755     8.209    uart_ip_inst/uart_tx_inst/AR[0]
    SLICE_X62Y84         FDCE                                         f  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.503     4.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.209ns  (logic 1.454ns (17.710%)  route 6.755ns (82.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.755     8.209    uart_ip_inst/uart_tx_inst/AR[0]
    SLICE_X62Y84         FDCE                                         f  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.503     4.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/ff1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.454ns (18.398%)  route 6.448ns (81.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.448     7.902    debouncer_inst/AR[0]
    SLICE_X61Y82         FDCE                                         f  debouncer_inst/ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.500     4.841    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X61Y82         FDCE                                         r  debouncer_inst/ff1_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.454ns (18.398%)  route 6.448ns (81.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.448     7.902    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y82         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.500     4.841    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.454ns (18.398%)  route 6.448ns (81.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.448     7.902    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y82         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.500     4.841    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.454ns (18.398%)  route 6.448ns (81.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.448     7.902    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y82         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.500     4.841    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.454ns (18.398%)  route 6.448ns (81.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.448     7.902    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y82         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.500     4.841    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.454ns (18.634%)  route 6.348ns (81.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         6.348     7.802    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X61Y83         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.501     4.842    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X61Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.165ns  (logic 0.222ns (10.248%)  route 1.943ns (89.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.943     2.165    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X49Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.165ns  (logic 0.222ns (10.248%)  route 1.943ns (89.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.943     2.165    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X49Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.165ns  (logic 0.222ns (10.248%)  route 1.943ns (89.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.943     2.165    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X49Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.222ns (10.228%)  route 1.947ns (89.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.947     2.169    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X48Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.222ns (10.228%)  route 1.947ns (89.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.947     2.169    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X48Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.222ns (10.228%)  route 1.947ns (89.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         1.947     2.169    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X48Y89         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.959    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/C

Slack:                    inf
  Source:                 sw_i
                            (input port)
  Destination:            debouncer_inst/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.210ns (9.402%)  route 2.019ns (90.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_i (IN)
                         net (fo=0)                   0.000     0.000    sw_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sw_i_IBUF_inst/O
                         net (fo=1, routed)           2.019     2.229    debouncer_inst/sw_i_IBUF
    SLICE_X61Y82         FDCE                                         r  debouncer_inst/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.854     1.981    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X61Y82         FDCE                                         r  debouncer_inst/ff1_reg/C

Slack:                    inf
  Source:                 miso_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.265ns  (logic 0.278ns (12.281%)  route 1.987ns (87.719%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  miso_i (IN)
                         net (fo=0)                   0.000     0.000    miso_i
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  miso_i_IBUF_inst/O
                         net (fo=1, routed)           1.987     2.220    spi_w_r_inst/mod_spir/mod_fsm_spi_read/miso_i_IBUF
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.045     2.265 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.265    spi_w_r_inst/mod_spir/mod_sipo/D[0]
    SLICE_X58Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.985    spi_w_r_inst/mod_spir/mod_sipo/clk_i_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.535ns  (logic 0.222ns (8.752%)  route 2.313ns (91.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         2.313     2.535    spi_w_r_inst/mod_spiw/mod_fsm_write/AR[0]
    SLICE_X58Y90         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.860     1.988    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.535ns  (logic 0.222ns (8.752%)  route 2.313ns (91.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=129, routed)         2.313     2.535    spi_w_r_inst/mod_spiw/mod_fsm_write/AR[0]
    SLICE_X58Y90         FDCE                                         f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.860     1.988    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C





