/*

Xilinx Vivado v2017.4 (64-bit) [Major: 2017, Minor: 4]
SW Build: 2086221 on Fri Dec 15 20:55:39 MST 2017
IP Build: 2085800 on Fri Dec 15 22:25:07 MST 2017

Process ID: 9024
License: Customer

Current time: 	Wed Dec 25 19:08:18 CST 2019
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 14 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/tps/win64/jre
JVM executable location: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/tps/win64/jre/bin/java.exe

User name: 	ASUS
User home directory: C:/Users/ASUS
User working directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/BaiduNetdiskDownload/vivado/Vivado
HDI_APPROOT: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4
RDI_DATADIR: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data
RDI_BINDIR: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/bin

Vivado preferences file location: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/vivado.xml
Vivado preferences directory: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/
Vivado layouts directory: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/layouts
PlanAhead jar file location: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/vivado.log
Vivado journal file location: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/vivado.jou
Engine tmp dir: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/.Xil/Vivado-9024-DESKTOP-FKSGOEO

GUI allocated memory:	189 MB
GUI max memory:		3,052 MB
Engine allocated memory: 527 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 46 MB (+46020kb) [00:00:10]
// [Engine Memory]: 479 MB (+350362kb) [00:00:10]
// Opening Vivado Project: C:\Users\ASUS\Desktop\course\FPGA chal\FPGA\TF - dev\TF.xpr. Version: Vivado v2017.4 
// bs (cj):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.xpr} 
// [GUI Memory]: 61 MB (+13407kb) [00:00:11]
// [Engine Memory]: 505 MB (+2710kb) [00:00:11]
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Engine heap size: 546 MB. GUI used memory: 32 MB. Current time: 12/25/19 7:08:20 PM CST
// [Engine Memory]: 546 MB (+15855kb) [00:00:16]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 589 MB (+17157kb) [00:00:21]
// [Engine Memory]: 638 MB (+20282kb) [00:00:26]
// Tcl Message: open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 642 MB. GUI used memory: 45 MB. Current time: 12/25/19 7:08:36 PM CST
// Tcl Message: open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 854.203 ; gain = 142.887 
// Project name: TF; location: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev; part: xc7a35tftg256-1
dismissDialog("Open Project"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// a (cj): Critical Messages: addNotify
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 65 MB (+108kb) [00:00:48]
// WARNING: HTimer (StateMonitor Timer) is taking too long to process. Increasing delay to 4000 ms.
// [GUI Memory]: 68 MB (+279kb) [00:02:23]
// Elapsed time: 149 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1); // B (D, cj)
// PAPropertyPanels.initPanels (clk_wiz_1.xci) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz : clk_wiz_1 (clk_wiz_1.xci)]", 2, false); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v)]", 4); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v)]", 3); // B (D, cj)
// [GUI Memory]: 72 MB (+184kb) [00:03:11]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), clk_wiz01 : clk_wiz_0 (clk_wiz_0.xci)]", 4, false); // B (D, cj)
// [GUI Memory]: 76 MB (+504kb) [00:03:12]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram1 : blk_mem_gen_1 (blk_mem_gen_1.xci)]", 6, false); // B (D, cj)
// [Engine Memory]: 675 MB (+5013kb) [00:03:16]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// N (cj):  Re-customize IP : addNotify
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 694 MB. GUI used memory: 46 MB. Current time: 12/25/19 7:11:25 PM CST
// Tcl Message: INFO: [Device 21-403] Loading part xc7a35tftg256-1 
// [Engine Memory]: 776 MB (+70332kb) [00:03:22]
// r (cj): Re-customize IP: addNotify
// [Engine Memory]: 898 MB (+88049kb) [00:03:27]
// Elapsed time: 10 seconds
dismissDialog("Re-customize IP"); // N (cj)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
// [GUI Memory]: 83 MB (+4032kb) [00:03:41]
// Elapsed time: 14 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe");
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
dismissFileChooser();
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (cj)
// r (cj): Re-customize IP: addNotify
// bs (r):  Re-customize IP : addNotify
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe}] [get_ips blk_mem_gen_0] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../../CrazyBird.coe' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// au (cj): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bs (r)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
dismissDialog("Generate Output Products"); // au (cj)
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// Elapsed time: 207 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cj): Re-customize IP: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 5, false); // B (D, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 56 MB. Current time: 12/25/19 7:15:41 PM CST
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// [Engine Memory]: 953 MB (+9977kb) [00:07:47]
dismissDialog("Re-customize IP"); // r (cj)
// [GUI Memory]: 89 MB (+1029kb) [00:07:48]
// r (cj): Re-customize IP: addNotify
// bs (r):  Re-customize IP : addNotify
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe}] [get_ips blk_mem_gen_0] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe' provided. It will be converted relative to IP Instance files '../../../../../11111.coe' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// au (cj): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bs (r)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// bs (cj):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'... 
// Tcl Message: generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.777 ; gain = 0.000 
// Tcl Message: catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run blk_mem_gen_0_synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs -jobs 4 blk_mem_gen_0_synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Dec 25 19:16:19 2019] Launched blk_mem_gen_0_synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 25 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// [GUI Memory]: 94 MB (+847kb) [00:08:23]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Run Synthesis"); // x (cj)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Wed Dec 25 19:16:40 2019] Launched blk_mem_gen_0_synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log [Wed Dec 25 19:16:40 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// [GUI Memory]: 102 MB (+3107kb) [00:10:30]
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking too long to process. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 960 MB. GUI used memory: 61 MB. Current time: 12/25/19 7:23:31 PM CST
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 3000 ms.
// Elapsed time: 798 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Wed Dec 25 19:29:59 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// [GUI Memory]: 109 MB (+2522kb) [00:24:14]
// TclEventType: RUN_COMPLETED
// Elapsed time: 701 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Dec 25 19:41:42 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 139 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
// Elapsed time: 92 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// PAPropertyPanels.initPanels (blk_mem_gen_0.xci) elapsed time: 0.2s
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
dismissDialog("Auto Connect"); // bs (cj)
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
