<stg><name>FFT_Pipeline_VITIS_LOOP_68_2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %FFT0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
FFT0.exit:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
FFT0.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
FFT0.exit:2 %icmp_ln68 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
FFT0.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
FFT0.exit:4 %add_ln68 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FFT0.exit:5 %br_ln68 = br i1 %icmp_ln68, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_4_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %xout_M_real_V_addr = getelementptr i16 %xout_M_real_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="xout_M_real_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="5">
<![CDATA[
.split:3 %xout_M_real_V_load = load i5 %xout_M_real_V_addr

]]></Node>
<StgValue><ssdm name="xout_M_real_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %xout_M_imag_V_addr = getelementptr i16 %xout_M_imag_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="xout_M_imag_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="5">
<![CDATA[
.split:5 %xout_M_imag_V_load = load i5 %xout_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="xout_M_imag_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:8 %store_ln68 = store i6 %add_ln68, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="5">
<![CDATA[
.split:3 %xout_M_real_V_load = load i5 %xout_M_real_V_addr

]]></Node>
<StgValue><ssdm name="xout_M_real_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="5">
<![CDATA[
.split:5 %xout_M_imag_V_load = load i5 %xout_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="xout_M_imag_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:6 %p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %xout_M_imag_V_load, i16 %xout_M_real_V_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:7 %write_ln68 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void %FFT0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="data_OUT" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_OUT"/></StgValue>
</port>
<port id="38" name="xout_M_real_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xout_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="xout_M_imag_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xout_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="data_OUT" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="empty_5" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="empty_4" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="empty_3" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="empty_3" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="empty_3" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="62" from="empty_3" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="63" from="empty_3" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="67" from="i" to="i_2" fromId="5" toId="9">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="76" from="p_str" to="specpipeline_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="i_2" to="icmp_ln68" fromId="9" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="icmp_ln68" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_82" to="empty" fromId="82" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_82" to="empty" fromId="82" toId="12">
</dataflow>
<dataflow id="86" from="i_2" to="add_ln68" fromId="9" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln68" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="icmp_ln68" to="br_ln68" fromId="11" toId="14">
</dataflow>
<dataflow id="90" from="i_2" to="i_4_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="91" from="xout_M_real_V" to="xout_M_real_V_addr" fromId="38" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="xout_M_real_V_addr" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="i_4_cast" to="xout_M_real_V_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="95" from="xout_M_real_V_addr" to="xout_M_real_V_load" fromId="16" toId="17">
</dataflow>
<dataflow id="96" from="xout_M_imag_V" to="xout_M_imag_V_addr" fromId="39" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_92" to="xout_M_imag_V_addr" fromId="92" toId="18">
</dataflow>
<dataflow id="98" from="i_4_cast" to="xout_M_imag_V_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="99" from="xout_M_imag_V_addr" to="xout_M_imag_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="100" from="add_ln68" to="store_ln68" fromId="13" toId="20">
</dataflow>
<dataflow id="101" from="i" to="store_ln68" fromId="5" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="empty_1" to="specloopname_ln68" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="xout_M_real_V_addr" to="xout_M_real_V_load" fromId="16" toId="22">
</dataflow>
<dataflow id="107" from="xout_M_imag_V_addr" to="xout_M_imag_V_load" fromId="18" toId="23">
</dataflow>
<dataflow id="109" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_0" fromId="108" toId="24">
</dataflow>
<dataflow id="110" from="xout_M_imag_V_load" to="p_0" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="xout_M_real_V_load" to="p_0" fromId="22" toId="24">
</dataflow>
<dataflow id="113" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln68" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="data_OUT" to="write_ln68" fromId="37" toId="25">
</dataflow>
<dataflow id="115" from="p_0" to="write_ln68" fromId="24" toId="25">
</dataflow>
<dataflow id="116" from="icmp_ln68" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
