#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Aug 14 11:24:26 2019
# Process ID: 2408
# Current directory: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/design_1_system_ila_0_0_synth_1
# Command line: vivado.exe -log design_1_system_ila_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0_0.tcl
# Log file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/design_1_system_ila_0_0_synth_1/design_1_system_ila_0_0.vds
# Journal file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/design_1_system_ila_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 415.879 ; gain = 95.215
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'bd_f60c' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.vhd:48]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' (2#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0' (3#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_ila_lib_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_ila_lib_0' (51#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_ar_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (52#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_ar_0' (53#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_aw_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_aw_0' (54#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_b_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_b_0' (55#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_r_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_r_0' (56#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_w_0' [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_w_0' (57#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c' (58#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (59#1) [c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 752.352 ; gain = 431.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 752.352 ; gain = 431.688
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 829.121 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:06 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:08 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 829.121 ; gain = 508.457
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 829.121 ; gain = 508.457

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    74|
|2     |CFGLUT5    |   174|
|3     |LUT1       |    87|
|4     |LUT2       |    64|
|5     |LUT3       |   261|
|6     |LUT4       |   271|
|7     |LUT5       |   148|
|8     |LUT6       |   771|
|9     |MUXF7      |    59|
|10    |MUXF8      |     3|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |    28|
|13    |SRL16E     |   133|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  2439|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 829.121 ; gain = 508.457
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 829.121 ; gain = 508.457
