# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fft_module.srcs/sources_1/new/fft_package.sv" \

verilog xil_defaultlib  \
"../../../../../../../SDUP/Lab2/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0/blk_mem_gen_0_2/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../fft_module.srcs/sources_1/new/rearrange_zero_padd.sv" \
"../../../../fft_module.srcs/sources_1/new/Memory_Ram_Controler.sv" \
"../../../../fft_module.srcs/sim_1/new/Memory_Test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
