<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1271" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1271{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1271{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1271{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1271{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1271{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1271{left:360px;bottom:917px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1271{left:70px;bottom:829px;letter-spacing:0.13px;}
#t8_1271{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_1271{left:70px;bottom:788px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#ta_1271{left:328px;bottom:788px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tb_1271{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_1271{left:70px;bottom:754px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#td_1271{left:70px;bottom:737px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#te_1271{left:70px;bottom:720px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1271{left:70px;bottom:696px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1271{left:70px;bottom:679px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#th_1271{left:70px;bottom:662px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1271{left:70px;bottom:638px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_1271{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1271{left:462px;bottom:628px;}
#tl_1271{left:477px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tm_1271{left:70px;bottom:604px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_1271{left:70px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_1271{left:70px;bottom:563px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_1271{left:772px;bottom:563px;}
#tq_1271{left:783px;bottom:563px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_1271{left:70px;bottom:546px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ts_1271{left:70px;bottom:506px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tt_1271{left:70px;bottom:482px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tu_1271{left:70px;bottom:465px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tv_1271{left:70px;bottom:448px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_1271{left:70px;bottom:424px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tx_1271{left:702px;bottom:431px;}
#ty_1271{left:717px;bottom:424px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tz_1271{left:70px;bottom:407px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_1271{left:70px;bottom:390px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_1271{left:70px;bottom:351px;letter-spacing:0.13px;}
#t12_1271{left:70px;bottom:326px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_1271{left:70px;bottom:286px;letter-spacing:0.13px;word-spacing:0.02px;}
#t14_1271{left:70px;bottom:262px;letter-spacing:-0.16px;}
#t15_1271{left:70px;bottom:222px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t16_1271{left:70px;bottom:201px;letter-spacing:-0.17px;}
#t17_1271{left:211px;bottom:201px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_1271{left:211px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1271{left:70px;bottom:158px;letter-spacing:-0.17px;}
#t1a_1271{left:211px;bottom:158px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_1271{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1c_1271{left:121px;bottom:1071px;}
#t1d_1271{left:71px;bottom:998px;letter-spacing:-0.14px;}
#t1e_1271{left:70px;bottom:979px;letter-spacing:-0.11px;}
#t1f_1271{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_1271{left:395px;bottom:1065px;letter-spacing:-0.08px;}
#t1h_1271{left:395px;bottom:1050px;letter-spacing:-0.09px;}
#t1i_1271{left:433px;bottom:1065px;letter-spacing:-0.1px;}
#t1j_1271{left:433px;bottom:1050px;letter-spacing:-0.15px;}
#t1k_1271{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t1l_1271{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1m_1271{left:578px;bottom:1065px;letter-spacing:-0.12px;}
#t1n_1271{left:75px;bottom:1027px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1o_1271{left:225px;bottom:1027px;letter-spacing:-0.18px;}
#t1p_1271{left:395px;bottom:1027px;letter-spacing:-0.1px;}
#t1q_1271{left:433px;bottom:1027px;letter-spacing:-0.09px;}
#t1r_1271{left:507px;bottom:1027px;letter-spacing:-0.13px;}
#t1s_1271{left:578px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1271{left:87px;bottom:896px;letter-spacing:-0.15px;}
#t1u_1271{left:194px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_1271{left:368px;bottom:896px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1w_1271{left:546px;bottom:896px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1x_1271{left:728px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1y_1271{left:97px;bottom:872px;letter-spacing:-0.1px;}
#t1z_1271{left:215px;bottom:872px;letter-spacing:-0.11px;}
#t20_1271{left:389px;bottom:872px;letter-spacing:-0.17px;}
#t21_1271{left:567px;bottom:872px;letter-spacing:-0.16px;}
#t22_1271{left:749px;bottom:872px;letter-spacing:-0.13px;}

.s1_1271{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1271{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1271{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1271{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1271{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1271{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_1271{font-size:14px;font-family:Symbol_5kh;color:#000;}
.s8_1271{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1271{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_1271{font-size:11px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sb_1271{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1271" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1271Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1271" style="-webkit-user-select: none;"><object width="935" height="1210" data="1271/1271.svg" type="image/svg+xml" id="pdf1271" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1271" class="t s1_1271">RDMSR—Read From Model Specific Register </span>
<span id="t2_1271" class="t s2_1271">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1271" class="t s1_1271">Vol. 2B </span><span id="t4_1271" class="t s1_1271">4-537 </span>
<span id="t5_1271" class="t s3_1271">RDMSR—Read From Model Specific Register </span>
<span id="t6_1271" class="t s4_1271">Instruction Operand Encoding </span>
<span id="t7_1271" class="t s4_1271">Description </span>
<span id="t8_1271" class="t s5_1271">Reads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. </span>
<span id="t9_1271" class="t s5_1271">(On processors that support the Intel </span><span id="ta_1271" class="t s5_1271">64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register </span>
<span id="tb_1271" class="t s5_1271">is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On </span>
<span id="tc_1271" class="t s5_1271">processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If </span>
<span id="td_1271" class="t s5_1271">fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit </span>
<span id="te_1271" class="t s5_1271">locations are undefined. </span>
<span id="tf_1271" class="t s5_1271">This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection </span>
<span id="tg_1271" class="t s5_1271">exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a </span>
<span id="th_1271" class="t s5_1271">general protection exception. </span>
<span id="ti_1271" class="t s5_1271">The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. </span>
<span id="tj_1271" class="t s5_1271">Chapter 2, “Model-Specific Registers (MSRs)” of the Intel </span>
<span id="tk_1271" class="t s6_1271">® </span>
<span id="tl_1271" class="t s5_1271">64 and IA-32 Architectures Software Developer’s </span>
<span id="tm_1271" class="t s5_1271">Manual, Volume 4, lists all the MSRs that can be read with this instruction and their addresses. Note that each </span>
<span id="tn_1271" class="t s5_1271">processor family has its own set of MSRs. </span>
<span id="to_1271" class="t s5_1271">The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] </span><span id="tp_1271" class="t s7_1271">= </span><span id="tq_1271" class="t s5_1271">1) before </span>
<span id="tr_1271" class="t s5_1271">using this instruction. </span>
<span id="ts_1271" class="t s4_1271">IA-32 Architecture Compatibility </span>
<span id="tt_1271" class="t s5_1271">The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with </span>
<span id="tu_1271" class="t s5_1271">the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor </span>
<span id="tv_1271" class="t s5_1271">results in an invalid opcode exception #UD. </span>
<span id="tw_1271" class="t s5_1271">See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 26 of the Intel </span>
<span id="tx_1271" class="t s6_1271">® </span>
<span id="ty_1271" class="t s5_1271">64 and IA-32 Archi- </span>
<span id="tz_1271" class="t s5_1271">tectures Software Developer’s Manual, Volume 3C, for more information about the behavior of this instruction in </span>
<span id="t10_1271" class="t s5_1271">VMX non-root operation. </span>
<span id="t11_1271" class="t s4_1271">Operation </span>
<span id="t12_1271" class="t s8_1271">EDX:EAX := MSR[ECX]; </span>
<span id="t13_1271" class="t s4_1271">Flags Affected </span>
<span id="t14_1271" class="t s5_1271">None. </span>
<span id="t15_1271" class="t s4_1271">Protected Mode Exceptions </span>
<span id="t16_1271" class="t s5_1271">#GP(0) </span><span id="t17_1271" class="t s5_1271">If the current privilege level is not 0. </span>
<span id="t18_1271" class="t s5_1271">If the value in ECX specifies a reserved or unimplemented MSR address. </span>
<span id="t19_1271" class="t s5_1271">#UD </span><span id="t1a_1271" class="t s5_1271">If the LOCK prefix is used. </span>
<span id="t1b_1271" class="t s9_1271">Opcode </span>
<span id="t1c_1271" class="t sa_1271">1 </span>
<span id="t1d_1271" class="t sb_1271">NOTES: </span>
<span id="t1e_1271" class="t s8_1271">1. See the IA-32 Architecture Compatibility section below. </span>
<span id="t1f_1271" class="t s9_1271">Instruction </span><span id="t1g_1271" class="t s9_1271">Op/ </span>
<span id="t1h_1271" class="t s9_1271">En </span>
<span id="t1i_1271" class="t s9_1271">64-Bit </span>
<span id="t1j_1271" class="t s9_1271">Mode </span>
<span id="t1k_1271" class="t s9_1271">Compat/ </span>
<span id="t1l_1271" class="t s9_1271">Leg Mode </span>
<span id="t1m_1271" class="t s9_1271">Description </span>
<span id="t1n_1271" class="t s8_1271">0F 32 </span><span id="t1o_1271" class="t s8_1271">RDMSR </span><span id="t1p_1271" class="t s8_1271">ZO </span><span id="t1q_1271" class="t s8_1271">Valid </span><span id="t1r_1271" class="t s8_1271">Valid </span><span id="t1s_1271" class="t s8_1271">Read MSR specified by ECX into EDX:EAX. </span>
<span id="t1t_1271" class="t s9_1271">Op/En </span><span id="t1u_1271" class="t s9_1271">Operand 1 </span><span id="t1v_1271" class="t s9_1271">Operand 2 </span><span id="t1w_1271" class="t s9_1271">Operand 3 </span><span id="t1x_1271" class="t s9_1271">Operand 4 </span>
<span id="t1y_1271" class="t s8_1271">ZO </span><span id="t1z_1271" class="t s8_1271">N/A </span><span id="t20_1271" class="t s8_1271">N/A </span><span id="t21_1271" class="t s8_1271">N/A </span><span id="t22_1271" class="t s8_1271">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
