This repository contains materials, labs and miniprojects for PCDA Training at PSDC Jul-Aug 2025.

Repository Structure
├── README.md
└── work
    ├── w1.1
    │   ├── dv_overview_lab1
    │   └── sv_bus_switching_controller
    ├── w1.2
    │   ├── fa.sv
    │   ├── Makefile
    │   ├── mux2to1.sv
    │   ├── mux3to1.sv
    │   ├── tb_fa.sv
    │   ├── tb_mux2to1.sv
    │   └── tb_mux3to1.sv
    ├── w1.5
    │   ├── lab10
    │   └── lab10.tar.gz
    ├── w2.1
    │   ├── assertion
    │   ├── constraints
    │   ├── control-flow
    │   ├── datatype
    │   ├── filetree.txt
    │   ├── functional-coverage
    │   ├── interface
    │   ├── ipc
    │   ├── misc-constructs
    │   ├── OOP
    │   ├── process
    │   └── SystemVerilog-Basic-code-250728.tar.gz
    ├── w2.4
    │   ├── Makefile
    │   ├── miniproject
    │   ├── tb_adder.sv
    │   └── tb_dff.sv
    ├── w3.1
    │   ├── uvm_labs
    │   └── uvm_lab.zip
    └── w4.1
        ├── SV
        └── UVM

w1.1 & w1.1 :   RTL overview and labs.
w1.5        :   RTL miniproject.
w2.1        :   System Verilog labs.
w2.4        :   System Verilog miniproject.
w3.1        :   UVM overview and labs.
w4.1        :   UVM miniproject (SPI).