Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 16:48:29 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_with_AA_timing_summary_routed.rpt -pb OV7670_VGA_Display_with_AA_timing_summary_routed.pb -rpx OV7670_VGA_Display_with_AA_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display_with_AA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1004)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1004)
---------------------------------------------------
 There are 1004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.890        0.000                      0                  133        0.136        0.000                      0                  133        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.890        0.000                      0                  133        0.136        0.000                      0                  133        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 3.989ns (47.572%)  route 4.396ns (52.428%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.369    13.505    U_Frame_Buffer_n_6
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[2]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDSE (Setup_fdse_C_S)       -0.524    14.395    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 3.989ns (47.572%)  route 4.396ns (52.428%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.369    13.505    U_Frame_Buffer_n_6
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDSE (Setup_fdse_C_S)       -0.524    14.395    vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 3.989ns (47.572%)  route 4.396ns (52.428%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.369    13.505    U_Frame_Buffer_n_6
    SLICE_X34Y53         FDSE                                         r  vgaRed_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDSE (Setup_fdse_C_S)       -0.524    14.395    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 3.989ns (47.572%)  route 4.396ns (52.428%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.369    13.505    U_Frame_Buffer_n_6
    SLICE_X34Y53         FDSE                                         r  vgaRed_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  vgaRed_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDSE (Setup_fdse_C_S)       -0.524    14.395    vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.989ns (47.553%)  route 4.400ns (52.447%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.508    U_Frame_Buffer_n_6
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDSE (Setup_fdse_C_S)       -0.429    14.492    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.989ns (47.553%)  route 4.400ns (52.447%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.508    U_Frame_Buffer_n_6
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDSE (Setup_fdse_C_S)       -0.429    14.492    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.989ns (47.553%)  route 4.400ns (52.447%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.508    U_Frame_Buffer_n_6
    SLICE_X33Y52         FDSE                                         r  vgaGreen_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaGreen_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDSE (Setup_fdse_C_S)       -0.429    14.492    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.989ns (47.553%)  route 4.400ns (52.447%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.372    13.508    U_Frame_Buffer_n_6
    SLICE_X33Y52         FDSE                                         r  vgaGreen_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaGreen_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDSE (Setup_fdse_C_S)       -0.429    14.492    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 3.989ns (47.649%)  route 4.383ns (52.351%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.355    13.491    U_Frame_Buffer_n_6
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y53         FDSE (Setup_fdse_C_S)       -0.429    14.491    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 3.989ns (47.649%)  route 4.383ns (52.351%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 r  U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=2, routed)           1.601    10.083    U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.201 r  U_Frame_Buffer/prev_g[3]_i_1/O
                         net (fo=5, routed)           0.972    11.173    U_Frame_Buffer/green_orig[3]
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.326    11.499 r  U_Frame_Buffer/vgaRed[3]_i_9/O
                         net (fo=2, routed)           0.816    12.315    U_Frame_Buffer/vgaRed[3]_i_9_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.573    13.012    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.355    13.491    U_Frame_Buffer_n_6
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y53         FDSE (Setup_fdse_C_S)       -0.429    14.491    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  1.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_Upscale/pixel_b_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  U_Upscale/pixel_b_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Upscale/pixel_b_o_reg[2]/Q
                         net (fo=1, routed)           0.054     1.640    U_Upscale/pixel_b_o[2]
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.685 r  U_Upscale/vgaBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.685    U_Upscale_n_4
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y52         FDSE (Hold_fdse_C_D)         0.091     1.549    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_Upscale/prev_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_r_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.444    U_Upscale/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  U_Upscale/prev_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_Upscale/prev_r_reg[3]/Q
                         net (fo=2, routed)           0.070     1.655    U_Upscale/prev_r[3]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.700 r  U_Upscale/pixel_r_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.700    U_Upscale/pixel_r_o[2]_i_1_n_0
    SLICE_X32Y53         FDCE                                         r  U_Upscale/pixel_r_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.829     1.957    U_Upscale/clk_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  U_Upscale/pixel_r_o_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y53         FDCE (Hold_fdce_C_D)         0.092     1.549    U_Upscale/pixel_r_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_Upscale/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_g_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.099%)  route 0.329ns (63.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  U_Upscale/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Upscale/x_cnt_reg[0]/Q
                         net (fo=19, routed)          0.329     1.915    U_Upscale/Q[0]
    SLICE_X35Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.960 r  U_Upscale/pixel_g_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_Upscale/pixel_g_o[1]_i_1_n_0
    SLICE_X35Y52         FDCE                                         r  U_Upscale/pixel_g_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.829     1.957    U_Upscale/clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  U_Upscale/pixel_g_o_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.092     1.800    U_Upscale/pixel_g_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_Upscale/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_b_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.908%)  route 0.332ns (64.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  U_Upscale/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Upscale/x_cnt_reg[0]/Q
                         net (fo=19, routed)          0.332     1.918    U_Upscale/Q[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.963 r  U_Upscale/pixel_b_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    U_Upscale/pixel_b_o[0]_i_1_n_0
    SLICE_X32Y52         FDCE                                         r  U_Upscale/pixel_b_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.830     1.958    U_Upscale/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  U_Upscale/pixel_b_o_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Hold_fdce_C_D)         0.092     1.801    U_Upscale/pixel_b_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_Upscale/pixel_b_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  U_Upscale/pixel_b_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Upscale/pixel_b_o_reg[3]/Q
                         net (fo=1, routed)           0.087     1.673    U_Upscale/pixel_b_o[3]
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  U_Upscale/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_Upscale_n_5
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  vgaBlue_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y52         FDSE (Hold_fdse_C_D)         0.092     1.550    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Upscale/pixel_b_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.669%)  route 0.097ns (34.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  U_Upscale/pixel_b_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Upscale/pixel_b_o_reg[0]/Q
                         net (fo=1, routed)           0.097     1.683    U_Upscale/pixel_b_o[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.728 r  U_Upscale/vgaBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    U_Upscale_n_2
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X31Y53         FDSE                                         r  vgaBlue_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X31Y53         FDSE (Hold_fdse_C_D)         0.092     1.552    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Upscale/pixel_g_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Upscale/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  U_Upscale/pixel_g_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_Upscale/pixel_g_o_reg[2]/Q
                         net (fo=1, routed)           0.112     1.719    U_Upscale/pixel_g_o[2]
    SLICE_X34Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  U_Upscale/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    U_Upscale_n_12
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  vgaGreen_reg[2]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X34Y53         FDSE (Hold_fdse_C_D)         0.120     1.579    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_Upscale/prev_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.488%)  route 0.149ns (44.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Upscale/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  U_Upscale/prev_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_Upscale/prev_r_reg[1]/Q
                         net (fo=2, routed)           0.149     1.733    U_Upscale/prev_r[1]
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.778 r  U_Upscale/pixel_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_Upscale/pixel_r_o[0]_i_1_n_0
    SLICE_X34Y54         FDCE                                         r  U_Upscale/pixel_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.956    U_Upscale/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  U_Upscale/pixel_r_o_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y54         FDCE (Hold_fdce_C_D)         0.121     1.577    U_Upscale/pixel_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_Upscale/prev_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_g_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Upscale/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  U_Upscale/prev_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_Upscale/prev_g_reg[3]/Q
                         net (fo=2, routed)           0.151     1.735    U_Frame_Buffer/pixel_g_o_reg[3]_0[3]
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  U_Frame_Buffer/pixel_g_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_Upscale/pixel_g_o_reg[3]_1[0]
    SLICE_X34Y54         FDCE                                         r  U_Upscale/pixel_g_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.956    U_Upscale/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  U_Upscale/pixel_g_o_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y54         FDCE (Hold_fdce_C_D)         0.121     1.577    U_Upscale/pixel_g_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Upscale/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    U_Upscale/clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  U_Upscale/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_Upscale/x_cnt_reg[8]/Q
                         net (fo=3, routed)           0.087     1.680    U_Upscale/x_cnt_reg_n_0_[8]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.098     1.778 r  U_Upscale/x_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.778    U_Upscale/p_1_in[9]
    SLICE_X38Y52         FDCE                                         r  U_Upscale/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.830     1.958    U_Upscale/clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  U_Upscale/x_cnt_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.121     1.566    U_Upscale/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_Frame_Buffer/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  U_Frame_Buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48  Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48  Vsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68   u_SCCB_core/U_btn_detector/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68   u_SCCB_core/U_btn_detector/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68   u_SCCB_core/U_btn_detector/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68   u_SCCB_core/U_btn_detector/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y74   u_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y53  Hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y56  U_Frame_Buffer/mem_reg_mux_sel__38/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y56  U_Frame_Buffer/mem_reg_mux_sel__6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y52  U_Upscale/de_prev_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y52  U_Upscale/pixel_b_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y52  U_Upscale/pixel_b_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y52  U_Upscale/pixel_b_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y52  U_Upscale/pixel_b_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y53  U_Upscale/pixel_r_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y53  U_Upscale/pixel_r_o_reg[2]/C



