`timescale 1ns / 1ps

module s2_mod_1 (
    input  wire cs_s2_f_int_in_1,
    input  wire cs_s2_f_int_in_2,
    output reg cs_s2_mint_out_1,
    output reg cs_s2_mint_out_2
);

endmodule
