
sim800L.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  08004f44  08004f44  00014f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056f4  080056f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080056f4  080056f4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056f4  080056f4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056f4  080056f4  000156f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056f8  080056f8  000156f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080056fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000070  0800576c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  0800576c  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000818b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a69  00000000  00000000  00028224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  00029c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000780  00000000  00000000  0002a4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c25  00000000  00000000  0002ac38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a64  00000000  00000000  0004285d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083cbe  00000000  00000000  0004b2c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cef7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002de4  00000000  00000000  000cefd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004f2c 	.word	0x08004f2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004f2c 	.word	0x08004f2c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000164:	1d39      	adds	r1, r7, #4
 8000166:	f04f 33ff 	mov.w	r3, #4294967295
 800016a:	2201      	movs	r2, #1
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <__io_putchar+0x20>)
 800016e:	f002 f840 	bl	80021f2 <HAL_UART_Transmit>
  return ch;
 8000172:	687b      	ldr	r3, [r7, #4]
}
 8000174:	4618      	mov	r0, r3
 8000176:	3708      	adds	r7, #8
 8000178:	46bd      	mov	sp, r7
 800017a:	bd80      	pop	{r7, pc}
 800017c:	2000008c 	.word	0x2000008c

08000180 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8000186:	2300      	movs	r3, #0
 8000188:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart1);
 800018a:	2300      	movs	r3, #0
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	4b0e      	ldr	r3, [pc, #56]	; (80001c8 <__io_getchar+0x48>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	603b      	str	r3, [r7, #0]
 8000196:	4b0c      	ldr	r3, [pc, #48]	; (80001c8 <__io_getchar+0x48>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	685b      	ldr	r3, [r3, #4]
 800019c:	603b      	str	r3, [r7, #0]
 800019e:	683b      	ldr	r3, [r7, #0]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80001a0:	1df9      	adds	r1, r7, #7
 80001a2:	f04f 33ff 	mov.w	r3, #4294967295
 80001a6:	2201      	movs	r2, #1
 80001a8:	4807      	ldr	r0, [pc, #28]	; (80001c8 <__io_getchar+0x48>)
 80001aa:	f002 f8b4 	bl	8002316 <HAL_UART_Receive>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80001ae:	1df9      	adds	r1, r7, #7
 80001b0:	f04f 33ff 	mov.w	r3, #4294967295
 80001b4:	2201      	movs	r2, #1
 80001b6:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__io_getchar+0x48>)
 80001b8:	f002 f81b 	bl	80021f2 <HAL_UART_Transmit>

  return ch;
 80001bc:	79fb      	ldrb	r3, [r7, #7]
}
 80001be:	4618      	mov	r0, r3
 80001c0:	3708      	adds	r7, #8
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bd80      	pop	{r7, pc}
 80001c6:	bf00      	nop
 80001c8:	2000008c 	.word	0x2000008c

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b5b0      	push	{r4, r5, r7, lr}
 80001ce:	f5ad 6d0c 	sub.w	sp, sp, #2240	; 0x8c0
 80001d2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 ffac 	bl	8001130 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f9be 	bl	8000558 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  setvbuf(stdin, NULL, _IONBF, 0);	// Esto es necesario para que scanf ande bien
 80001dc:	4bbf      	ldr	r3, [pc, #764]	; (80004dc <main+0x310>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	6858      	ldr	r0, [r3, #4]
 80001e2:	2300      	movs	r3, #0
 80001e4:	2202      	movs	r2, #2
 80001e6:	2100      	movs	r1, #0
 80001e8:	f003 f8ec 	bl	80033c4 <setvbuf>
  	  	  	  	  	  	  	  	    // con esto y lo de arriba ya anda el scanf :)

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 fa44 	bl	8000678 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001f0:	f000 f9ee 	bl	80005d0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80001f4:	f000 fa16 	bl	8000624 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  printf("Test de comandos AT... \r\n");
 80001f8:	48b9      	ldr	r0, [pc, #740]	; (80004e0 <main+0x314>)
 80001fa:	f003 f8b3 	bl	8003364 <puts>

  // Inicializacion de la clase con la que manejo el sim800L

  SIM800 sim800;
  InitSIM(&sim800,&huart2,1);
 80001fe:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000202:	2201      	movs	r2, #1
 8000204:	49b7      	ldr	r1, [pc, #732]	; (80004e4 <main+0x318>)
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fa90 	bl	800072c <InitSIM>

  EnviarAT(&sim800);
 800020c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000210:	4618      	mov	r0, r3
 8000212:	f000 fb77 	bl	8000904 <EnviarAT>
  ConsultarEstadoSIM(&sim800);
 8000216:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800021a:	4618      	mov	r0, r3
 800021c:	f000 fcb4 	bl	8000b88 <ConsultarEstadoSIM>


  int bypass_conection = 0;
 8000220:	2300      	movs	r3, #0
 8000222:	f8c7 38b4 	str.w	r3, [r7, #2228]	; 0x8b4

  printf("Conectando a la red...(Presione alguna tecla para diagnosticar)\r\n");
 8000226:	48b0      	ldr	r0, [pc, #704]	; (80004e8 <main+0x31c>)
 8000228:	f003 f89c 	bl	8003364 <puts>


  while( ( isConnected(&sim800,0) != 1 ) && (bypass_conection == 0) )
 800022c:	e061      	b.n	80002f2 <main+0x126>
  {
	  if (getchar() != EOF)
 800022e:	f002 fef5 	bl	800301c <getchar>
 8000232:	4603      	mov	r3, r0
 8000234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000238:	d05b      	beq.n	80002f2 <main+0x126>
	  {
		  {
			  printf("Todavia no se ha podido establecer la conexion.\r\n");
 800023a:	48ac      	ldr	r0, [pc, #688]	; (80004ec <main+0x320>)
 800023c:	f003 f892 	bl	8003364 <puts>
		  	  printf("1) Reintentar\r\n");
 8000240:	48ab      	ldr	r0, [pc, #684]	; (80004f0 <main+0x324>)
 8000242:	f003 f88f 	bl	8003364 <puts>
		  	  printf("2) Diagnosticar\r\n");
 8000246:	48ab      	ldr	r0, [pc, #684]	; (80004f4 <main+0x328>)
 8000248:	f003 f88c 	bl	8003364 <puts>
		  	  printf("3) Ingresar comandos AT manualmente\r\n");
 800024c:	48aa      	ldr	r0, [pc, #680]	; (80004f8 <main+0x32c>)
 800024e:	f003 f889 	bl	8003364 <puts>
		  	  printf("4) Continuar sin conexion");
 8000252:	48aa      	ldr	r0, [pc, #680]	; (80004fc <main+0x330>)
 8000254:	f003 f800 	bl	8003258 <iprintf>

		  	  int opcion;
		  	  char opcion2;
		  	  scanf("%d",&opcion);
 8000258:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800025c:	4619      	mov	r1, r3
 800025e:	48a8      	ldr	r0, [pc, #672]	; (8000500 <main+0x334>)
 8000260:	f003 f898 	bl	8003394 <iscanf>
		  	  switch(opcion)
 8000264:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 8000268:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	3b01      	subs	r3, #1
 8000270:	2b03      	cmp	r3, #3
 8000272:	d83e      	bhi.n	80002f2 <main+0x126>
 8000274:	a201      	add	r2, pc, #4	; (adr r2, 800027c <main+0xb0>)
 8000276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800027a:	bf00      	nop
 800027c:	080002f3 	.word	0x080002f3
 8000280:	0800028d 	.word	0x0800028d
 8000284:	080002ad 	.word	0x080002ad
 8000288:	080002eb 	.word	0x080002eb
		  	  {
		  	  case 1:
		  		  break;
		  	  case 2:
		  		  ConsultarSignal(&sim800);
 800028c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000290:	4618      	mov	r0, r3
 8000292:	f000 fc69 	bl	8000b68 <ConsultarSignal>
		  		  HAL_Delay(1000);
 8000296:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800029a:	f000 ffab 	bl	80011f4 <HAL_Delay>
		  		  ListarRedesDisponibles(&sim800);
 800029e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80002a2:	4618      	mov	r0, r3
 80002a4:	f000 fc80 	bl	8000ba8 <ListarRedesDisponibles>
		  		  break;
 80002a8:	e023      	b.n	80002f2 <main+0x126>
		  	  case 3:
 80002aa:	bf00      	nop
		  		  do{
		  			  printf("Ingrese el comando AT que desea enviar al modulo \r\n:");
 80002ac:	4895      	ldr	r0, [pc, #596]	; (8000504 <main+0x338>)
 80002ae:	f002 ffd3 	bl	8003258 <iprintf>
		  			  EnviarPuertoSerie(&sim800);
 80002b2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 fc18 	bl	8000aec <EnviarPuertoSerie>
		  			  printf("Desea ingresar otro comando? (s/n) \r\n");
 80002bc:	4892      	ldr	r0, [pc, #584]	; (8000508 <main+0x33c>)
 80002be:	f003 f851 	bl	8003364 <puts>
		  			  fflush(stdin);
 80002c2:	4b86      	ldr	r3, [pc, #536]	; (80004dc <main+0x310>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	4618      	mov	r0, r3
 80002ca:	f002 fd83 	bl	8002dd4 <fflush>
		  			  scanf("%c",&opcion2);
 80002ce:	f107 0373 	add.w	r3, r7, #115	; 0x73
 80002d2:	4619      	mov	r1, r3
 80002d4:	488d      	ldr	r0, [pc, #564]	; (800050c <main+0x340>)
 80002d6:	f003 f85d 	bl	8003394 <iscanf>
		  		  }while( opcion2 == 's');
 80002da:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 80002de:	f6a3 0345 	subw	r3, r3, #2117	; 0x845
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	2b73      	cmp	r3, #115	; 0x73
 80002e6:	d0e0      	beq.n	80002aa <main+0xde>
		  		  break;
 80002e8:	e003      	b.n	80002f2 <main+0x126>

		  	  case 4:
		  		  bypass_conection=1;
 80002ea:	2301      	movs	r3, #1
 80002ec:	f8c7 38b4 	str.w	r3, [r7, #2228]	; 0x8b4
		  		  break;
 80002f0:	bf00      	nop
  while( ( isConnected(&sim800,0) != 1 ) && (bypass_conection == 0) )
 80002f2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80002f6:	2100      	movs	r1, #0
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 faa9 	bl	8000850 <isConnected>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b01      	cmp	r3, #1
 8000302:	d003      	beq.n	800030c <main+0x140>
 8000304:	f8d7 38b4 	ldr.w	r3, [r7, #2228]	; 0x8b4
 8000308:	2b00      	cmp	r3, #0
 800030a:	d090      	beq.n	800022e <main+0x62>
		  	  }
		    }
	  }
  }
  printf("Conectado con exito\r\n");
 800030c:	4880      	ldr	r0, [pc, #512]	; (8000510 <main+0x344>)
 800030e:	f003 f829 	bl	8003364 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	printf("Bienvenido al Test de SIM800L\r\n");
 8000312:	4880      	ldr	r0, [pc, #512]	; (8000514 <main+0x348>)
 8000314:	f003 f826 	bl	8003364 <puts>
	printf("1) Ingresar comandos AT manualmente\r\n");
 8000318:	487f      	ldr	r0, [pc, #508]	; (8000518 <main+0x34c>)
 800031a:	f003 f823 	bl	8003364 <puts>
	printf("2) Recibir msj SMS \r\n");
 800031e:	487f      	ldr	r0, [pc, #508]	; (800051c <main+0x350>)
 8000320:	f003 f820 	bl	8003364 <puts>
	printf("3) Enviar msj SMS \r\n");
 8000324:	487e      	ldr	r0, [pc, #504]	; (8000520 <main+0x354>)
 8000326:	f003 f81d 	bl	8003364 <puts>
	printf("4) Testear el modo GPRS\r\n");
 800032a:	487e      	ldr	r0, [pc, #504]	; (8000524 <main+0x358>)
 800032c:	f003 f81a 	bl	8003364 <puts>
	printf("5) Enviar un msj TCP\r\n");
 8000330:	487d      	ldr	r0, [pc, #500]	; (8000528 <main+0x35c>)
 8000332:	f003 f817 	bl	8003364 <puts>

	int opcion1;
	char opcion2;
	scanf("%d",&opcion1);
 8000336:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800033a:	4619      	mov	r1, r3
 800033c:	4870      	ldr	r0, [pc, #448]	; (8000500 <main+0x334>)
 800033e:	f003 f829 	bl	8003394 <iscanf>

	char IP [50] = "181.231.229.4";
 8000342:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 8000346:	f6a3 05b4 	subw	r5, r3, #2228	; 0x8b4
 800034a:	4b78      	ldr	r3, [pc, #480]	; (800052c <main+0x360>)
 800034c:	462c      	mov	r4, r5
 800034e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000350:	c407      	stmia	r4!, {r0, r1, r2}
 8000352:	8023      	strh	r3, [r4, #0]
 8000354:	f105 030e 	add.w	r3, r5, #14
 8000358:	2224      	movs	r2, #36	; 0x24
 800035a:	2100      	movs	r1, #0
 800035c:	4618      	mov	r0, r3
 800035e:	f002 fe96 	bl	800308e <memset>
	int puerto = 1050;
 8000362:	f240 431a 	movw	r3, #1050	; 0x41a
 8000366:	f8c7 38b0 	str.w	r3, [r7, #2224]	; 0x8b0

	switch(opcion1)
 800036a:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 800036e:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	3b01      	subs	r3, #1
 8000376:	2b04      	cmp	r3, #4
 8000378:	d8cb      	bhi.n	8000312 <main+0x146>
 800037a:	a201      	add	r2, pc, #4	; (adr r2, 8000380 <main+0x1b4>)
 800037c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000380:	08000397 	.word	0x08000397
 8000384:	080003d7 	.word	0x080003d7
 8000388:	0800047f 	.word	0x0800047f
 800038c:	0800048f 	.word	0x0800048f
 8000390:	080004af 	.word	0x080004af
	{
	case 1:
 8000394:	bf00      	nop
		do{
			printf("Ingrese el comando AT que desea enviar al modulo \r\n:");
 8000396:	485b      	ldr	r0, [pc, #364]	; (8000504 <main+0x338>)
 8000398:	f002 ff5e 	bl	8003258 <iprintf>
			EnviarPuertoSerie(&sim800);
 800039c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80003a0:	4618      	mov	r0, r3
 80003a2:	f000 fba3 	bl	8000aec <EnviarPuertoSerie>

			printf("Desea ingresar otro comando? (s/n) \r\n");
 80003a6:	4858      	ldr	r0, [pc, #352]	; (8000508 <main+0x33c>)
 80003a8:	f002 ffdc 	bl	8003364 <puts>
			fflush(stdin);
 80003ac:	4b4b      	ldr	r3, [pc, #300]	; (80004dc <main+0x310>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	4618      	mov	r0, r3
 80003b4:	f002 fd0e 	bl	8002dd4 <fflush>
			scanf("%c",&opcion2);
 80003b8:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 80003bc:	4619      	mov	r1, r3
 80003be:	4853      	ldr	r0, [pc, #332]	; (800050c <main+0x340>)
 80003c0:	f002 ffe8 	bl	8003394 <iscanf>
			}while( opcion2 == 's');
 80003c4:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 80003c8:	f6a3 034d 	subw	r3, r3, #2125	; 0x84d
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b73      	cmp	r3, #115	; 0x73
 80003d0:	d0e0      	beq.n	8000394 <main+0x1c8>
		break;
 80003d2:	e082      	b.n	80004da <main+0x30e>
	case 2:
 80003d4:	bf00      	nop
			do{
				printf("Esperando por SMS...\r\n");
 80003d6:	4856      	ldr	r0, [pc, #344]	; (8000530 <main+0x364>)
 80003d8:	f002 ffc4 	bl	8003364 <puts>
				char comando1 [LEN_CMD] = "\r\nLED_TOGGLE\r\n";
 80003dc:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 80003e0:	f5a3 6508 	sub.w	r5, r3, #2176	; 0x880
 80003e4:	4b53      	ldr	r3, [pc, #332]	; (8000534 <main+0x368>)
 80003e6:	462c      	mov	r4, r5
 80003e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003ea:	c407      	stmia	r4!, {r0, r1, r2}
 80003ec:	8023      	strh	r3, [r4, #0]
 80003ee:	3402      	adds	r4, #2
 80003f0:	0c1b      	lsrs	r3, r3, #16
 80003f2:	7023      	strb	r3, [r4, #0]
 80003f4:	f105 030f 	add.w	r3, r5, #15
 80003f8:	2223      	movs	r2, #35	; 0x23
 80003fa:	2100      	movs	r1, #0
 80003fc:	4618      	mov	r0, r3
 80003fe:	f002 fe46 	bl	800308e <memset>

				if (ListenSMS(&sim800) == 1)
 8000402:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000406:	4618      	mov	r0, r3
 8000408:	f000 fc22 	bl	8000c50 <ListenSMS>
 800040c:	4603      	mov	r3, r0
 800040e:	2b01      	cmp	r3, #1
 8000410:	d11e      	bne.n	8000450 <main+0x284>
				{
					printf("Texto del mensaje: %s",sim800.txt_last_sms);
 8000412:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000416:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 800041a:	4619      	mov	r1, r3
 800041c:	4846      	ldr	r0, [pc, #280]	; (8000538 <main+0x36c>)
 800041e:	f002 ff1b 	bl	8003258 <iprintf>
					if(strncmp((sim800.txt_last_sms),comando1,strlen(comando1)) == 0)
 8000422:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000426:	4618      	mov	r0, r3
 8000428:	f7ff fe90 	bl	800014c <strlen>
 800042c:	4602      	mov	r2, r0
 800042e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000432:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000436:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 800043a:	4618      	mov	r0, r3
 800043c:	f003 f8eb 	bl	8003616 <strncmp>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d104      	bne.n	8000450 <main+0x284>
					{
						HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000446:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800044a:	483c      	ldr	r0, [pc, #240]	; (800053c <main+0x370>)
 800044c:	f001 fa50 	bl	80018f0 <HAL_GPIO_TogglePin>
					}
				}


				printf("Desea esperar por otro SMS? (s/n) \r\n");
 8000450:	483b      	ldr	r0, [pc, #236]	; (8000540 <main+0x374>)
 8000452:	f002 ff87 	bl	8003364 <puts>
				fflush(stdin);
 8000456:	4b21      	ldr	r3, [pc, #132]	; (80004dc <main+0x310>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	685b      	ldr	r3, [r3, #4]
 800045c:	4618      	mov	r0, r3
 800045e:	f002 fcb9 	bl	8002dd4 <fflush>
				scanf("%c",&opcion2);
 8000462:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8000466:	4619      	mov	r1, r3
 8000468:	4828      	ldr	r0, [pc, #160]	; (800050c <main+0x340>)
 800046a:	f002 ff93 	bl	8003394 <iscanf>
				}while( opcion2 == 's');
 800046e:	f607 03b8 	addw	r3, r7, #2232	; 0x8b8
 8000472:	f6a3 034d 	subw	r3, r3, #2125	; 0x84d
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	2b73      	cmp	r3, #115	; 0x73
 800047a:	d0ab      	beq.n	80003d4 <main+0x208>

			break;
 800047c:	e02d      	b.n	80004da <main+0x30e>

	case 3:
		EnviarSMS(&sim800,"+5492966544589","Hola desde el SIM800 por SMS",1);
 800047e:	f107 0078 	add.w	r0, r7, #120	; 0x78
 8000482:	2301      	movs	r3, #1
 8000484:	4a2f      	ldr	r2, [pc, #188]	; (8000544 <main+0x378>)
 8000486:	4930      	ldr	r1, [pc, #192]	; (8000548 <main+0x37c>)
 8000488:	f000 fba2 	bl	8000bd0 <EnviarSMS>
		break;
 800048c:	e025      	b.n	80004da <main+0x30e>

	case 4:
		printf("Probando GPRS, recuperando algo de una pag web... \r\n");
 800048e:	482f      	ldr	r0, [pc, #188]	; (800054c <main+0x380>)
 8000490:	f002 ff68 	bl	8003364 <puts>
		InitGPRS(&sim800,1);
 8000494:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000498:	2101      	movs	r1, #1
 800049a:	4618      	mov	r0, r3
 800049c:	f000 fa08 	bl	80008b0 <InitGPRS>
		TestGPRS(&sim800,1);
 80004a0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80004a4:	2101      	movs	r1, #1
 80004a6:	4618      	mov	r0, r3
 80004a8:	f000 fa3c 	bl	8000924 <TestGPRS>
		break;
 80004ac:	e015      	b.n	80004da <main+0x30e>

	case 5:
		printf("Enviando un msj al IP: %s\r\n",IP);
 80004ae:	1d3b      	adds	r3, r7, #4
 80004b0:	4619      	mov	r1, r3
 80004b2:	4827      	ldr	r0, [pc, #156]	; (8000550 <main+0x384>)
 80004b4:	f002 fed0 	bl	8003258 <iprintf>
		InitGPRS(&sim800,1);
 80004b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80004bc:	2101      	movs	r1, #1
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 f9f6 	bl	80008b0 <InitGPRS>
		SendTCPtoIP(&sim800, "Hola desde el SIM800L por protocolo TCP\r\n", IP, puerto,1);
 80004c4:	1d3a      	adds	r2, r7, #4
 80004c6:	f107 0078 	add.w	r0, r7, #120	; 0x78
 80004ca:	2301      	movs	r3, #1
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	f8d7 38b0 	ldr.w	r3, [r7, #2224]	; 0x8b0
 80004d2:	4920      	ldr	r1, [pc, #128]	; (8000554 <main+0x388>)
 80004d4:	f000 fac8 	bl	8000a68 <SendTCPtoIP>
		break;
 80004d8:	bf00      	nop
  {
 80004da:	e71a      	b.n	8000312 <main+0x146>
 80004dc:	2000000c 	.word	0x2000000c
 80004e0:	08004f44 	.word	0x08004f44
 80004e4:	200000d0 	.word	0x200000d0
 80004e8:	08004f60 	.word	0x08004f60
 80004ec:	08004fa4 	.word	0x08004fa4
 80004f0:	08004fd8 	.word	0x08004fd8
 80004f4:	08004fe8 	.word	0x08004fe8
 80004f8:	08004ffc 	.word	0x08004ffc
 80004fc:	08005024 	.word	0x08005024
 8000500:	08005040 	.word	0x08005040
 8000504:	08005044 	.word	0x08005044
 8000508:	0800507c 	.word	0x0800507c
 800050c:	080050a4 	.word	0x080050a4
 8000510:	080050a8 	.word	0x080050a8
 8000514:	080050c0 	.word	0x080050c0
 8000518:	080050e0 	.word	0x080050e0
 800051c:	08005108 	.word	0x08005108
 8000520:	08005120 	.word	0x08005120
 8000524:	08005134 	.word	0x08005134
 8000528:	08005150 	.word	0x08005150
 800052c:	08005268 	.word	0x08005268
 8000530:	08005168 	.word	0x08005168
 8000534:	0800529c 	.word	0x0800529c
 8000538:	08005180 	.word	0x08005180
 800053c:	40011000 	.word	0x40011000
 8000540:	08005198 	.word	0x08005198
 8000544:	080051bc 	.word	0x080051bc
 8000548:	080051dc 	.word	0x080051dc
 800054c:	080051ec 	.word	0x080051ec
 8000550:	08005220 	.word	0x08005220
 8000554:	0800523c 	.word	0x0800523c

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b090      	sub	sp, #64	; 0x40
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0318 	add.w	r3, r7, #24
 8000562:	2228      	movs	r2, #40	; 0x28
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f002 fd91 	bl	800308e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
 8000578:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800057a:	2302      	movs	r3, #2
 800057c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057e:	2301      	movs	r3, #1
 8000580:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000582:	2310      	movs	r3, #16
 8000584:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000586:	2300      	movs	r3, #0
 8000588:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058a:	f107 0318 	add.w	r3, r7, #24
 800058e:	4618      	mov	r0, r3
 8000590:	f001 f9c8 	bl	8001924 <HAL_RCC_OscConfig>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800059a:	f000 f8c1 	bl	8000720 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059e:	230f      	movs	r3, #15
 80005a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 fc36 	bl	8001e28 <HAL_RCC_ClockConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005c2:	f000 f8ad 	bl	8000720 <Error_Handler>
  }
}
 80005c6:	bf00      	nop
 80005c8:	3740      	adds	r7, #64	; 0x40
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005d4:	4b11      	ldr	r3, [pc, #68]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005d6:	4a12      	ldr	r2, [pc, #72]	; (8000620 <MX_USART1_UART_Init+0x50>)
 80005d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005e2:	4b0e      	ldr	r3, [pc, #56]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005e8:	4b0c      	ldr	r3, [pc, #48]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005f6:	220c      	movs	r2, #12
 80005f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005fa:	4b08      	ldr	r3, [pc, #32]	; (800061c <MX_USART1_UART_Init+0x4c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <MX_USART1_UART_Init+0x4c>)
 8000602:	2200      	movs	r2, #0
 8000604:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000606:	4805      	ldr	r0, [pc, #20]	; (800061c <MX_USART1_UART_Init+0x4c>)
 8000608:	f001 fda6 	bl	8002158 <HAL_UART_Init>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000612:	f000 f885 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	2000008c 	.word	0x2000008c
 8000620:	40013800 	.word	0x40013800

08000624 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800062a:	4a12      	ldr	r2, [pc, #72]	; (8000674 <MX_USART2_UART_Init+0x50>)
 800062c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000630:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000634:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000648:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800064a:	220c      	movs	r2, #12
 800064c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064e:	4b08      	ldr	r3, [pc, #32]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_USART2_UART_Init+0x4c>)
 800065c:	f001 fd7c 	bl	8002158 <HAL_UART_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000666:	f000 f85b 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	200000d0 	.word	0x200000d0
 8000674:	40004400 	.word	0x40004400

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068c:	4b21      	ldr	r3, [pc, #132]	; (8000714 <MX_GPIO_Init+0x9c>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a20      	ldr	r2, [pc, #128]	; (8000714 <MX_GPIO_Init+0x9c>)
 8000692:	f043 0310 	orr.w	r3, r3, #16
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b1e      	ldr	r3, [pc, #120]	; (8000714 <MX_GPIO_Init+0x9c>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0310 	and.w	r3, r3, #16
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a4:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <MX_GPIO_Init+0x9c>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	4a1a      	ldr	r2, [pc, #104]	; (8000714 <MX_GPIO_Init+0x9c>)
 80006aa:	f043 0304 	orr.w	r3, r3, #4
 80006ae:	6193      	str	r3, [r2, #24]
 80006b0:	4b18      	ldr	r3, [pc, #96]	; (8000714 <MX_GPIO_Init+0x9c>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	f003 0304 	and.w	r3, r3, #4
 80006b8:	603b      	str	r3, [r7, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006c2:	4815      	ldr	r0, [pc, #84]	; (8000718 <MX_GPIO_Init+0xa0>)
 80006c4:	f001 f8fc 	bl	80018c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_SIM_GPIO_Port, RST_SIM_Pin, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2120      	movs	r1, #32
 80006cc:	4813      	ldr	r0, [pc, #76]	; (800071c <MX_GPIO_Init+0xa4>)
 80006ce:	f001 f8f7 	bl	80018c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80006d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006dc:	2302      	movs	r3, #2
 80006de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	2302      	movs	r3, #2
 80006e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 0308 	add.w	r3, r7, #8
 80006e8:	4619      	mov	r1, r3
 80006ea:	480b      	ldr	r0, [pc, #44]	; (8000718 <MX_GPIO_Init+0xa0>)
 80006ec:	f000 ff64 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_SIM_Pin */
  GPIO_InitStruct.Pin = RST_SIM_Pin;
 80006f0:	2320      	movs	r3, #32
 80006f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	2301      	movs	r3, #1
 80006f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fc:	2302      	movs	r3, #2
 80006fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RST_SIM_GPIO_Port, &GPIO_InitStruct);
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	4619      	mov	r1, r3
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <MX_GPIO_Init+0xa4>)
 8000708:	f000 ff56 	bl	80015b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800070c:	bf00      	nop
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40021000 	.word	0x40021000
 8000718:	40011000 	.word	0x40011000
 800071c:	40010800 	.word	0x40010800

08000720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000724:	b672      	cpsid	i
}
 8000726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000728:	e7fe      	b.n	8000728 <Error_Handler+0x8>
	...

0800072c <InitSIM>:
#include <string.h>
#include <stdio.h>


void InitSIM(SIM800* sim, UART_HandleTypeDef * huart,int print)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]

	sim-> huart = huart;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	68ba      	ldr	r2, [r7, #8]
 800073c:	601a      	str	r2, [r3, #0]
	memset(sim->response, 0, LENGTH);
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	3304      	adds	r3, #4
 8000742:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f002 fca0 	bl	800308e <memset>
	memset(sim->txt_last_sms, 0, LEN_TXT);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 8000754:	2264      	movs	r2, #100	; 0x64
 8000756:	2100      	movs	r1, #0
 8000758:	4618      	mov	r0, r3
 800075a:	f002 fc98 	bl	800308e <memset>

	EnviarComandoAT(sim,"AT+CMGF=1\r\n",print); // Activa modo texto
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	4906      	ldr	r1, [pc, #24]	; (800077c <InitSIM+0x50>)
 8000762:	68f8      	ldr	r0, [r7, #12]
 8000764:	f000 f80e 	bl	8000784 <EnviarComandoAT>
	EnviarComandoAT(sim,"AT+CNMI=2,1,0,0,0\r\n",print); // Configura recepcion de SMS
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	4905      	ldr	r1, [pc, #20]	; (8000780 <InitSIM+0x54>)
 800076c:	68f8      	ldr	r0, [r7, #12]
 800076e:	f000 f809 	bl	8000784 <EnviarComandoAT>
												  // Esto es importante : Primer num: el 2 es para que guarde los msj en un buffer si la conexion Uart esta ocupada
												 // Segundo num: el 1 es para que guarde internamente los msj, despues para leerlos hay que usar CMGR. Si esto lo pones en 2 forwardea el msj directamente y no guarda nada


}
 8000772:	bf00      	nop
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	080052d0 	.word	0x080052d0
 8000780:	080052dc 	.word	0x080052dc

08000784 <EnviarComandoAT>:


void EnviarComandoAT(SIM800* sim, char* comando, int print)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
	Enviar(sim,comando);
 8000790:	68b9      	ldr	r1, [r7, #8]
 8000792:	68f8      	ldr	r0, [r7, #12]
 8000794:	f000 f80b 	bl	80007ae <Enviar>
	WaitForAnswer(sim,print);
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	68f8      	ldr	r0, [r7, #12]
 800079c:	f000 f81e 	bl	80007dc <WaitForAnswer>
	HAL_Delay(100);
 80007a0:	2064      	movs	r0, #100	; 0x64
 80007a2:	f000 fd27 	bl	80011f4 <HAL_Delay>
}
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <Enviar>:

void Enviar(SIM800 *sim, char * cadena)
{
 80007ae:	b590      	push	{r4, r7, lr}
 80007b0:	b083      	sub	sp, #12
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	6078      	str	r0, [r7, #4]
 80007b6:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit (sim->huart, (uint8_t*) cadena, strlen(cadena),TIMEOUT);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681c      	ldr	r4, [r3, #0]
 80007bc:	6838      	ldr	r0, [r7, #0]
 80007be:	f7ff fcc5 	bl	800014c <strlen>
 80007c2:	4603      	mov	r3, r0
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80007ca:	6839      	ldr	r1, [r7, #0]
 80007cc:	4620      	mov	r0, r4
 80007ce:	f001 fd10 	bl	80021f2 <HAL_UART_Transmit>
}
 80007d2:	bf00      	nop
 80007d4:	370c      	adds	r7, #12
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd90      	pop	{r4, r7, pc}
	...

080007dc <WaitForAnswer>:


int WaitForAnswer(SIM800* sim,int print)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
	int counter=0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
	Borrar_respuesta(sim);
 80007ea:	6878      	ldr	r0, [r7, #4]
 80007ec:	f000 fa60 	bl	8000cb0 <Borrar_respuesta>
	while((strlen(sim->response)==0) && (counter < WAIT_MAX / TIMEOUT) )
 80007f0:	e00c      	b.n	800080c <WaitForAnswer+0x30>
	{
		counter++;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	3301      	adds	r3, #1
 80007f6:	60fb      	str	r3, [r7, #12]
		HAL_UART_Receive (sim->huart, (uint8_t*) sim->response, LENGTH,TIMEOUT);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	1d19      	adds	r1, r3, #4
 8000800:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000804:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000808:	f001 fd85 	bl	8002316 <HAL_UART_Receive>
	while((strlen(sim->response)==0) && (counter < WAIT_MAX / TIMEOUT) )
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3304      	adds	r3, #4
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d102      	bne.n	800081c <WaitForAnswer+0x40>
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	2b13      	cmp	r3, #19
 800081a:	ddea      	ble.n	80007f2 <WaitForAnswer+0x16>
	}
	if(print == 1)
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d109      	bne.n	8000836 <WaitForAnswer+0x5a>
	{
		if(counter ==  WAIT_MAX / TIMEOUT)
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	2b14      	cmp	r3, #20
 8000826:	d103      	bne.n	8000830 <WaitForAnswer+0x54>
		{
			printf("Tiempo de espera agotado\r\n");
 8000828:	4808      	ldr	r0, [pc, #32]	; (800084c <WaitForAnswer+0x70>)
 800082a:	f002 fd9b 	bl	8003364 <puts>
 800082e:	e002      	b.n	8000836 <WaitForAnswer+0x5a>
		}
		else
		{
			Imprimir_respuesta(sim);
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f000 fa2d 	bl	8000c90 <Imprimir_respuesta>
		}

	}
	return (counter ==  WAIT_MAX / TIMEOUT)? 0:1;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2b14      	cmp	r3, #20
 800083a:	bf14      	ite	ne
 800083c:	2301      	movne	r3, #1
 800083e:	2300      	moveq	r3, #0
 8000840:	b2db      	uxtb	r3, r3
}
 8000842:	4618      	mov	r0, r3
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	080052f0 	.word	0x080052f0

08000850 <isConnected>:

int isConnected(SIM800 *sim,int print)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
	// Si esta conectado creg me devuelve 0,1. Espero a la coma y me fijo el siguiente caracter
	EnviarComandoAT(sim,"AT+CREG?\r\n",print);
 800085a:	683a      	ldr	r2, [r7, #0]
 800085c:	4913      	ldr	r1, [pc, #76]	; (80008ac <isConnected+0x5c>)
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ff90 	bl	8000784 <EnviarComandoAT>

	int index = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
	while( (*(sim->response +index) != ',') && (*(sim->response+index) != '\0') )
 8000868:	e002      	b.n	8000870 <isConnected+0x20>
	{
		index++;
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	3301      	adds	r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
	while( (*(sim->response +index) != ',') && (*(sim->response+index) != '\0') )
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	1d1a      	adds	r2, r3, #4
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	4413      	add	r3, r2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b2c      	cmp	r3, #44	; 0x2c
 800087c:	d006      	beq.n	800088c <isConnected+0x3c>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	1d1a      	adds	r2, r3, #4
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	4413      	add	r3, r2
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d1ee      	bne.n	800086a <isConnected+0x1a>
	}

	return (*(sim->response+index+1) == '1' )?1:0;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	1d1a      	adds	r2, r3, #4
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	3301      	adds	r3, #1
 8000894:	4413      	add	r3, r2
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b31      	cmp	r3, #49	; 0x31
 800089a:	bf0c      	ite	eq
 800089c:	2301      	moveq	r3, #1
 800089e:	2300      	movne	r3, #0
 80008a0:	b2db      	uxtb	r3, r3
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	0800530c 	.word	0x0800530c

080008b0 <InitGPRS>:


void InitGPRS(SIM800 *sim,int print)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]

	// Esto me parece que es innecesario...
	EnviarComandoAT(sim, "AT+CFUN=1\r\n",print);
 80008ba:	683a      	ldr	r2, [r7, #0]
 80008bc:	490d      	ldr	r1, [pc, #52]	; (80008f4 <InitGPRS+0x44>)
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff ff60 	bl	8000784 <EnviarComandoAT>

	//EnviarComandoAT(sim,"AT+CSTT=\"igprs.claro.com.ar\",\"ctigprs\",\"ctigprs999\"\r\n",print);
	EnviarComandoAT(sim,"AT+CSTT=\"igprs.claro.com.ar\",\"\",\"\"\r\n",print);
 80008c4:	683a      	ldr	r2, [r7, #0]
 80008c6:	490c      	ldr	r1, [pc, #48]	; (80008f8 <InitGPRS+0x48>)
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f7ff ff5b 	bl	8000784 <EnviarComandoAT>
		// Esto setea el APN contraseña y usuario de Claro. Sin esto se conecta igual a red celular pero no anda el GPRS

	EnviarComandoAT(sim,"AT+CIICR\r\n",print);	// Inicializa el GPRS
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	490a      	ldr	r1, [pc, #40]	; (80008fc <InitGPRS+0x4c>)
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ff56 	bl	8000784 <EnviarComandoAT>

	WaitForAnswer(sim,print);
 80008d8:	6839      	ldr	r1, [r7, #0]
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff ff7e 	bl	80007dc <WaitForAnswer>

	EnviarComandoAT(sim,"AT+CIFSR\r\n",print);	// Debería imprimir el IP
 80008e0:	683a      	ldr	r2, [r7, #0]
 80008e2:	4907      	ldr	r1, [pc, #28]	; (8000900 <InitGPRS+0x50>)
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff4d 	bl	8000784 <EnviarComandoAT>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	08005318 	.word	0x08005318
 80008f8:	08005324 	.word	0x08005324
 80008fc:	0800534c 	.word	0x0800534c
 8000900:	08005358 	.word	0x08005358

08000904 <EnviarAT>:



void EnviarAT(SIM800* sim)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
	EnviarComandoAT(sim,"AT\r\n",1);
 800090c:	2201      	movs	r2, #1
 800090e:	4904      	ldr	r1, [pc, #16]	; (8000920 <EnviarAT+0x1c>)
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f7ff ff37 	bl	8000784 <EnviarComandoAT>
}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	08005364 	.word	0x08005364

08000924 <TestGPRS>:

void TestGPRS(SIM800* sim,int print)
{
 8000924:	b5b0      	push	{r4, r5, r7, lr}
 8000926:	b0ce      	sub	sp, #312	; 0x138
 8000928:	af00      	add	r7, sp, #0
 800092a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800092e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000932:	6018      	str	r0, [r3, #0]
 8000934:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000938:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800093c:	6019      	str	r1, [r3, #0]

	char cmd [LEN_TXT] = "AT+CIPSTART=\"TCP\",\"httpbin.org\",80\r\n";
 800093e:	4b46      	ldr	r3, [pc, #280]	; (8000a58 <TestGPRS+0x134>)
 8000940:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 8000944:	461d      	mov	r5, r3
 8000946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800094c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000952:	6020      	str	r0, [r4, #0]
 8000954:	3404      	adds	r4, #4
 8000956:	7021      	strb	r1, [r4, #0]
 8000958:	f107 03f9 	add.w	r3, r7, #249	; 0xf9
 800095c:	223f      	movs	r2, #63	; 0x3f
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f002 fb94 	bl	800308e <memset>
	EnviarComandoAT(sim,cmd,print);
 8000966:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800096a:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 800096e:	f107 01d4 	add.w	r1, r7, #212	; 0xd4
 8000972:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000976:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800097a:	6812      	ldr	r2, [r2, #0]
 800097c:	6818      	ldr	r0, [r3, #0]
 800097e:	f7ff ff01 	bl	8000784 <EnviarComandoAT>
	WaitForAnswer(sim, 1); // Aca espero dos veces porque primero va el OK y despues el connect OK
 8000982:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000986:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800098a:	2101      	movs	r1, #1
 800098c:	6818      	ldr	r0, [r3, #0]
 800098e:	f7ff ff25 	bl	80007dc <WaitForAnswer>

	// HTTP Request:
	char cmd2 [LEN_TXT] = "GET /get HTTP/1.1\r\nHost: httpbin.org\r\nAccept: */* \r\n\r\n";
 8000992:	4b32      	ldr	r3, [pc, #200]	; (8000a5c <TestGPRS+0x138>)
 8000994:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000998:	461d      	mov	r5, r3
 800099a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800099c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800099e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009a6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009aa:	6020      	str	r0, [r4, #0]
 80009ac:	3404      	adds	r4, #4
 80009ae:	8021      	strh	r1, [r4, #0]
 80009b0:	3402      	adds	r4, #2
 80009b2:	0c0b      	lsrs	r3, r1, #16
 80009b4:	7023      	strb	r3, [r4, #0]
 80009b6:	f107 03a7 	add.w	r3, r7, #167	; 0xa7
 80009ba:	222d      	movs	r2, #45	; 0x2d
 80009bc:	2100      	movs	r1, #0
 80009be:	4618      	mov	r0, r3
 80009c0:	f002 fb65 	bl	800308e <memset>
	char cmd3 [LEN_TXT];
	sprintf(cmd3,"AT+CIPSEND=%d\r\n",strlen(cmd2));
 80009c4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fbbf 	bl	800014c <strlen>
 80009ce:	4602      	mov	r2, r0
 80009d0:	f107 030c 	add.w	r3, r7, #12
 80009d4:	4922      	ldr	r1, [pc, #136]	; (8000a60 <TestGPRS+0x13c>)
 80009d6:	4618      	mov	r0, r3
 80009d8:	f002 fdba 	bl	8003550 <siprintf>
	EnviarComandoAT(sim,cmd3,print);
 80009dc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80009e0:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 80009e4:	f107 010c 	add.w	r1, r7, #12
 80009e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80009ec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009f0:	6812      	ldr	r2, [r2, #0]
 80009f2:	6818      	ldr	r0, [r3, #0]
 80009f4:	f7ff fec6 	bl	8000784 <EnviarComandoAT>

	EnviarComandoAT(sim,cmd2,print);
 80009f8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80009fc:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 8000a00:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000a04:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000a08:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000a0c:	6812      	ldr	r2, [r2, #0]
 8000a0e:	6818      	ldr	r0, [r3, #0]
 8000a10:	f7ff feb8 	bl	8000784 <EnviarComandoAT>

	// Esperamos la respuesta y despues cerramos
	WaitForAnswer(sim,1);
 8000a14:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000a18:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	6818      	ldr	r0, [r3, #0]
 8000a20:	f7ff fedc 	bl	80007dc <WaitForAnswer>
	WaitForAnswer(sim,1);
 8000a24:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000a28:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	6818      	ldr	r0, [r3, #0]
 8000a30:	f7ff fed4 	bl	80007dc <WaitForAnswer>

	EnviarComandoAT(sim,"AT+CIPCLOSE\r\n",print);
 8000a34:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000a38:	f5a3 729c 	sub.w	r2, r3, #312	; 0x138
 8000a3c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000a40:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000a44:	6812      	ldr	r2, [r2, #0]
 8000a46:	4907      	ldr	r1, [pc, #28]	; (8000a64 <TestGPRS+0x140>)
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	f7ff fe9b 	bl	8000784 <EnviarComandoAT>
}
 8000a4e:	bf00      	nop
 8000a50:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bdb0      	pop	{r4, r5, r7, pc}
 8000a58:	0800538c 	.word	0x0800538c
 8000a5c:	080053f0 	.word	0x080053f0
 8000a60:	0800536c 	.word	0x0800536c
 8000a64:	0800537c 	.word	0x0800537c

08000a68 <SendTCPtoIP>:

void SendTCPtoIP(SIM800* sim, char * msj, char* IP, int port,int print)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b0b6      	sub	sp, #216	; 0xd8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
 8000a72:	607a      	str	r2, [r7, #4]
 8000a74:	603b      	str	r3, [r7, #0]
	char cmd [LEN_TXT];
	sprintf(cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",IP,port);
 8000a76:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	4918      	ldr	r1, [pc, #96]	; (8000ae0 <SendTCPtoIP+0x78>)
 8000a80:	f002 fd66 	bl	8003550 <siprintf>
	EnviarComandoAT(sim,cmd,print);
 8000a84:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a88:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f7ff fe78 	bl	8000784 <EnviarComandoAT>
	WaitForAnswer(sim, 1); // Aca espero dos veces porque primero va el OK y despues el connect OK
 8000a94:	2101      	movs	r1, #1
 8000a96:	68f8      	ldr	r0, [r7, #12]
 8000a98:	f7ff fea0 	bl	80007dc <WaitForAnswer>

	char cmd2 [LEN_TXT];
	sprintf(cmd2,"AT+CIPSEND=%d\r\n",strlen(msj));
 8000a9c:	68b8      	ldr	r0, [r7, #8]
 8000a9e:	f7ff fb55 	bl	800014c <strlen>
 8000aa2:	4602      	mov	r2, r0
 8000aa4:	f107 0310 	add.w	r3, r7, #16
 8000aa8:	490e      	ldr	r1, [pc, #56]	; (8000ae4 <SendTCPtoIP+0x7c>)
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 fd50 	bl	8003550 <siprintf>
	EnviarComandoAT(sim,cmd2,print);
 8000ab0:	f107 0310 	add.w	r3, r7, #16
 8000ab4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000ab8:	4619      	mov	r1, r3
 8000aba:	68f8      	ldr	r0, [r7, #12]
 8000abc:	f7ff fe62 	bl	8000784 <EnviarComandoAT>
	EnviarComandoAT(sim,msj,print);
 8000ac0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	68f8      	ldr	r0, [r7, #12]
 8000ac8:	f7ff fe5c 	bl	8000784 <EnviarComandoAT>

	EnviarComandoAT(sim,"AT+CIPCLOSE\r\n",print);
 8000acc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000ad0:	4905      	ldr	r1, [pc, #20]	; (8000ae8 <SendTCPtoIP+0x80>)
 8000ad2:	68f8      	ldr	r0, [r7, #12]
 8000ad4:	f7ff fe56 	bl	8000784 <EnviarComandoAT>
}
 8000ad8:	bf00      	nop
 8000ada:	37d8      	adds	r7, #216	; 0xd8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	08005454 	.word	0x08005454
 8000ae4:	0800536c 	.word	0x0800536c
 8000ae8:	0800537c 	.word	0x0800537c

08000aec <EnviarPuertoSerie>:
	WaitForAnswer(sim,1);
}


void EnviarPuertoSerie(SIM800 *sim)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b090      	sub	sp, #64	; 0x40
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	char msj [LEN_CMD];
	fflush(stdin);
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <EnviarPuertoSerie+0x6c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f002 f96a 	bl	8002dd4 <fflush>
	scanf("%[^\r\n]", msj);
 8000b00:	f107 030c 	add.w	r3, r7, #12
 8000b04:	4619      	mov	r1, r3
 8000b06:	4815      	ldr	r0, [pc, #84]	; (8000b5c <EnviarPuertoSerie+0x70>)
 8000b08:	f002 fc44 	bl	8003394 <iscanf>
	strcat(msj,"\r\n");
 8000b0c:	f107 030c 	add.w	r3, r7, #12
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fb1b 	bl	800014c <strlen>
 8000b16:	4603      	mov	r3, r0
 8000b18:	461a      	mov	r2, r3
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	4413      	add	r3, r2
 8000b20:	4a0f      	ldr	r2, [pc, #60]	; (8000b60 <EnviarPuertoSerie+0x74>)
 8000b22:	8811      	ldrh	r1, [r2, #0]
 8000b24:	7892      	ldrb	r2, [r2, #2]
 8000b26:	8019      	strh	r1, [r3, #0]
 8000b28:	709a      	strb	r2, [r3, #2]

	printf("Enviando: %s",msj);
 8000b2a:	f107 030c 	add.w	r3, r7, #12
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <EnviarPuertoSerie+0x78>)
 8000b32:	f002 fb91 	bl	8003258 <iprintf>
	fflush(stdin);
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <EnviarPuertoSerie+0x6c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f002 f949 	bl	8002dd4 <fflush>
	EnviarComandoAT(sim,msj,1);
 8000b42:	f107 030c 	add.w	r3, r7, #12
 8000b46:	2201      	movs	r2, #1
 8000b48:	4619      	mov	r1, r3
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff fe1a 	bl	8000784 <EnviarComandoAT>
}
 8000b50:	bf00      	nop
 8000b52:	3740      	adds	r7, #64	; 0x40
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	2000000c 	.word	0x2000000c
 8000b5c:	08005470 	.word	0x08005470
 8000b60:	08005478 	.word	0x08005478
 8000b64:	0800547c 	.word	0x0800547c

08000b68 <ConsultarSignal>:


void ConsultarSignal(SIM800* sim)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	EnviarComandoAT(sim,"AT+CSQ\r\n",1);
 8000b70:	2201      	movs	r2, #1
 8000b72:	4904      	ldr	r1, [pc, #16]	; (8000b84 <ConsultarSignal+0x1c>)
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff fe05 	bl	8000784 <EnviarComandoAT>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	0800548c 	.word	0x0800548c

08000b88 <ConsultarEstadoSIM>:

void ConsultarEstadoSIM(SIM800* sim)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	EnviarComandoAT(sim,"AT+CPIN?\r\n",1);
 8000b90:	2201      	movs	r2, #1
 8000b92:	4904      	ldr	r1, [pc, #16]	; (8000ba4 <ConsultarEstadoSIM+0x1c>)
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff fdf5 	bl	8000784 <EnviarComandoAT>
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	08005498 	.word	0x08005498

08000ba8 <ListarRedesDisponibles>:

void ListarRedesDisponibles(SIM800* sim)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	EnviarComandoAT(sim,"AT+COPS=?\r\n",1);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4906      	ldr	r1, [pc, #24]	; (8000bcc <ListarRedesDisponibles+0x24>)
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f7ff fde5 	bl	8000784 <EnviarComandoAT>
	WaitForAnswer(sim,1);
 8000bba:	2101      	movs	r1, #1
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff fe0d 	bl	80007dc <WaitForAnswer>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	080054a4 	.word	0x080054a4

08000bd0 <EnviarSMS>:

void EnviarSMS(SIM800 * sim, char * numero, char* mensaje, int print )
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b092      	sub	sp, #72	; 0x48
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
 8000bdc:	603b      	str	r3, [r7, #0]
	char cmd [LEN_CMD];

	sprintf(cmd,"AT+CMGS=\"%s\"\r\n",numero);
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	490b      	ldr	r1, [pc, #44]	; (8000c14 <EnviarSMS+0x44>)
 8000be6:	4618      	mov	r0, r3
 8000be8:	f002 fcb2 	bl	8003550 <siprintf>

	EnviarComandoAT(sim,cmd,print);
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	68f8      	ldr	r0, [r7, #12]
 8000bf6:	f7ff fdc5 	bl	8000784 <EnviarComandoAT>

	Enviar(sim,mensaje);
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	f7ff fdd6 	bl	80007ae <Enviar>
	Enviar(sim,"\r\n\032");
 8000c02:	4905      	ldr	r1, [pc, #20]	; (8000c18 <EnviarSMS+0x48>)
 8000c04:	68f8      	ldr	r0, [r7, #12]
 8000c06:	f7ff fdd2 	bl	80007ae <Enviar>

}
 8000c0a:	bf00      	nop
 8000c0c:	3748      	adds	r7, #72	; 0x48
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	080054b0 	.word	0x080054b0
 8000c18:	080054c0 	.word	0x080054c0

08000c1c <LeerSMS_i>:
{
	EnviarComandoAT(sim,"AT+CMGDA=\"DEL ALL\"\r\n",print);
}

void LeerSMS_i(SIM800 *sim, int i, int print)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b092      	sub	sp, #72	; 0x48
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
	char msj [LEN_CMD];
	sprintf(msj,"AT+CMGR=%d\r\n",i);
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	68ba      	ldr	r2, [r7, #8]
 8000c2e:	4907      	ldr	r1, [pc, #28]	; (8000c4c <LeerSMS_i+0x30>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f002 fc8d 	bl	8003550 <siprintf>
	EnviarComandoAT(sim,msj,print);
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f7ff fda0 	bl	8000784 <EnviarComandoAT>
}
 8000c44:	bf00      	nop
 8000c46:	3748      	adds	r7, #72	; 0x48
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	080054ec 	.word	0x080054ec

08000c50 <ListenSMS>:

int ListenSMS(SIM800 * sim)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
	if ( WaitForAnswer(sim, 0) == 1)
 8000c58:	2100      	movs	r1, #0
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff fdbe 	bl	80007dc <WaitForAnswer>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d10f      	bne.n	8000c86 <ListenSMS+0x36>
	{
		int indice = ExtraerIndiceCMTI(sim->response);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3304      	adds	r3, #4
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 f830 	bl	8000cd0 <ExtraerIndiceCMTI>
 8000c70:	60f8      	str	r0, [r7, #12]
		ExtraerTextoDeSMS(sim,indice,sim->txt_last_sms);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 8000c78:	461a      	mov	r2, r3
 8000c7a:	68f9      	ldr	r1, [r7, #12]
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f000 f842 	bl	8000d06 <ExtraerTextoDeSMS>
		return 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <ListenSMS+0x38>
	}
	return 0;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <Imprimir_respuesta>:

void Imprimir_respuesta(SIM800 *sim)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	printf("Respuesta: %s\r\n",sim->response);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4803      	ldr	r0, [pc, #12]	; (8000cac <Imprimir_respuesta+0x1c>)
 8000ca0:	f002 fada 	bl	8003258 <iprintf>
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	080054fc 	.word	0x080054fc

08000cb0 <Borrar_respuesta>:

void Borrar_respuesta(SIM800 *sim)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	memset(sim->response, 0, LENGTH);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3304      	adds	r3, #4
 8000cbc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f002 f9e3 	bl	800308e <memset>
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <ExtraerIndiceCMTI>:

int ExtraerIndiceCMTI(char * codigo)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	// Forma del codigo -> +CMTI: "SM",5

	int i = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
	while(*(codigo+i) !=',' ){i++;}
 8000cdc:	e002      	b.n	8000ce4 <ExtraerIndiceCMTI+0x14>
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b2c      	cmp	r3, #44	; 0x2c
 8000cee:	d1f6      	bne.n	8000cde <ExtraerIndiceCMTI+0xe>

	return *(codigo+i+1)-48;	// Para pasarlo a entero
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	3b30      	subs	r3, #48	; 0x30
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <ExtraerTextoDeSMS>:

void ExtraerTextoDeSMS(SIM800 *sim, int indice, char * texto)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b088      	sub	sp, #32
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	60f8      	str	r0, [r7, #12]
 8000d0e:	60b9      	str	r1, [r7, #8]
 8000d10:	607a      	str	r2, [r7, #4]
	LeerSMS_i(sim,indice,0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	68b9      	ldr	r1, [r7, #8]
 8000d16:	68f8      	ldr	r0, [r7, #12]
 8000d18:	f7ff ff80 	bl	8000c1c <LeerSMS_i>
	// Extrae el texto del SMS guardado en la posicion i
	// Formato del codigo -> 3,"READ/UNREAD","NUM","","FECHA" MSJ
	// Voy a contar comillas, serían 8

	int comillas = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61fb      	str	r3, [r7, #28]
	int tam_header = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61bb      	str	r3, [r7, #24]
	while(comillas < 8)
 8000d24:	e00c      	b.n	8000d40 <ExtraerTextoDeSMS+0x3a>
	{
		if(*(sim->response + tam_header) == '"') { comillas++; }
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	1d1a      	adds	r2, r3, #4
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b22      	cmp	r3, #34	; 0x22
 8000d32:	d102      	bne.n	8000d3a <ExtraerTextoDeSMS+0x34>
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	3301      	adds	r3, #1
 8000d38:	61fb      	str	r3, [r7, #28]
		tam_header++;
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
	while(comillas < 8)
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	2b07      	cmp	r3, #7
 8000d44:	ddef      	ble.n	8000d26 <ExtraerTextoDeSMS+0x20>
	}

	int j;

	for (j = 0; j<strlen(sim->response)-tam_header;j++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	e00d      	b.n	8000d68 <ExtraerTextoDeSMS+0x62>
	{
		*(texto+j) = *(sim->response + tam_header + j);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	1d1a      	adds	r2, r3, #4
 8000d50:	69b9      	ldr	r1, [r7, #24]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	440b      	add	r3, r1
 8000d56:	441a      	add	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	6879      	ldr	r1, [r7, #4]
 8000d5c:	440b      	add	r3, r1
 8000d5e:	7812      	ldrb	r2, [r2, #0]
 8000d60:	701a      	strb	r2, [r3, #0]
	for (j = 0; j<strlen(sim->response)-tam_header;j++)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	3301      	adds	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	3304      	adds	r3, #4
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff f9ed 	bl	800014c <strlen>
 8000d72:	4602      	mov	r2, r0
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	1ad2      	subs	r2, r2, r3
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d8e6      	bhi.n	8000d4c <ExtraerTextoDeSMS+0x46>
	}
	*(texto+j+1)='\0';
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
}
 8000d8a:	bf00      	nop
 8000d8c:	3720      	adds	r7, #32
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <HAL_MspInit+0x5c>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <HAL_MspInit+0x5c>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6193      	str	r3, [r2, #24]
 8000da6:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <HAL_MspInit+0x5c>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
 8000db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <HAL_MspInit+0x5c>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a0e      	ldr	r2, [pc, #56]	; (8000df0 <HAL_MspInit+0x5c>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <HAL_MspInit+0x5c>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000dca:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <HAL_MspInit+0x60>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	4a04      	ldr	r2, [pc, #16]	; (8000df4 <HAL_MspInit+0x60>)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40010000 	.word	0x40010000

08000df8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 0318 	add.w	r3, r7, #24
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a3f      	ldr	r2, [pc, #252]	; (8000f10 <HAL_UART_MspInit+0x118>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d13a      	bne.n	8000e8e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e18:	4b3e      	ldr	r3, [pc, #248]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a3d      	ldr	r2, [pc, #244]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b3b      	ldr	r3, [pc, #236]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e2c:	617b      	str	r3, [r7, #20]
 8000e2e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e30:	4b38      	ldr	r3, [pc, #224]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	4a37      	ldr	r2, [pc, #220]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	6193      	str	r3, [r2, #24]
 8000e3c:	4b35      	ldr	r3, [pc, #212]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 0318 	add.w	r3, r7, #24
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	482e      	ldr	r0, [pc, #184]	; (8000f18 <HAL_UART_MspInit+0x120>)
 8000e5e:	f000 fbab 	bl	80015b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e70:	f107 0318 	add.w	r3, r7, #24
 8000e74:	4619      	mov	r1, r3
 8000e76:	4828      	ldr	r0, [pc, #160]	; (8000f18 <HAL_UART_MspInit+0x120>)
 8000e78:	f000 fb9e 	bl	80015b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	2025      	movs	r0, #37	; 0x25
 8000e82:	f000 fab2 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e86:	2025      	movs	r0, #37	; 0x25
 8000e88:	f000 facb 	bl	8001422 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e8c:	e03c      	b.n	8000f08 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a22      	ldr	r2, [pc, #136]	; (8000f1c <HAL_UART_MspInit+0x124>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d137      	bne.n	8000f08 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e98:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	4a1d      	ldr	r2, [pc, #116]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000e9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea2:	61d3      	str	r3, [r2, #28]
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000ea6:	69db      	ldr	r3, [r3, #28]
 8000ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	4a17      	ldr	r2, [pc, #92]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6193      	str	r3, [r2, #24]
 8000ebc:	4b15      	ldr	r3, [pc, #84]	; (8000f14 <HAL_UART_MspInit+0x11c>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	f003 0304 	and.w	r3, r3, #4
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ec8:	2304      	movs	r3, #4
 8000eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 0318 	add.w	r3, r7, #24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	480f      	ldr	r0, [pc, #60]	; (8000f18 <HAL_UART_MspInit+0x120>)
 8000edc:	f000 fb6c 	bl	80015b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ee0:	2308      	movs	r3, #8
 8000ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eec:	f107 0318 	add.w	r3, r7, #24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4809      	ldr	r0, [pc, #36]	; (8000f18 <HAL_UART_MspInit+0x120>)
 8000ef4:	f000 fb60 	bl	80015b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2100      	movs	r1, #0
 8000efc:	2026      	movs	r0, #38	; 0x26
 8000efe:	f000 fa74 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f02:	2026      	movs	r0, #38	; 0x26
 8000f04:	f000 fa8d 	bl	8001422 <HAL_NVIC_EnableIRQ>
}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	; 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40013800 	.word	0x40013800
 8000f14:	40021000 	.word	0x40021000
 8000f18:	40010800 	.word	0x40010800
 8000f1c:	40004400 	.word	0x40004400

08000f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <NMI_Handler+0x4>

08000f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2a:	e7fe      	b.n	8000f2a <HardFault_Handler+0x4>

08000f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <MemManage_Handler+0x4>

08000f32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <BusFault_Handler+0x4>

08000f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <UsageFault_Handler+0x4>

08000f3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr

08000f62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f66:	f000 f929 	bl	80011bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <USART1_IRQHandler+0x10>)
 8000f76:	f001 fa71 	bl	800245c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000008c 	.word	0x2000008c

08000f84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <USART2_IRQHandler+0x10>)
 8000f8a:	f001 fa67 	bl	800245c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200000d0 	.word	0x200000d0

08000f98 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	e00a      	b.n	8000fc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000faa:	f7ff f8e9 	bl	8000180 <__io_getchar>
 8000fae:	4601      	mov	r1, r0
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	1c5a      	adds	r2, r3, #1
 8000fb4:	60ba      	str	r2, [r7, #8]
 8000fb6:	b2ca      	uxtb	r2, r1
 8000fb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	617b      	str	r3, [r7, #20]
 8000fc0:	697a      	ldr	r2, [r7, #20]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	dbf0      	blt.n	8000faa <_read+0x12>
  }

  return len;
 8000fc8:	687b      	ldr	r3, [r7, #4]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b086      	sub	sp, #24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	60f8      	str	r0, [r7, #12]
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	e009      	b.n	8000ff8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	60ba      	str	r2, [r7, #8]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff f8b5 	bl	800015c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	dbf1      	blt.n	8000fe4 <_write+0x12>
  }
  return len;
 8001000:	687b      	ldr	r3, [r7, #4]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <_close>:

int _close(int file)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001012:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001030:	605a      	str	r2, [r3, #4]
  return 0;
 8001032:	2300      	movs	r3, #0
}
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr

0800103e <_isatty>:

int _isatty(int file)
{
 800103e:	b480      	push	{r7}
 8001040:	b083      	sub	sp, #12
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr

08001052 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001052:	b480      	push	{r7}
 8001054:	b085      	sub	sp, #20
 8001056:	af00      	add	r7, sp, #0
 8001058:	60f8      	str	r0, [r7, #12]
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
	...

0800106c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001074:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <_sbrk+0x5c>)
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <_sbrk+0x60>)
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001080:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d102      	bne.n	800108e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001088:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <_sbrk+0x64>)
 800108a:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <_sbrk+0x68>)
 800108c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108e:	4b10      	ldr	r3, [pc, #64]	; (80010d0 <_sbrk+0x64>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	429a      	cmp	r2, r3
 800109a:	d207      	bcs.n	80010ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800109c:	f001 fdd6 	bl	8002c4c <__errno>
 80010a0:	4603      	mov	r3, r0
 80010a2:	220c      	movs	r2, #12
 80010a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	e009      	b.n	80010c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010ac:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <_sbrk+0x64>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <_sbrk+0x64>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	4a05      	ldr	r2, [pc, #20]	; (80010d0 <_sbrk+0x64>)
 80010bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010be:	68fb      	ldr	r3, [r7, #12]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20005000 	.word	0x20005000
 80010cc:	00000400 	.word	0x00000400
 80010d0:	20000114 	.word	0x20000114
 80010d4:	20000130 	.word	0x20000130

080010d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr

080010e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e4:	480c      	ldr	r0, [pc, #48]	; (8001118 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010e6:	490d      	ldr	r1, [pc, #52]	; (800111c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010e8:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010ec:	e002      	b.n	80010f4 <LoopCopyDataInit>

080010ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f2:	3304      	adds	r3, #4

080010f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f8:	d3f9      	bcc.n	80010ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fa:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010fc:	4c0a      	ldr	r4, [pc, #40]	; (8001128 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001100:	e001      	b.n	8001106 <LoopFillZerobss>

08001102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001104:	3204      	adds	r2, #4

08001106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001108:	d3fb      	bcc.n	8001102 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800110a:	f7ff ffe5 	bl	80010d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800110e:	f001 ff97 	bl	8003040 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001112:	f7ff f85b 	bl	80001cc <main>
  bx lr
 8001116:	4770      	bx	lr
  ldr r0, =_sdata
 8001118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800111c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001120:	080056fc 	.word	0x080056fc
  ldr r2, =_sbss
 8001124:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001128:	2000012c 	.word	0x2000012c

0800112c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800112c:	e7fe      	b.n	800112c <ADC1_2_IRQHandler>
	...

08001130 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <HAL_Init+0x28>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a07      	ldr	r2, [pc, #28]	; (8001158 <HAL_Init+0x28>)
 800113a:	f043 0310 	orr.w	r3, r3, #16
 800113e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001140:	2003      	movs	r0, #3
 8001142:	f000 f947 	bl	80013d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001146:	200f      	movs	r0, #15
 8001148:	f000 f808 	bl	800115c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800114c:	f7ff fe22 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40022000 	.word	0x40022000

0800115c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_InitTick+0x54>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_InitTick+0x58>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001172:	fbb3 f3f1 	udiv	r3, r3, r1
 8001176:	fbb2 f3f3 	udiv	r3, r2, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f95f 	bl	800143e <HAL_SYSTICK_Config>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e00e      	b.n	80011a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b0f      	cmp	r3, #15
 800118e:	d80a      	bhi.n	80011a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001190:	2200      	movs	r2, #0
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	f04f 30ff 	mov.w	r0, #4294967295
 8001198:	f000 f927 	bl	80013ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800119c:	4a06      	ldr	r2, [pc, #24]	; (80011b8 <HAL_InitTick+0x5c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e000      	b.n	80011a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000000 	.word	0x20000000
 80011b4:	20000008 	.word	0x20000008
 80011b8:	20000004 	.word	0x20000004

080011bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <HAL_IncTick+0x1c>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b05      	ldr	r3, [pc, #20]	; (80011dc <HAL_IncTick+0x20>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4413      	add	r3, r2
 80011cc:	4a03      	ldr	r2, [pc, #12]	; (80011dc <HAL_IncTick+0x20>)
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	20000008 	.word	0x20000008
 80011dc:	20000118 	.word	0x20000118

080011e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return uwTick;
 80011e4:	4b02      	ldr	r3, [pc, #8]	; (80011f0 <HAL_GetTick+0x10>)
 80011e6:	681b      	ldr	r3, [r3, #0]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	20000118 	.word	0x20000118

080011f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011fc:	f7ff fff0 	bl	80011e0 <HAL_GetTick>
 8001200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d005      	beq.n	800121a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <HAL_Delay+0x44>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	461a      	mov	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800121a:	bf00      	nop
 800121c:	f7ff ffe0 	bl	80011e0 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	429a      	cmp	r2, r3
 800122a:	d8f7      	bhi.n	800121c <HAL_Delay+0x28>
  {
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000008 	.word	0x20000008

0800123c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001258:	4013      	ands	r3, r2
 800125a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001264:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	60d3      	str	r3, [r2, #12]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001288:	4b04      	ldr	r3, [pc, #16]	; (800129c <__NVIC_GetPriorityGrouping+0x18>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	f003 0307 	and.w	r3, r3, #7
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	db0b      	blt.n	80012ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	f003 021f 	and.w	r2, r3, #31
 80012b8:	4906      	ldr	r1, [pc, #24]	; (80012d4 <__NVIC_EnableIRQ+0x34>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	095b      	lsrs	r3, r3, #5
 80012c0:	2001      	movs	r0, #1
 80012c2:	fa00 f202 	lsl.w	r2, r0, r2
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100

080012d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	6039      	str	r1, [r7, #0]
 80012e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	db0a      	blt.n	8001302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	490c      	ldr	r1, [pc, #48]	; (8001324 <__NVIC_SetPriority+0x4c>)
 80012f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f6:	0112      	lsls	r2, r2, #4
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	440b      	add	r3, r1
 80012fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001300:	e00a      	b.n	8001318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	b2da      	uxtb	r2, r3
 8001306:	4908      	ldr	r1, [pc, #32]	; (8001328 <__NVIC_SetPriority+0x50>)
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	f003 030f 	and.w	r3, r3, #15
 800130e:	3b04      	subs	r3, #4
 8001310:	0112      	lsls	r2, r2, #4
 8001312:	b2d2      	uxtb	r2, r2
 8001314:	440b      	add	r3, r1
 8001316:	761a      	strb	r2, [r3, #24]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000e100 	.word	0xe000e100
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800132c:	b480      	push	{r7}
 800132e:	b089      	sub	sp, #36	; 0x24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	f1c3 0307 	rsb	r3, r3, #7
 8001346:	2b04      	cmp	r3, #4
 8001348:	bf28      	it	cs
 800134a:	2304      	movcs	r3, #4
 800134c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3304      	adds	r3, #4
 8001352:	2b06      	cmp	r3, #6
 8001354:	d902      	bls.n	800135c <NVIC_EncodePriority+0x30>
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3b03      	subs	r3, #3
 800135a:	e000      	b.n	800135e <NVIC_EncodePriority+0x32>
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001360:	f04f 32ff 	mov.w	r2, #4294967295
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	43da      	mvns	r2, r3
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	401a      	ands	r2, r3
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001374:	f04f 31ff 	mov.w	r1, #4294967295
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	fa01 f303 	lsl.w	r3, r1, r3
 800137e:	43d9      	mvns	r1, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	4313      	orrs	r3, r2
         );
}
 8001386:	4618      	mov	r0, r3
 8001388:	3724      	adds	r7, #36	; 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3b01      	subs	r3, #1
 800139c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013a0:	d301      	bcc.n	80013a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a2:	2301      	movs	r3, #1
 80013a4:	e00f      	b.n	80013c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a6:	4a0a      	ldr	r2, [pc, #40]	; (80013d0 <SysTick_Config+0x40>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ae:	210f      	movs	r1, #15
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295
 80013b4:	f7ff ff90 	bl	80012d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <SysTick_Config+0x40>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013be:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <SysTick_Config+0x40>)
 80013c0:	2207      	movs	r2, #7
 80013c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	e000e010 	.word	0xe000e010

080013d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ff2d 	bl	800123c <__NVIC_SetPriorityGrouping>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b086      	sub	sp, #24
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	4603      	mov	r3, r0
 80013f2:	60b9      	str	r1, [r7, #8]
 80013f4:	607a      	str	r2, [r7, #4]
 80013f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013fc:	f7ff ff42 	bl	8001284 <__NVIC_GetPriorityGrouping>
 8001400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	68b9      	ldr	r1, [r7, #8]
 8001406:	6978      	ldr	r0, [r7, #20]
 8001408:	f7ff ff90 	bl	800132c <NVIC_EncodePriority>
 800140c:	4602      	mov	r2, r0
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001412:	4611      	mov	r1, r2
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff5f 	bl	80012d8 <__NVIC_SetPriority>
}
 800141a:	bf00      	nop
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff35 	bl	80012a0 <__NVIC_EnableIRQ>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ffa2 	bl	8001390 <SysTick_Config>
 800144c:	4603      	mov	r3, r0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001456:	b480      	push	{r7}
 8001458:	b085      	sub	sp, #20
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001468:	2b02      	cmp	r3, #2
 800146a:	d008      	beq.n	800147e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2204      	movs	r2, #4
 8001470:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e020      	b.n	80014c0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f022 020e 	bic.w	r2, r2, #14
 800148c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 0201 	bic.w	r2, r2, #1
 800149c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a6:	2101      	movs	r1, #1
 80014a8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2201      	movs	r2, #1
 80014b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80014be:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr
	...

080014cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014d4:	2300      	movs	r3, #0
 80014d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d005      	beq.n	80014ee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2204      	movs	r2, #4
 80014e6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	73fb      	strb	r3, [r7, #15]
 80014ec:	e051      	b.n	8001592 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f022 020e 	bic.w	r2, r2, #14
 80014fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 0201 	bic.w	r2, r2, #1
 800150c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a22      	ldr	r2, [pc, #136]	; (800159c <HAL_DMA_Abort_IT+0xd0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d029      	beq.n	800156c <HAL_DMA_Abort_IT+0xa0>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a20      	ldr	r2, [pc, #128]	; (80015a0 <HAL_DMA_Abort_IT+0xd4>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d022      	beq.n	8001568 <HAL_DMA_Abort_IT+0x9c>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a1f      	ldr	r2, [pc, #124]	; (80015a4 <HAL_DMA_Abort_IT+0xd8>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d01a      	beq.n	8001562 <HAL_DMA_Abort_IT+0x96>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a1d      	ldr	r2, [pc, #116]	; (80015a8 <HAL_DMA_Abort_IT+0xdc>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d012      	beq.n	800155c <HAL_DMA_Abort_IT+0x90>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a1c      	ldr	r2, [pc, #112]	; (80015ac <HAL_DMA_Abort_IT+0xe0>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d00a      	beq.n	8001556 <HAL_DMA_Abort_IT+0x8a>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a1a      	ldr	r2, [pc, #104]	; (80015b0 <HAL_DMA_Abort_IT+0xe4>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d102      	bne.n	8001550 <HAL_DMA_Abort_IT+0x84>
 800154a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800154e:	e00e      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 8001550:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001554:	e00b      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 8001556:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800155a:	e008      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 800155c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001560:	e005      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 8001562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001566:	e002      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 8001568:	2310      	movs	r3, #16
 800156a:	e000      	b.n	800156e <HAL_DMA_Abort_IT+0xa2>
 800156c:	2301      	movs	r3, #1
 800156e:	4a11      	ldr	r2, [pc, #68]	; (80015b4 <HAL_DMA_Abort_IT+0xe8>)
 8001570:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2201      	movs	r2, #1
 8001576:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	4798      	blx	r3
    } 
  }
  return status;
 8001592:	7bfb      	ldrb	r3, [r7, #15]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40020008 	.word	0x40020008
 80015a0:	4002001c 	.word	0x4002001c
 80015a4:	40020030 	.word	0x40020030
 80015a8:	40020044 	.word	0x40020044
 80015ac:	40020058 	.word	0x40020058
 80015b0:	4002006c 	.word	0x4002006c
 80015b4:	40020000 	.word	0x40020000

080015b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b08b      	sub	sp, #44	; 0x2c
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ca:	e169      	b.n	80018a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015cc:	2201      	movs	r2, #1
 80015ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	69fa      	ldr	r2, [r7, #28]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	f040 8158 	bne.w	800189a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4a9a      	ldr	r2, [pc, #616]	; (8001858 <HAL_GPIO_Init+0x2a0>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d05e      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 80015f4:	4a98      	ldr	r2, [pc, #608]	; (8001858 <HAL_GPIO_Init+0x2a0>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d875      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 80015fa:	4a98      	ldr	r2, [pc, #608]	; (800185c <HAL_GPIO_Init+0x2a4>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d058      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001600:	4a96      	ldr	r2, [pc, #600]	; (800185c <HAL_GPIO_Init+0x2a4>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d86f      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001606:	4a96      	ldr	r2, [pc, #600]	; (8001860 <HAL_GPIO_Init+0x2a8>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d052      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 800160c:	4a94      	ldr	r2, [pc, #592]	; (8001860 <HAL_GPIO_Init+0x2a8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d869      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001612:	4a94      	ldr	r2, [pc, #592]	; (8001864 <HAL_GPIO_Init+0x2ac>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d04c      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001618:	4a92      	ldr	r2, [pc, #584]	; (8001864 <HAL_GPIO_Init+0x2ac>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d863      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 800161e:	4a92      	ldr	r2, [pc, #584]	; (8001868 <HAL_GPIO_Init+0x2b0>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d046      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001624:	4a90      	ldr	r2, [pc, #576]	; (8001868 <HAL_GPIO_Init+0x2b0>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d85d      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 800162a:	2b12      	cmp	r3, #18
 800162c:	d82a      	bhi.n	8001684 <HAL_GPIO_Init+0xcc>
 800162e:	2b12      	cmp	r3, #18
 8001630:	d859      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001632:	a201      	add	r2, pc, #4	; (adr r2, 8001638 <HAL_GPIO_Init+0x80>)
 8001634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001638:	080016b3 	.word	0x080016b3
 800163c:	0800168d 	.word	0x0800168d
 8001640:	0800169f 	.word	0x0800169f
 8001644:	080016e1 	.word	0x080016e1
 8001648:	080016e7 	.word	0x080016e7
 800164c:	080016e7 	.word	0x080016e7
 8001650:	080016e7 	.word	0x080016e7
 8001654:	080016e7 	.word	0x080016e7
 8001658:	080016e7 	.word	0x080016e7
 800165c:	080016e7 	.word	0x080016e7
 8001660:	080016e7 	.word	0x080016e7
 8001664:	080016e7 	.word	0x080016e7
 8001668:	080016e7 	.word	0x080016e7
 800166c:	080016e7 	.word	0x080016e7
 8001670:	080016e7 	.word	0x080016e7
 8001674:	080016e7 	.word	0x080016e7
 8001678:	080016e7 	.word	0x080016e7
 800167c:	08001695 	.word	0x08001695
 8001680:	080016a9 	.word	0x080016a9
 8001684:	4a79      	ldr	r2, [pc, #484]	; (800186c <HAL_GPIO_Init+0x2b4>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d013      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800168a:	e02c      	b.n	80016e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	623b      	str	r3, [r7, #32]
          break;
 8001692:	e029      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	3304      	adds	r3, #4
 800169a:	623b      	str	r3, [r7, #32]
          break;
 800169c:	e024      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	3308      	adds	r3, #8
 80016a4:	623b      	str	r3, [r7, #32]
          break;
 80016a6:	e01f      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	330c      	adds	r3, #12
 80016ae:	623b      	str	r3, [r7, #32]
          break;
 80016b0:	e01a      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d102      	bne.n	80016c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016ba:	2304      	movs	r3, #4
 80016bc:	623b      	str	r3, [r7, #32]
          break;
 80016be:	e013      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d105      	bne.n	80016d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016c8:	2308      	movs	r3, #8
 80016ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69fa      	ldr	r2, [r7, #28]
 80016d0:	611a      	str	r2, [r3, #16]
          break;
 80016d2:	e009      	b.n	80016e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d4:	2308      	movs	r3, #8
 80016d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	615a      	str	r2, [r3, #20]
          break;
 80016de:	e003      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
          break;
 80016e4:	e000      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          break;
 80016e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	2bff      	cmp	r3, #255	; 0xff
 80016ec:	d801      	bhi.n	80016f2 <HAL_GPIO_Init+0x13a>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	e001      	b.n	80016f6 <HAL_GPIO_Init+0x13e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3304      	adds	r3, #4
 80016f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2bff      	cmp	r3, #255	; 0xff
 80016fc:	d802      	bhi.n	8001704 <HAL_GPIO_Init+0x14c>
 80016fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	e002      	b.n	800170a <HAL_GPIO_Init+0x152>
 8001704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001706:	3b08      	subs	r3, #8
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	210f      	movs	r1, #15
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	401a      	ands	r2, r3
 800171c:	6a39      	ldr	r1, [r7, #32]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	431a      	orrs	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 80b1 	beq.w	800189a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001738:	4b4d      	ldr	r3, [pc, #308]	; (8001870 <HAL_GPIO_Init+0x2b8>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	4a4c      	ldr	r2, [pc, #304]	; (8001870 <HAL_GPIO_Init+0x2b8>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6193      	str	r3, [r2, #24]
 8001744:	4b4a      	ldr	r3, [pc, #296]	; (8001870 <HAL_GPIO_Init+0x2b8>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001750:	4a48      	ldr	r2, [pc, #288]	; (8001874 <HAL_GPIO_Init+0x2bc>)
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	089b      	lsrs	r3, r3, #2
 8001756:	3302      	adds	r3, #2
 8001758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	f003 0303 	and.w	r3, r3, #3
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	220f      	movs	r2, #15
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	4013      	ands	r3, r2
 8001772:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a40      	ldr	r2, [pc, #256]	; (8001878 <HAL_GPIO_Init+0x2c0>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d013      	beq.n	80017a4 <HAL_GPIO_Init+0x1ec>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a3f      	ldr	r2, [pc, #252]	; (800187c <HAL_GPIO_Init+0x2c4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d00d      	beq.n	80017a0 <HAL_GPIO_Init+0x1e8>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a3e      	ldr	r2, [pc, #248]	; (8001880 <HAL_GPIO_Init+0x2c8>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d007      	beq.n	800179c <HAL_GPIO_Init+0x1e4>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a3d      	ldr	r2, [pc, #244]	; (8001884 <HAL_GPIO_Init+0x2cc>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d101      	bne.n	8001798 <HAL_GPIO_Init+0x1e0>
 8001794:	2303      	movs	r3, #3
 8001796:	e006      	b.n	80017a6 <HAL_GPIO_Init+0x1ee>
 8001798:	2304      	movs	r3, #4
 800179a:	e004      	b.n	80017a6 <HAL_GPIO_Init+0x1ee>
 800179c:	2302      	movs	r3, #2
 800179e:	e002      	b.n	80017a6 <HAL_GPIO_Init+0x1ee>
 80017a0:	2301      	movs	r3, #1
 80017a2:	e000      	b.n	80017a6 <HAL_GPIO_Init+0x1ee>
 80017a4:	2300      	movs	r3, #0
 80017a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a8:	f002 0203 	and.w	r2, r2, #3
 80017ac:	0092      	lsls	r2, r2, #2
 80017ae:	4093      	lsls	r3, r2
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017b6:	492f      	ldr	r1, [pc, #188]	; (8001874 <HAL_GPIO_Init+0x2bc>)
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	089b      	lsrs	r3, r3, #2
 80017bc:	3302      	adds	r3, #2
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d0:	4b2d      	ldr	r3, [pc, #180]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	492c      	ldr	r1, [pc, #176]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	600b      	str	r3, [r1, #0]
 80017dc:	e006      	b.n	80017ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017de:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	4928      	ldr	r1, [pc, #160]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017f8:	4b23      	ldr	r3, [pc, #140]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	4922      	ldr	r1, [pc, #136]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001806:	4b20      	ldr	r3, [pc, #128]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	43db      	mvns	r3, r3
 800180e:	491e      	ldr	r1, [pc, #120]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001810:	4013      	ands	r3, r2
 8001812:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d006      	beq.n	800182e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001820:	4b19      	ldr	r3, [pc, #100]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4918      	ldr	r1, [pc, #96]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	608b      	str	r3, [r1, #8]
 800182c:	e006      	b.n	800183c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	43db      	mvns	r3, r3
 8001836:	4914      	ldr	r1, [pc, #80]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001838:	4013      	ands	r3, r2
 800183a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d021      	beq.n	800188c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 800184a:	68da      	ldr	r2, [r3, #12]
 800184c:	490e      	ldr	r1, [pc, #56]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	4313      	orrs	r3, r2
 8001852:	60cb      	str	r3, [r1, #12]
 8001854:	e021      	b.n	800189a <HAL_GPIO_Init+0x2e2>
 8001856:	bf00      	nop
 8001858:	10320000 	.word	0x10320000
 800185c:	10310000 	.word	0x10310000
 8001860:	10220000 	.word	0x10220000
 8001864:	10210000 	.word	0x10210000
 8001868:	10120000 	.word	0x10120000
 800186c:	10110000 	.word	0x10110000
 8001870:	40021000 	.word	0x40021000
 8001874:	40010000 	.word	0x40010000
 8001878:	40010800 	.word	0x40010800
 800187c:	40010c00 	.word	0x40010c00
 8001880:	40011000 	.word	0x40011000
 8001884:	40011400 	.word	0x40011400
 8001888:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_GPIO_Init+0x304>)
 800188e:	68da      	ldr	r2, [r3, #12]
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	43db      	mvns	r3, r3
 8001894:	4909      	ldr	r1, [pc, #36]	; (80018bc <HAL_GPIO_Init+0x304>)
 8001896:	4013      	ands	r3, r2
 8001898:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800189a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189c:	3301      	adds	r3, #1
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a6:	fa22 f303 	lsr.w	r3, r2, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f47f ae8e 	bne.w	80015cc <HAL_GPIO_Init+0x14>
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	372c      	adds	r7, #44	; 0x2c
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	40010400 	.word	0x40010400

080018c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	807b      	strh	r3, [r7, #2]
 80018cc:	4613      	mov	r3, r2
 80018ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018d0:	787b      	ldrb	r3, [r7, #1]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018d6:	887a      	ldrh	r2, [r7, #2]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018dc:	e003      	b.n	80018e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018de:	887b      	ldrh	r3, [r7, #2]
 80018e0:	041a      	lsls	r2, r3, #16
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	611a      	str	r2, [r3, #16]
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001902:	887a      	ldrh	r2, [r7, #2]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4013      	ands	r3, r2
 8001908:	041a      	lsls	r2, r3, #16
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	43d9      	mvns	r1, r3
 800190e:	887b      	ldrh	r3, [r7, #2]
 8001910:	400b      	ands	r3, r1
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	611a      	str	r2, [r3, #16]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr
	...

08001924 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e272      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 8087 	beq.w	8001a52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001944:	4b92      	ldr	r3, [pc, #584]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 030c 	and.w	r3, r3, #12
 800194c:	2b04      	cmp	r3, #4
 800194e:	d00c      	beq.n	800196a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001950:	4b8f      	ldr	r3, [pc, #572]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d112      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
 800195c:	4b8c      	ldr	r3, [pc, #560]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001968:	d10b      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196a:	4b89      	ldr	r3, [pc, #548]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d06c      	beq.n	8001a50 <HAL_RCC_OscConfig+0x12c>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d168      	bne.n	8001a50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e24c      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198a:	d106      	bne.n	800199a <HAL_RCC_OscConfig+0x76>
 800198c:	4b80      	ldr	r3, [pc, #512]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a7f      	ldr	r2, [pc, #508]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	e02e      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0x98>
 80019a2:	4b7b      	ldr	r3, [pc, #492]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a7a      	ldr	r2, [pc, #488]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	4b78      	ldr	r3, [pc, #480]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a77      	ldr	r2, [pc, #476]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e01d      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0xbc>
 80019c6:	4b72      	ldr	r3, [pc, #456]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a71      	ldr	r2, [pc, #452]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b6f      	ldr	r3, [pc, #444]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a6e      	ldr	r2, [pc, #440]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e00b      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019e0:	4b6b      	ldr	r3, [pc, #428]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a6a      	ldr	r2, [pc, #424]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b68      	ldr	r3, [pc, #416]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a67      	ldr	r2, [pc, #412]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a00:	f7ff fbee 	bl	80011e0 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a08:	f7ff fbea 	bl	80011e0 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b64      	cmp	r3, #100	; 0x64
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e200      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b5d      	ldr	r3, [pc, #372]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0xe4>
 8001a26:	e014      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fbda 	bl	80011e0 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a30:	f7ff fbd6 	bl	80011e0 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b64      	cmp	r3, #100	; 0x64
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e1ec      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a42:	4b53      	ldr	r3, [pc, #332]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x10c>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d063      	beq.n	8001b26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a5e:	4b4c      	ldr	r3, [pc, #304]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00b      	beq.n	8001a82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a6a:	4b49      	ldr	r3, [pc, #292]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d11c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
 8001a76:	4b46      	ldr	r3, [pc, #280]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	4b43      	ldr	r3, [pc, #268]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e1c0      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4939      	ldr	r1, [pc, #228]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aae:	e03a      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d020      	beq.n	8001afa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab8:	4b36      	ldr	r3, [pc, #216]	; (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001abe:	f7ff fb8f 	bl	80011e0 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fb8b 	bl	80011e0 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e1a1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad8:	4b2d      	ldr	r3, [pc, #180]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4927      	ldr	r1, [pc, #156]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	e015      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7ff fb6e 	bl	80011e0 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b08:	f7ff fb6a 	bl	80011e0 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e180      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d03a      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d019      	beq.n	8001b6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b3a:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b40:	f7ff fb4e 	bl	80011e0 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b48:	f7ff fb4a 	bl	80011e0 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e160      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 fad8 	bl	800211c <RCC_Delay>
 8001b6c:	e01c      	b.n	8001ba8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7ff fb34 	bl	80011e0 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b7a:	e00f      	b.n	8001b9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fb30 	bl	80011e0 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d908      	bls.n	8001b9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e146      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000
 8001b94:	42420000 	.word	0x42420000
 8001b98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b9c:	4b92      	ldr	r3, [pc, #584]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1e9      	bne.n	8001b7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80a6 	beq.w	8001d02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bba:	4b8b      	ldr	r3, [pc, #556]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10d      	bne.n	8001be2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	4b88      	ldr	r3, [pc, #544]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	4a87      	ldr	r2, [pc, #540]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	61d3      	str	r3, [r2, #28]
 8001bd2:	4b85      	ldr	r3, [pc, #532]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bde:	2301      	movs	r3, #1
 8001be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be2:	4b82      	ldr	r3, [pc, #520]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d118      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bee:	4b7f      	ldr	r3, [pc, #508]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a7e      	ldr	r2, [pc, #504]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff faf1 	bl	80011e0 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c02:	f7ff faed 	bl	80011e0 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b64      	cmp	r3, #100	; 0x64
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e103      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c14:	4b75      	ldr	r3, [pc, #468]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d106      	bne.n	8001c36 <HAL_RCC_OscConfig+0x312>
 8001c28:	4b6f      	ldr	r3, [pc, #444]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	4a6e      	ldr	r2, [pc, #440]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6213      	str	r3, [r2, #32]
 8001c34:	e02d      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10c      	bne.n	8001c58 <HAL_RCC_OscConfig+0x334>
 8001c3e:	4b6a      	ldr	r3, [pc, #424]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	6a1b      	ldr	r3, [r3, #32]
 8001c42:	4a69      	ldr	r2, [pc, #420]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6213      	str	r3, [r2, #32]
 8001c4a:	4b67      	ldr	r3, [pc, #412]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	4a66      	ldr	r2, [pc, #408]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	f023 0304 	bic.w	r3, r3, #4
 8001c54:	6213      	str	r3, [r2, #32]
 8001c56:	e01c      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	2b05      	cmp	r3, #5
 8001c5e:	d10c      	bne.n	8001c7a <HAL_RCC_OscConfig+0x356>
 8001c60:	4b61      	ldr	r3, [pc, #388]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	4a60      	ldr	r2, [pc, #384]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	6213      	str	r3, [r2, #32]
 8001c6c:	4b5e      	ldr	r3, [pc, #376]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	4a5d      	ldr	r2, [pc, #372]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6213      	str	r3, [r2, #32]
 8001c78:	e00b      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c7a:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	4a5a      	ldr	r2, [pc, #360]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c80:	f023 0301 	bic.w	r3, r3, #1
 8001c84:	6213      	str	r3, [r2, #32]
 8001c86:	4b58      	ldr	r3, [pc, #352]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a57      	ldr	r2, [pc, #348]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 0304 	bic.w	r3, r3, #4
 8001c90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d015      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff faa1 	bl	80011e0 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca0:	e00a      	b.n	8001cb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca2:	f7ff fa9d 	bl	80011e0 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e0b1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb8:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0ee      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x37e>
 8001cc4:	e014      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fa8b 	bl	80011e0 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff fa87 	bl	80011e0 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e09b      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce4:	4b40      	ldr	r3, [pc, #256]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1ee      	bne.n	8001cce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d105      	bne.n	8001d02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf6:	4b3c      	ldr	r3, [pc, #240]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4a3b      	ldr	r2, [pc, #236]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8087 	beq.w	8001e1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d0c:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d061      	beq.n	8001ddc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d146      	bne.n	8001dae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d20:	4b33      	ldr	r3, [pc, #204]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7ff fa5b 	bl	80011e0 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff fa57 	bl	80011e0 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e06d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d40:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1f0      	bne.n	8001d2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d54:	d108      	bne.n	8001d68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d56:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	4921      	ldr	r1, [pc, #132]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d68:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a19      	ldr	r1, [r3, #32]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	491b      	ldr	r1, [pc, #108]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d80:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7ff fa2b 	bl	80011e0 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8e:	f7ff fa27 	bl	80011e0 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e03d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46a>
 8001dac:	e035      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fa14 	bl	80011e0 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7ff fa10 	bl	80011e0 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e026      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dce:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x498>
 8001dda:	e01e      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d107      	bne.n	8001df4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e019      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_RCC_OscConfig+0x500>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d001      	beq.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000

08001e28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0d0      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b6a      	ldr	r3, [pc, #424]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d910      	bls.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b67      	ldr	r3, [pc, #412]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f023 0207 	bic.w	r2, r3, #7
 8001e52:	4965      	ldr	r1, [pc, #404]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	4b63      	ldr	r3, [pc, #396]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d001      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0b8      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d020      	beq.n	8001eba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e84:	4b59      	ldr	r3, [pc, #356]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4a58      	ldr	r2, [pc, #352]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d005      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e9c:	4b53      	ldr	r3, [pc, #332]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a52      	ldr	r2, [pc, #328]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ea6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea8:	4b50      	ldr	r3, [pc, #320]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	494d      	ldr	r1, [pc, #308]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d040      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d107      	bne.n	8001ede <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	4b47      	ldr	r3, [pc, #284]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d115      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e07f      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee6:	4b41      	ldr	r3, [pc, #260]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e073      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e06b      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f06:	4b39      	ldr	r3, [pc, #228]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f023 0203 	bic.w	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4936      	ldr	r1, [pc, #216]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f18:	f7ff f962 	bl	80011e0 <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f20:	f7ff f95e 	bl	80011e0 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e053      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2d      	ldr	r3, [pc, #180]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 020c 	and.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1eb      	bne.n	8001f20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d210      	bcs.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 0207 	bic.w	r2, r3, #7
 8001f5e:	4922      	ldr	r1, [pc, #136]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e032      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f84:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4916      	ldr	r1, [pc, #88]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	490e      	ldr	r1, [pc, #56]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fb6:	f000 f821 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	490a      	ldr	r1, [pc, #40]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc8:	5ccb      	ldrb	r3, [r1, r3]
 8001fca:	fa22 f303 	lsr.w	r3, r2, r3
 8001fce:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <HAL_RCC_ClockConfig+0x1cc>)
 8001fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <HAL_RCC_ClockConfig+0x1d0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff f8c0 	bl	800115c <HAL_InitTick>

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08005528 	.word	0x08005528
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	20000004 	.word	0x20000004

08001ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ffc:	b490      	push	{r4, r7}
 8001ffe:	b08a      	sub	sp, #40	; 0x28
 8002000:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002002:	4b29      	ldr	r3, [pc, #164]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002004:	1d3c      	adds	r4, r7, #4
 8002006:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002008:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800200c:	f240 2301 	movw	r3, #513	; 0x201
 8002010:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002026:	4b21      	ldr	r3, [pc, #132]	; (80020ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b04      	cmp	r3, #4
 8002034:	d002      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0x40>
 8002036:	2b08      	cmp	r3, #8
 8002038:	d003      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0x46>
 800203a:	e02b      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800203c:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800203e:	623b      	str	r3, [r7, #32]
      break;
 8002040:	e02b      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	0c9b      	lsrs	r3, r3, #18
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3328      	adds	r3, #40	; 0x28
 800204c:	443b      	add	r3, r7
 800204e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002052:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800205e:	4b13      	ldr	r3, [pc, #76]	; (80020ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	0c5b      	lsrs	r3, r3, #17
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	3328      	adds	r3, #40	; 0x28
 800206a:	443b      	add	r3, r7
 800206c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002070:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	4a0e      	ldr	r2, [pc, #56]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002076:	fb03 f202 	mul.w	r2, r3, r2
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
 8002082:	e004      	b.n	800208e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	4a0b      	ldr	r2, [pc, #44]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	623b      	str	r3, [r7, #32]
      break;
 8002092:	e002      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002096:	623b      	str	r3, [r7, #32]
      break;
 8002098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209a:	6a3b      	ldr	r3, [r7, #32]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3728      	adds	r7, #40	; 0x28
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc90      	pop	{r4, r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	0800550c 	.word	0x0800550c
 80020ac:	40021000 	.word	0x40021000
 80020b0:	007a1200 	.word	0x007a1200
 80020b4:	003d0900 	.word	0x003d0900

080020b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020bc:	4b02      	ldr	r3, [pc, #8]	; (80020c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80020be:	681b      	ldr	r3, [r3, #0]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	20000000 	.word	0x20000000

080020cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020d0:	f7ff fff2 	bl	80020b8 <HAL_RCC_GetHCLKFreq>
 80020d4:	4602      	mov	r2, r0
 80020d6:	4b05      	ldr	r3, [pc, #20]	; (80020ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	0a1b      	lsrs	r3, r3, #8
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	4903      	ldr	r1, [pc, #12]	; (80020f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e2:	5ccb      	ldrb	r3, [r1, r3]
 80020e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	08005538 	.word	0x08005538

080020f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020f8:	f7ff ffde 	bl	80020b8 <HAL_RCC_GetHCLKFreq>
 80020fc:	4602      	mov	r2, r0
 80020fe:	4b05      	ldr	r3, [pc, #20]	; (8002114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	0adb      	lsrs	r3, r3, #11
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	4903      	ldr	r1, [pc, #12]	; (8002118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800210a:	5ccb      	ldrb	r3, [r1, r3]
 800210c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002110:	4618      	mov	r0, r3
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40021000 	.word	0x40021000
 8002118:	08005538 	.word	0x08005538

0800211c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002124:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <RCC_Delay+0x34>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0a      	ldr	r2, [pc, #40]	; (8002154 <RCC_Delay+0x38>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	0a5b      	lsrs	r3, r3, #9
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002138:	bf00      	nop
  }
  while (Delay --);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1e5a      	subs	r2, r3, #1
 800213e:	60fa      	str	r2, [r7, #12]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1f9      	bne.n	8002138 <RCC_Delay+0x1c>
}
 8002144:	bf00      	nop
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr
 8002150:	20000000 	.word	0x20000000
 8002154:	10624dd3 	.word	0x10624dd3

08002158 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e03f      	b.n	80021ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d106      	bne.n	8002184 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7fe fe3a 	bl	8000df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2224      	movs	r2, #36	; 0x24
 8002188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68da      	ldr	r2, [r3, #12]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800219a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 fcc7 	bl	8002b30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	691a      	ldr	r2, [r3, #16]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	695a      	ldr	r2, [r3, #20]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2220      	movs	r2, #32
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b08a      	sub	sp, #40	; 0x28
 80021f6:	af02      	add	r7, sp, #8
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	4613      	mov	r3, r2
 8002200:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b20      	cmp	r3, #32
 8002210:	d17c      	bne.n	800230c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <HAL_UART_Transmit+0x2c>
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e075      	b.n	800230e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_UART_Transmit+0x3e>
 800222c:	2302      	movs	r3, #2
 800222e:	e06e      	b.n	800230e <HAL_UART_Transmit+0x11c>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2221      	movs	r2, #33	; 0x21
 8002242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002246:	f7fe ffcb 	bl	80011e0 <HAL_GetTick>
 800224a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	88fa      	ldrh	r2, [r7, #6]
 8002250:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	88fa      	ldrh	r2, [r7, #6]
 8002256:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002260:	d108      	bne.n	8002274 <HAL_UART_Transmit+0x82>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d104      	bne.n	8002274 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	61bb      	str	r3, [r7, #24]
 8002272:	e003      	b.n	800227c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002278:	2300      	movs	r3, #0
 800227a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002284:	e02a      	b.n	80022dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	2200      	movs	r2, #0
 800228e:	2180      	movs	r1, #128	; 0x80
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 fab3 	bl	80027fc <UART_WaitOnFlagUntilTimeout>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e036      	b.n	800230e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10b      	bne.n	80022be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	461a      	mov	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	3302      	adds	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
 80022bc:	e007      	b.n	80022ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	781a      	ldrb	r2, [r3, #0]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	3301      	adds	r3, #1
 80022cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	3b01      	subs	r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1cf      	bne.n	8002286 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2200      	movs	r2, #0
 80022ee:	2140      	movs	r1, #64	; 0x40
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 fa83 	bl	80027fc <UART_WaitOnFlagUntilTimeout>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e006      	b.n	800230e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	e000      	b.n	800230e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800230c:	2302      	movs	r3, #2
  }
}
 800230e:	4618      	mov	r0, r3
 8002310:	3720      	adds	r7, #32
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b08a      	sub	sp, #40	; 0x28
 800231a:	af02      	add	r7, sp, #8
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	603b      	str	r3, [r7, #0]
 8002322:	4613      	mov	r3, r2
 8002324:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b20      	cmp	r3, #32
 8002334:	f040 808c 	bne.w	8002450 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <HAL_UART_Receive+0x2e>
 800233e:	88fb      	ldrh	r3, [r7, #6]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e084      	b.n	8002452 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800234e:	2b01      	cmp	r3, #1
 8002350:	d101      	bne.n	8002356 <HAL_UART_Receive+0x40>
 8002352:	2302      	movs	r3, #2
 8002354:	e07d      	b.n	8002452 <HAL_UART_Receive+0x13c>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2222      	movs	r2, #34	; 0x22
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002372:	f7fe ff35 	bl	80011e0 <HAL_GetTick>
 8002376:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	88fa      	ldrh	r2, [r7, #6]
 800237c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	88fa      	ldrh	r2, [r7, #6]
 8002382:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800238c:	d108      	bne.n	80023a0 <HAL_UART_Receive+0x8a>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d104      	bne.n	80023a0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	e003      	b.n	80023a8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023b0:	e043      	b.n	800243a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2200      	movs	r2, #0
 80023ba:	2120      	movs	r1, #32
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 fa1d 	bl	80027fc <UART_WaitOnFlagUntilTimeout>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e042      	b.n	8002452 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10c      	bne.n	80023ec <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	b29b      	uxth	r3, r3
 80023da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023de:	b29a      	uxth	r2, r3
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	3302      	adds	r3, #2
 80023e8:	61bb      	str	r3, [r7, #24]
 80023ea:	e01f      	b.n	800242c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f4:	d007      	beq.n	8002406 <HAL_UART_Receive+0xf0>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10a      	bne.n	8002414 <HAL_UART_Receive+0xfe>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	b2da      	uxtb	r2, r3
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	701a      	strb	r2, [r3, #0]
 8002412:	e008      	b.n	8002426 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	b2db      	uxtb	r3, r3
 800241c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002420:	b2da      	uxtb	r2, r3
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3301      	adds	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800243e:	b29b      	uxth	r3, r3
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1b6      	bne.n	80023b2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2220      	movs	r2, #32
 8002448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	e000      	b.n	8002452 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002450:	2302      	movs	r3, #2
  }
}
 8002452:	4618      	mov	r0, r3
 8002454:	3720      	adds	r7, #32
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08a      	sub	sp, #40	; 0x28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800247c:	2300      	movs	r3, #0
 800247e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10d      	bne.n	80024ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	f003 0320 	and.w	r3, r3, #32
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <HAL_UART_IRQHandler+0x52>
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	f003 0320 	and.w	r3, r3, #32
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fa99 	bl	80029de <UART_Receive_IT>
      return;
 80024ac:	e17b      	b.n	80027a6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80b1 	beq.w	8002618 <HAL_UART_IRQHandler+0x1bc>
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d105      	bne.n	80024cc <HAL_UART_IRQHandler+0x70>
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 80a6 	beq.w	8002618 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00a      	beq.n	80024ec <HAL_UART_IRQHandler+0x90>
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e4:	f043 0201 	orr.w	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00a      	beq.n	800250c <HAL_UART_IRQHandler+0xb0>
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	f043 0202 	orr.w	r2, r3, #2
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00a      	beq.n	800252c <HAL_UART_IRQHandler+0xd0>
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	f043 0204 	orr.w	r2, r3, #4
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00f      	beq.n	8002556 <HAL_UART_IRQHandler+0xfa>
 8002536:	6a3b      	ldr	r3, [r7, #32]
 8002538:	f003 0320 	and.w	r3, r3, #32
 800253c:	2b00      	cmp	r3, #0
 800253e:	d104      	bne.n	800254a <HAL_UART_IRQHandler+0xee>
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d005      	beq.n	8002556 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f043 0208 	orr.w	r2, r3, #8
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 811e 	beq.w	800279c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	f003 0320 	and.w	r3, r3, #32
 8002566:	2b00      	cmp	r3, #0
 8002568:	d007      	beq.n	800257a <HAL_UART_IRQHandler+0x11e>
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	f003 0320 	and.w	r3, r3, #32
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f000 fa32 	bl	80029de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002584:	2b00      	cmp	r3, #0
 8002586:	bf14      	ite	ne
 8002588:	2301      	movne	r3, #1
 800258a:	2300      	moveq	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d102      	bne.n	80025a2 <HAL_UART_IRQHandler+0x146>
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d031      	beq.n	8002606 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f974 	bl	8002890 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d023      	beq.n	80025fe <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	695a      	ldr	r2, [r3, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025c4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d013      	beq.n	80025f6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d2:	4a76      	ldr	r2, [pc, #472]	; (80027ac <HAL_UART_IRQHandler+0x350>)
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe ff76 	bl	80014cc <HAL_DMA_Abort_IT>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d016      	beq.n	8002614 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025f0:	4610      	mov	r0, r2
 80025f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025f4:	e00e      	b.n	8002614 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f8ec 	bl	80027d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025fc:	e00a      	b.n	8002614 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f8e8 	bl	80027d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002604:	e006      	b.n	8002614 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f8e4 	bl	80027d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002612:	e0c3      	b.n	800279c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002614:	bf00      	nop
    return;
 8002616:	e0c1      	b.n	800279c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	2b01      	cmp	r3, #1
 800261e:	f040 80a1 	bne.w	8002764 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	f003 0310 	and.w	r3, r3, #16
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 809b 	beq.w	8002764 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	f003 0310 	and.w	r3, r3, #16
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 8095 	beq.w	8002764 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265a:	2b00      	cmp	r3, #0
 800265c:	d04e      	beq.n	80026fc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002668:	8a3b      	ldrh	r3, [r7, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 8098 	beq.w	80027a0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002674:	8a3a      	ldrh	r2, [r7, #16]
 8002676:	429a      	cmp	r2, r3
 8002678:	f080 8092 	bcs.w	80027a0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	8a3a      	ldrh	r2, [r7, #16]
 8002680:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b20      	cmp	r3, #32
 800268a:	d02b      	beq.n	80026e4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800269a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	695a      	ldr	r2, [r3, #20]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0201 	bic.w	r2, r2, #1
 80026aa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	695a      	ldr	r2, [r3, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026ba:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f022 0210 	bic.w	r2, r2, #16
 80026d8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe feb9 	bl	8001456 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	4619      	mov	r1, r3
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 f876 	bl	80027e6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80026fa:	e051      	b.n	80027a0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002704:	b29b      	uxth	r3, r3
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800270e:	b29b      	uxth	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d047      	beq.n	80027a4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002714:	8a7b      	ldrh	r3, [r7, #18]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d044      	beq.n	80027a4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68da      	ldr	r2, [r3, #12]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002728:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	695a      	ldr	r2, [r3, #20]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0201 	bic.w	r2, r2, #1
 8002738:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2220      	movs	r2, #32
 800273e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0210 	bic.w	r2, r2, #16
 8002756:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002758:	8a7b      	ldrh	r3, [r7, #18]
 800275a:	4619      	mov	r1, r3
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 f842 	bl	80027e6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002762:	e01f      	b.n	80027a4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276a:	2b00      	cmp	r3, #0
 800276c:	d008      	beq.n	8002780 <HAL_UART_IRQHandler+0x324>
 800276e:	6a3b      	ldr	r3, [r7, #32]
 8002770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f8c9 	bl	8002910 <UART_Transmit_IT>
    return;
 800277e:	e012      	b.n	80027a6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00d      	beq.n	80027a6 <HAL_UART_IRQHandler+0x34a>
 800278a:	6a3b      	ldr	r3, [r7, #32]
 800278c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002790:	2b00      	cmp	r3, #0
 8002792:	d008      	beq.n	80027a6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 f90a 	bl	80029ae <UART_EndTransmit_IT>
    return;
 800279a:	e004      	b.n	80027a6 <HAL_UART_IRQHandler+0x34a>
    return;
 800279c:	bf00      	nop
 800279e:	e002      	b.n	80027a6 <HAL_UART_IRQHandler+0x34a>
      return;
 80027a0:	bf00      	nop
 80027a2:	e000      	b.n	80027a6 <HAL_UART_IRQHandler+0x34a>
      return;
 80027a4:	bf00      	nop
  }
}
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	080028e9 	.word	0x080028e9

080027b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr

080027e6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
 80027ee:	460b      	mov	r3, r1
 80027f0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	4613      	mov	r3, r2
 800280a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800280c:	e02c      	b.n	8002868 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002814:	d028      	beq.n	8002868 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d007      	beq.n	800282c <UART_WaitOnFlagUntilTimeout+0x30>
 800281c:	f7fe fce0 	bl	80011e0 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	429a      	cmp	r2, r3
 800282a:	d21d      	bcs.n	8002868 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800283a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0201 	bic.w	r2, r2, #1
 800284a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2220      	movs	r2, #32
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e00f      	b.n	8002888 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	4013      	ands	r3, r2
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	429a      	cmp	r2, r3
 8002876:	bf0c      	ite	eq
 8002878:	2301      	moveq	r3, #1
 800287a:	2300      	movne	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	461a      	mov	r2, r3
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	429a      	cmp	r2, r3
 8002884:	d0c3      	beq.n	800280e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028a6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0201 	bic.w	r2, r2, #1
 80028b6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d107      	bne.n	80028d0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 0210 	bic.w	r2, r2, #16
 80028ce:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2220      	movs	r2, #32
 80028d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f7ff ff66 	bl	80027d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b21      	cmp	r3, #33	; 0x21
 8002922:	d13e      	bne.n	80029a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800292c:	d114      	bne.n	8002958 <UART_Transmit_IT+0x48>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d110      	bne.n	8002958 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800294a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	1c9a      	adds	r2, r3, #2
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	621a      	str	r2, [r3, #32]
 8002956:	e008      	b.n	800296a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	1c59      	adds	r1, r3, #1
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6211      	str	r1, [r2, #32]
 8002962:	781a      	ldrb	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800296e:	b29b      	uxth	r3, r3
 8002970:	3b01      	subs	r3, #1
 8002972:	b29b      	uxth	r3, r3
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	4619      	mov	r1, r3
 8002978:	84d1      	strh	r1, [r2, #38]	; 0x26
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10f      	bne.n	800299e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68da      	ldr	r2, [r3, #12]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800298c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800299c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	e000      	b.n	80029a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80029a2:	2302      	movs	r3, #2
  }
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr

080029ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2220      	movs	r2, #32
 80029ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff feee 	bl	80027b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b086      	sub	sp, #24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b22      	cmp	r3, #34	; 0x22
 80029f0:	f040 8099 	bne.w	8002b26 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029fc:	d117      	bne.n	8002a2e <UART_Receive_IT+0x50>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d113      	bne.n	8002a2e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a26:	1c9a      	adds	r2, r3, #2
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28
 8002a2c:	e026      	b.n	8002a7c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a32:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a40:	d007      	beq.n	8002a52 <UART_Receive_IT+0x74>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10a      	bne.n	8002a60 <UART_Receive_IT+0x82>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d106      	bne.n	8002a60 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	701a      	strb	r2, [r3, #0]
 8002a5e:	e008      	b.n	8002a72 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	3b01      	subs	r3, #1
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d148      	bne.n	8002b22 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0220 	bic.w	r2, r2, #32
 8002a9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695a      	ldr	r2, [r3, #20]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0201 	bic.w	r2, r2, #1
 8002abe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d123      	bne.n	8002b18 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0210 	bic.w	r2, r2, #16
 8002ae4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0310 	and.w	r3, r3, #16
 8002af0:	2b10      	cmp	r3, #16
 8002af2:	d10a      	bne.n	8002b0a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b0e:	4619      	mov	r1, r3
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff fe68 	bl	80027e6 <HAL_UARTEx_RxEventCallback>
 8002b16:	e002      	b.n	8002b1e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff fe52 	bl	80027c2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	e002      	b.n	8002b28 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002b22:	2300      	movs	r3, #0
 8002b24:	e000      	b.n	8002b28 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002b26:	2302      	movs	r3, #2
  }
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b6a:	f023 030c 	bic.w	r3, r3, #12
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6812      	ldr	r2, [r2, #0]
 8002b72:	68b9      	ldr	r1, [r7, #8]
 8002b74:	430b      	orrs	r3, r1
 8002b76:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699a      	ldr	r2, [r3, #24]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a2c      	ldr	r2, [pc, #176]	; (8002c44 <UART_SetConfig+0x114>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d103      	bne.n	8002ba0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b98:	f7ff faac 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002b9c:	60f8      	str	r0, [r7, #12]
 8002b9e:	e002      	b.n	8002ba6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002ba0:	f7ff fa94 	bl	80020cc <HAL_RCC_GetPCLK1Freq>
 8002ba4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	009a      	lsls	r2, r3, #2
 8002bb0:	441a      	add	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbc:	4a22      	ldr	r2, [pc, #136]	; (8002c48 <UART_SetConfig+0x118>)
 8002bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc2:	095b      	lsrs	r3, r3, #5
 8002bc4:	0119      	lsls	r1, r3, #4
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	009a      	lsls	r2, r3, #2
 8002bd0:	441a      	add	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bdc:	4b1a      	ldr	r3, [pc, #104]	; (8002c48 <UART_SetConfig+0x118>)
 8002bde:	fba3 0302 	umull	r0, r3, r3, r2
 8002be2:	095b      	lsrs	r3, r3, #5
 8002be4:	2064      	movs	r0, #100	; 0x64
 8002be6:	fb00 f303 	mul.w	r3, r0, r3
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	3332      	adds	r3, #50	; 0x32
 8002bf0:	4a15      	ldr	r2, [pc, #84]	; (8002c48 <UART_SetConfig+0x118>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfc:	4419      	add	r1, r3
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	009a      	lsls	r2, r3, #2
 8002c08:	441a      	add	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c14:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <UART_SetConfig+0x118>)
 8002c16:	fba3 0302 	umull	r0, r3, r3, r2
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2064      	movs	r0, #100	; 0x64
 8002c1e:	fb00 f303 	mul.w	r3, r0, r3
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	3332      	adds	r3, #50	; 0x32
 8002c28:	4a07      	ldr	r2, [pc, #28]	; (8002c48 <UART_SetConfig+0x118>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	f003 020f 	and.w	r2, r3, #15
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	440a      	add	r2, r1
 8002c3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c3c:	bf00      	nop
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40013800 	.word	0x40013800
 8002c48:	51eb851f 	.word	0x51eb851f

08002c4c <__errno>:
 8002c4c:	4b01      	ldr	r3, [pc, #4]	; (8002c54 <__errno+0x8>)
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	2000000c 	.word	0x2000000c

08002c58 <__sflush_r>:
 8002c58:	898a      	ldrh	r2, [r1, #12]
 8002c5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c5c:	4605      	mov	r5, r0
 8002c5e:	0710      	lsls	r0, r2, #28
 8002c60:	460c      	mov	r4, r1
 8002c62:	d457      	bmi.n	8002d14 <__sflush_r+0xbc>
 8002c64:	684b      	ldr	r3, [r1, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	dc04      	bgt.n	8002c74 <__sflush_r+0x1c>
 8002c6a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	dc01      	bgt.n	8002c74 <__sflush_r+0x1c>
 8002c70:	2000      	movs	r0, #0
 8002c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c76:	2e00      	cmp	r6, #0
 8002c78:	d0fa      	beq.n	8002c70 <__sflush_r+0x18>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002c80:	682f      	ldr	r7, [r5, #0]
 8002c82:	602b      	str	r3, [r5, #0]
 8002c84:	d032      	beq.n	8002cec <__sflush_r+0x94>
 8002c86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c88:	89a3      	ldrh	r3, [r4, #12]
 8002c8a:	075a      	lsls	r2, r3, #29
 8002c8c:	d505      	bpl.n	8002c9a <__sflush_r+0x42>
 8002c8e:	6863      	ldr	r3, [r4, #4]
 8002c90:	1ac0      	subs	r0, r0, r3
 8002c92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c94:	b10b      	cbz	r3, 8002c9a <__sflush_r+0x42>
 8002c96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c98:	1ac0      	subs	r0, r0, r3
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ca0:	4628      	mov	r0, r5
 8002ca2:	6a21      	ldr	r1, [r4, #32]
 8002ca4:	47b0      	blx	r6
 8002ca6:	1c43      	adds	r3, r0, #1
 8002ca8:	89a3      	ldrh	r3, [r4, #12]
 8002caa:	d106      	bne.n	8002cba <__sflush_r+0x62>
 8002cac:	6829      	ldr	r1, [r5, #0]
 8002cae:	291d      	cmp	r1, #29
 8002cb0:	d82c      	bhi.n	8002d0c <__sflush_r+0xb4>
 8002cb2:	4a29      	ldr	r2, [pc, #164]	; (8002d58 <__sflush_r+0x100>)
 8002cb4:	40ca      	lsrs	r2, r1
 8002cb6:	07d6      	lsls	r6, r2, #31
 8002cb8:	d528      	bpl.n	8002d0c <__sflush_r+0xb4>
 8002cba:	2200      	movs	r2, #0
 8002cbc:	6062      	str	r2, [r4, #4]
 8002cbe:	6922      	ldr	r2, [r4, #16]
 8002cc0:	04d9      	lsls	r1, r3, #19
 8002cc2:	6022      	str	r2, [r4, #0]
 8002cc4:	d504      	bpl.n	8002cd0 <__sflush_r+0x78>
 8002cc6:	1c42      	adds	r2, r0, #1
 8002cc8:	d101      	bne.n	8002cce <__sflush_r+0x76>
 8002cca:	682b      	ldr	r3, [r5, #0]
 8002ccc:	b903      	cbnz	r3, 8002cd0 <__sflush_r+0x78>
 8002cce:	6560      	str	r0, [r4, #84]	; 0x54
 8002cd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002cd2:	602f      	str	r7, [r5, #0]
 8002cd4:	2900      	cmp	r1, #0
 8002cd6:	d0cb      	beq.n	8002c70 <__sflush_r+0x18>
 8002cd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002cdc:	4299      	cmp	r1, r3
 8002cde:	d002      	beq.n	8002ce6 <__sflush_r+0x8e>
 8002ce0:	4628      	mov	r0, r5
 8002ce2:	f000 f9dd 	bl	80030a0 <_free_r>
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	6360      	str	r0, [r4, #52]	; 0x34
 8002cea:	e7c2      	b.n	8002c72 <__sflush_r+0x1a>
 8002cec:	6a21      	ldr	r1, [r4, #32]
 8002cee:	2301      	movs	r3, #1
 8002cf0:	4628      	mov	r0, r5
 8002cf2:	47b0      	blx	r6
 8002cf4:	1c41      	adds	r1, r0, #1
 8002cf6:	d1c7      	bne.n	8002c88 <__sflush_r+0x30>
 8002cf8:	682b      	ldr	r3, [r5, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0c4      	beq.n	8002c88 <__sflush_r+0x30>
 8002cfe:	2b1d      	cmp	r3, #29
 8002d00:	d001      	beq.n	8002d06 <__sflush_r+0xae>
 8002d02:	2b16      	cmp	r3, #22
 8002d04:	d101      	bne.n	8002d0a <__sflush_r+0xb2>
 8002d06:	602f      	str	r7, [r5, #0]
 8002d08:	e7b2      	b.n	8002c70 <__sflush_r+0x18>
 8002d0a:	89a3      	ldrh	r3, [r4, #12]
 8002d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d10:	81a3      	strh	r3, [r4, #12]
 8002d12:	e7ae      	b.n	8002c72 <__sflush_r+0x1a>
 8002d14:	690f      	ldr	r7, [r1, #16]
 8002d16:	2f00      	cmp	r7, #0
 8002d18:	d0aa      	beq.n	8002c70 <__sflush_r+0x18>
 8002d1a:	0793      	lsls	r3, r2, #30
 8002d1c:	bf18      	it	ne
 8002d1e:	2300      	movne	r3, #0
 8002d20:	680e      	ldr	r6, [r1, #0]
 8002d22:	bf08      	it	eq
 8002d24:	694b      	ldreq	r3, [r1, #20]
 8002d26:	1bf6      	subs	r6, r6, r7
 8002d28:	600f      	str	r7, [r1, #0]
 8002d2a:	608b      	str	r3, [r1, #8]
 8002d2c:	2e00      	cmp	r6, #0
 8002d2e:	dd9f      	ble.n	8002c70 <__sflush_r+0x18>
 8002d30:	4633      	mov	r3, r6
 8002d32:	463a      	mov	r2, r7
 8002d34:	4628      	mov	r0, r5
 8002d36:	6a21      	ldr	r1, [r4, #32]
 8002d38:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002d3c:	47e0      	blx	ip
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	dc06      	bgt.n	8002d50 <__sflush_r+0xf8>
 8002d42:	89a3      	ldrh	r3, [r4, #12]
 8002d44:	f04f 30ff 	mov.w	r0, #4294967295
 8002d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d4c:	81a3      	strh	r3, [r4, #12]
 8002d4e:	e790      	b.n	8002c72 <__sflush_r+0x1a>
 8002d50:	4407      	add	r7, r0
 8002d52:	1a36      	subs	r6, r6, r0
 8002d54:	e7ea      	b.n	8002d2c <__sflush_r+0xd4>
 8002d56:	bf00      	nop
 8002d58:	20400001 	.word	0x20400001

08002d5c <_fflush_r>:
 8002d5c:	b538      	push	{r3, r4, r5, lr}
 8002d5e:	690b      	ldr	r3, [r1, #16]
 8002d60:	4605      	mov	r5, r0
 8002d62:	460c      	mov	r4, r1
 8002d64:	b913      	cbnz	r3, 8002d6c <_fflush_r+0x10>
 8002d66:	2500      	movs	r5, #0
 8002d68:	4628      	mov	r0, r5
 8002d6a:	bd38      	pop	{r3, r4, r5, pc}
 8002d6c:	b118      	cbz	r0, 8002d76 <_fflush_r+0x1a>
 8002d6e:	6983      	ldr	r3, [r0, #24]
 8002d70:	b90b      	cbnz	r3, 8002d76 <_fflush_r+0x1a>
 8002d72:	f000 f899 	bl	8002ea8 <__sinit>
 8002d76:	4b14      	ldr	r3, [pc, #80]	; (8002dc8 <_fflush_r+0x6c>)
 8002d78:	429c      	cmp	r4, r3
 8002d7a:	d11b      	bne.n	8002db4 <_fflush_r+0x58>
 8002d7c:	686c      	ldr	r4, [r5, #4]
 8002d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0ef      	beq.n	8002d66 <_fflush_r+0xa>
 8002d86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002d88:	07d0      	lsls	r0, r2, #31
 8002d8a:	d404      	bmi.n	8002d96 <_fflush_r+0x3a>
 8002d8c:	0599      	lsls	r1, r3, #22
 8002d8e:	d402      	bmi.n	8002d96 <_fflush_r+0x3a>
 8002d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d92:	f000 f97a 	bl	800308a <__retarget_lock_acquire_recursive>
 8002d96:	4628      	mov	r0, r5
 8002d98:	4621      	mov	r1, r4
 8002d9a:	f7ff ff5d 	bl	8002c58 <__sflush_r>
 8002d9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002da0:	4605      	mov	r5, r0
 8002da2:	07da      	lsls	r2, r3, #31
 8002da4:	d4e0      	bmi.n	8002d68 <_fflush_r+0xc>
 8002da6:	89a3      	ldrh	r3, [r4, #12]
 8002da8:	059b      	lsls	r3, r3, #22
 8002daa:	d4dd      	bmi.n	8002d68 <_fflush_r+0xc>
 8002dac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002dae:	f000 f96d 	bl	800308c <__retarget_lock_release_recursive>
 8002db2:	e7d9      	b.n	8002d68 <_fflush_r+0xc>
 8002db4:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <_fflush_r+0x70>)
 8002db6:	429c      	cmp	r4, r3
 8002db8:	d101      	bne.n	8002dbe <_fflush_r+0x62>
 8002dba:	68ac      	ldr	r4, [r5, #8]
 8002dbc:	e7df      	b.n	8002d7e <_fflush_r+0x22>
 8002dbe:	4b04      	ldr	r3, [pc, #16]	; (8002dd0 <_fflush_r+0x74>)
 8002dc0:	429c      	cmp	r4, r3
 8002dc2:	bf08      	it	eq
 8002dc4:	68ec      	ldreq	r4, [r5, #12]
 8002dc6:	e7da      	b.n	8002d7e <_fflush_r+0x22>
 8002dc8:	08005560 	.word	0x08005560
 8002dcc:	08005580 	.word	0x08005580
 8002dd0:	08005540 	.word	0x08005540

08002dd4 <fflush>:
 8002dd4:	4601      	mov	r1, r0
 8002dd6:	b920      	cbnz	r0, 8002de2 <fflush+0xe>
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <fflush+0x18>)
 8002dda:	4905      	ldr	r1, [pc, #20]	; (8002df0 <fflush+0x1c>)
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	f000 b8fe 	b.w	8002fde <_fwalk_reent>
 8002de2:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <fflush+0x20>)
 8002de4:	6818      	ldr	r0, [r3, #0]
 8002de6:	f7ff bfb9 	b.w	8002d5c <_fflush_r>
 8002dea:	bf00      	nop
 8002dec:	080055a0 	.word	0x080055a0
 8002df0:	08002d5d 	.word	0x08002d5d
 8002df4:	2000000c 	.word	0x2000000c

08002df8 <std>:
 8002df8:	2300      	movs	r3, #0
 8002dfa:	b510      	push	{r4, lr}
 8002dfc:	4604      	mov	r4, r0
 8002dfe:	e9c0 3300 	strd	r3, r3, [r0]
 8002e02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e06:	6083      	str	r3, [r0, #8]
 8002e08:	8181      	strh	r1, [r0, #12]
 8002e0a:	6643      	str	r3, [r0, #100]	; 0x64
 8002e0c:	81c2      	strh	r2, [r0, #14]
 8002e0e:	6183      	str	r3, [r0, #24]
 8002e10:	4619      	mov	r1, r3
 8002e12:	2208      	movs	r2, #8
 8002e14:	305c      	adds	r0, #92	; 0x5c
 8002e16:	f000 f93a 	bl	800308e <memset>
 8002e1a:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <std+0x38>)
 8002e1c:	6224      	str	r4, [r4, #32]
 8002e1e:	6263      	str	r3, [r4, #36]	; 0x24
 8002e20:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <std+0x3c>)
 8002e22:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e24:	4b04      	ldr	r3, [pc, #16]	; (8002e38 <std+0x40>)
 8002e26:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <std+0x44>)
 8002e2a:	6323      	str	r3, [r4, #48]	; 0x30
 8002e2c:	bd10      	pop	{r4, pc}
 8002e2e:	bf00      	nop
 8002e30:	08003591 	.word	0x08003591
 8002e34:	080035b3 	.word	0x080035b3
 8002e38:	080035eb 	.word	0x080035eb
 8002e3c:	0800360f 	.word	0x0800360f

08002e40 <_cleanup_r>:
 8002e40:	4901      	ldr	r1, [pc, #4]	; (8002e48 <_cleanup_r+0x8>)
 8002e42:	f000 b8cc 	b.w	8002fde <_fwalk_reent>
 8002e46:	bf00      	nop
 8002e48:	08002d5d 	.word	0x08002d5d

08002e4c <__sfmoreglue>:
 8002e4c:	2268      	movs	r2, #104	; 0x68
 8002e4e:	b570      	push	{r4, r5, r6, lr}
 8002e50:	1e4d      	subs	r5, r1, #1
 8002e52:	4355      	muls	r5, r2
 8002e54:	460e      	mov	r6, r1
 8002e56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e5a:	f000 f989 	bl	8003170 <_malloc_r>
 8002e5e:	4604      	mov	r4, r0
 8002e60:	b140      	cbz	r0, 8002e74 <__sfmoreglue+0x28>
 8002e62:	2100      	movs	r1, #0
 8002e64:	e9c0 1600 	strd	r1, r6, [r0]
 8002e68:	300c      	adds	r0, #12
 8002e6a:	60a0      	str	r0, [r4, #8]
 8002e6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e70:	f000 f90d 	bl	800308e <memset>
 8002e74:	4620      	mov	r0, r4
 8002e76:	bd70      	pop	{r4, r5, r6, pc}

08002e78 <__sfp_lock_acquire>:
 8002e78:	4801      	ldr	r0, [pc, #4]	; (8002e80 <__sfp_lock_acquire+0x8>)
 8002e7a:	f000 b906 	b.w	800308a <__retarget_lock_acquire_recursive>
 8002e7e:	bf00      	nop
 8002e80:	2000011d 	.word	0x2000011d

08002e84 <__sfp_lock_release>:
 8002e84:	4801      	ldr	r0, [pc, #4]	; (8002e8c <__sfp_lock_release+0x8>)
 8002e86:	f000 b901 	b.w	800308c <__retarget_lock_release_recursive>
 8002e8a:	bf00      	nop
 8002e8c:	2000011d 	.word	0x2000011d

08002e90 <__sinit_lock_acquire>:
 8002e90:	4801      	ldr	r0, [pc, #4]	; (8002e98 <__sinit_lock_acquire+0x8>)
 8002e92:	f000 b8fa 	b.w	800308a <__retarget_lock_acquire_recursive>
 8002e96:	bf00      	nop
 8002e98:	2000011e 	.word	0x2000011e

08002e9c <__sinit_lock_release>:
 8002e9c:	4801      	ldr	r0, [pc, #4]	; (8002ea4 <__sinit_lock_release+0x8>)
 8002e9e:	f000 b8f5 	b.w	800308c <__retarget_lock_release_recursive>
 8002ea2:	bf00      	nop
 8002ea4:	2000011e 	.word	0x2000011e

08002ea8 <__sinit>:
 8002ea8:	b510      	push	{r4, lr}
 8002eaa:	4604      	mov	r4, r0
 8002eac:	f7ff fff0 	bl	8002e90 <__sinit_lock_acquire>
 8002eb0:	69a3      	ldr	r3, [r4, #24]
 8002eb2:	b11b      	cbz	r3, 8002ebc <__sinit+0x14>
 8002eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eb8:	f7ff bff0 	b.w	8002e9c <__sinit_lock_release>
 8002ebc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002ec0:	6523      	str	r3, [r4, #80]	; 0x50
 8002ec2:	4b13      	ldr	r3, [pc, #76]	; (8002f10 <__sinit+0x68>)
 8002ec4:	4a13      	ldr	r2, [pc, #76]	; (8002f14 <__sinit+0x6c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	62a2      	str	r2, [r4, #40]	; 0x28
 8002eca:	42a3      	cmp	r3, r4
 8002ecc:	bf08      	it	eq
 8002ece:	2301      	moveq	r3, #1
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	bf08      	it	eq
 8002ed4:	61a3      	streq	r3, [r4, #24]
 8002ed6:	f000 f81f 	bl	8002f18 <__sfp>
 8002eda:	6060      	str	r0, [r4, #4]
 8002edc:	4620      	mov	r0, r4
 8002ede:	f000 f81b 	bl	8002f18 <__sfp>
 8002ee2:	60a0      	str	r0, [r4, #8]
 8002ee4:	4620      	mov	r0, r4
 8002ee6:	f000 f817 	bl	8002f18 <__sfp>
 8002eea:	2200      	movs	r2, #0
 8002eec:	2104      	movs	r1, #4
 8002eee:	60e0      	str	r0, [r4, #12]
 8002ef0:	6860      	ldr	r0, [r4, #4]
 8002ef2:	f7ff ff81 	bl	8002df8 <std>
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	2109      	movs	r1, #9
 8002efa:	68a0      	ldr	r0, [r4, #8]
 8002efc:	f7ff ff7c 	bl	8002df8 <std>
 8002f00:	2202      	movs	r2, #2
 8002f02:	2112      	movs	r1, #18
 8002f04:	68e0      	ldr	r0, [r4, #12]
 8002f06:	f7ff ff77 	bl	8002df8 <std>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61a3      	str	r3, [r4, #24]
 8002f0e:	e7d1      	b.n	8002eb4 <__sinit+0xc>
 8002f10:	080055a0 	.word	0x080055a0
 8002f14:	08002e41 	.word	0x08002e41

08002f18 <__sfp>:
 8002f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f1a:	4607      	mov	r7, r0
 8002f1c:	f7ff ffac 	bl	8002e78 <__sfp_lock_acquire>
 8002f20:	4b1e      	ldr	r3, [pc, #120]	; (8002f9c <__sfp+0x84>)
 8002f22:	681e      	ldr	r6, [r3, #0]
 8002f24:	69b3      	ldr	r3, [r6, #24]
 8002f26:	b913      	cbnz	r3, 8002f2e <__sfp+0x16>
 8002f28:	4630      	mov	r0, r6
 8002f2a:	f7ff ffbd 	bl	8002ea8 <__sinit>
 8002f2e:	3648      	adds	r6, #72	; 0x48
 8002f30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002f34:	3b01      	subs	r3, #1
 8002f36:	d503      	bpl.n	8002f40 <__sfp+0x28>
 8002f38:	6833      	ldr	r3, [r6, #0]
 8002f3a:	b30b      	cbz	r3, 8002f80 <__sfp+0x68>
 8002f3c:	6836      	ldr	r6, [r6, #0]
 8002f3e:	e7f7      	b.n	8002f30 <__sfp+0x18>
 8002f40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002f44:	b9d5      	cbnz	r5, 8002f7c <__sfp+0x64>
 8002f46:	4b16      	ldr	r3, [pc, #88]	; (8002fa0 <__sfp+0x88>)
 8002f48:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f4c:	60e3      	str	r3, [r4, #12]
 8002f4e:	6665      	str	r5, [r4, #100]	; 0x64
 8002f50:	f000 f89a 	bl	8003088 <__retarget_lock_init_recursive>
 8002f54:	f7ff ff96 	bl	8002e84 <__sfp_lock_release>
 8002f58:	2208      	movs	r2, #8
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f64:	6025      	str	r5, [r4, #0]
 8002f66:	61a5      	str	r5, [r4, #24]
 8002f68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f6c:	f000 f88f 	bl	800308e <memset>
 8002f70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f78:	4620      	mov	r0, r4
 8002f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f7c:	3468      	adds	r4, #104	; 0x68
 8002f7e:	e7d9      	b.n	8002f34 <__sfp+0x1c>
 8002f80:	2104      	movs	r1, #4
 8002f82:	4638      	mov	r0, r7
 8002f84:	f7ff ff62 	bl	8002e4c <__sfmoreglue>
 8002f88:	4604      	mov	r4, r0
 8002f8a:	6030      	str	r0, [r6, #0]
 8002f8c:	2800      	cmp	r0, #0
 8002f8e:	d1d5      	bne.n	8002f3c <__sfp+0x24>
 8002f90:	f7ff ff78 	bl	8002e84 <__sfp_lock_release>
 8002f94:	230c      	movs	r3, #12
 8002f96:	603b      	str	r3, [r7, #0]
 8002f98:	e7ee      	b.n	8002f78 <__sfp+0x60>
 8002f9a:	bf00      	nop
 8002f9c:	080055a0 	.word	0x080055a0
 8002fa0:	ffff0001 	.word	0xffff0001

08002fa4 <_fwalk>:
 8002fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa8:	460f      	mov	r7, r1
 8002faa:	2600      	movs	r6, #0
 8002fac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002fb0:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8002fb4:	f1b8 0801 	subs.w	r8, r8, #1
 8002fb8:	d505      	bpl.n	8002fc6 <_fwalk+0x22>
 8002fba:	6824      	ldr	r4, [r4, #0]
 8002fbc:	2c00      	cmp	r4, #0
 8002fbe:	d1f7      	bne.n	8002fb0 <_fwalk+0xc>
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fc6:	89ab      	ldrh	r3, [r5, #12]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d906      	bls.n	8002fda <_fwalk+0x36>
 8002fcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	d002      	beq.n	8002fda <_fwalk+0x36>
 8002fd4:	4628      	mov	r0, r5
 8002fd6:	47b8      	blx	r7
 8002fd8:	4306      	orrs	r6, r0
 8002fda:	3568      	adds	r5, #104	; 0x68
 8002fdc:	e7ea      	b.n	8002fb4 <_fwalk+0x10>

08002fde <_fwalk_reent>:
 8002fde:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fe2:	4606      	mov	r6, r0
 8002fe4:	4688      	mov	r8, r1
 8002fe6:	2700      	movs	r7, #0
 8002fe8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002fec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ff0:	f1b9 0901 	subs.w	r9, r9, #1
 8002ff4:	d505      	bpl.n	8003002 <_fwalk_reent+0x24>
 8002ff6:	6824      	ldr	r4, [r4, #0]
 8002ff8:	2c00      	cmp	r4, #0
 8002ffa:	d1f7      	bne.n	8002fec <_fwalk_reent+0xe>
 8002ffc:	4638      	mov	r0, r7
 8002ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003002:	89ab      	ldrh	r3, [r5, #12]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d907      	bls.n	8003018 <_fwalk_reent+0x3a>
 8003008:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800300c:	3301      	adds	r3, #1
 800300e:	d003      	beq.n	8003018 <_fwalk_reent+0x3a>
 8003010:	4629      	mov	r1, r5
 8003012:	4630      	mov	r0, r6
 8003014:	47c0      	blx	r8
 8003016:	4307      	orrs	r7, r0
 8003018:	3568      	adds	r5, #104	; 0x68
 800301a:	e7e9      	b.n	8002ff0 <_fwalk_reent+0x12>

0800301c <getchar>:
 800301c:	4b07      	ldr	r3, [pc, #28]	; (800303c <getchar+0x20>)
 800301e:	b510      	push	{r4, lr}
 8003020:	681c      	ldr	r4, [r3, #0]
 8003022:	b124      	cbz	r4, 800302e <getchar+0x12>
 8003024:	69a3      	ldr	r3, [r4, #24]
 8003026:	b913      	cbnz	r3, 800302e <getchar+0x12>
 8003028:	4620      	mov	r0, r4
 800302a:	f7ff ff3d 	bl	8002ea8 <__sinit>
 800302e:	4620      	mov	r0, r4
 8003030:	6861      	ldr	r1, [r4, #4]
 8003032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003036:	f000 bbe5 	b.w	8003804 <_getc_r>
 800303a:	bf00      	nop
 800303c:	2000000c 	.word	0x2000000c

08003040 <__libc_init_array>:
 8003040:	b570      	push	{r4, r5, r6, lr}
 8003042:	2600      	movs	r6, #0
 8003044:	4d0c      	ldr	r5, [pc, #48]	; (8003078 <__libc_init_array+0x38>)
 8003046:	4c0d      	ldr	r4, [pc, #52]	; (800307c <__libc_init_array+0x3c>)
 8003048:	1b64      	subs	r4, r4, r5
 800304a:	10a4      	asrs	r4, r4, #2
 800304c:	42a6      	cmp	r6, r4
 800304e:	d109      	bne.n	8003064 <__libc_init_array+0x24>
 8003050:	f001 ff6c 	bl	8004f2c <_init>
 8003054:	2600      	movs	r6, #0
 8003056:	4d0a      	ldr	r5, [pc, #40]	; (8003080 <__libc_init_array+0x40>)
 8003058:	4c0a      	ldr	r4, [pc, #40]	; (8003084 <__libc_init_array+0x44>)
 800305a:	1b64      	subs	r4, r4, r5
 800305c:	10a4      	asrs	r4, r4, #2
 800305e:	42a6      	cmp	r6, r4
 8003060:	d105      	bne.n	800306e <__libc_init_array+0x2e>
 8003062:	bd70      	pop	{r4, r5, r6, pc}
 8003064:	f855 3b04 	ldr.w	r3, [r5], #4
 8003068:	4798      	blx	r3
 800306a:	3601      	adds	r6, #1
 800306c:	e7ee      	b.n	800304c <__libc_init_array+0xc>
 800306e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003072:	4798      	blx	r3
 8003074:	3601      	adds	r6, #1
 8003076:	e7f2      	b.n	800305e <__libc_init_array+0x1e>
 8003078:	080056f4 	.word	0x080056f4
 800307c:	080056f4 	.word	0x080056f4
 8003080:	080056f4 	.word	0x080056f4
 8003084:	080056f8 	.word	0x080056f8

08003088 <__retarget_lock_init_recursive>:
 8003088:	4770      	bx	lr

0800308a <__retarget_lock_acquire_recursive>:
 800308a:	4770      	bx	lr

0800308c <__retarget_lock_release_recursive>:
 800308c:	4770      	bx	lr

0800308e <memset>:
 800308e:	4603      	mov	r3, r0
 8003090:	4402      	add	r2, r0
 8003092:	4293      	cmp	r3, r2
 8003094:	d100      	bne.n	8003098 <memset+0xa>
 8003096:	4770      	bx	lr
 8003098:	f803 1b01 	strb.w	r1, [r3], #1
 800309c:	e7f9      	b.n	8003092 <memset+0x4>
	...

080030a0 <_free_r>:
 80030a0:	b538      	push	{r3, r4, r5, lr}
 80030a2:	4605      	mov	r5, r0
 80030a4:	2900      	cmp	r1, #0
 80030a6:	d040      	beq.n	800312a <_free_r+0x8a>
 80030a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030ac:	1f0c      	subs	r4, r1, #4
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	bfb8      	it	lt
 80030b2:	18e4      	addlt	r4, r4, r3
 80030b4:	f000 fc66 	bl	8003984 <__malloc_lock>
 80030b8:	4a1c      	ldr	r2, [pc, #112]	; (800312c <_free_r+0x8c>)
 80030ba:	6813      	ldr	r3, [r2, #0]
 80030bc:	b933      	cbnz	r3, 80030cc <_free_r+0x2c>
 80030be:	6063      	str	r3, [r4, #4]
 80030c0:	6014      	str	r4, [r2, #0]
 80030c2:	4628      	mov	r0, r5
 80030c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030c8:	f000 bc62 	b.w	8003990 <__malloc_unlock>
 80030cc:	42a3      	cmp	r3, r4
 80030ce:	d908      	bls.n	80030e2 <_free_r+0x42>
 80030d0:	6820      	ldr	r0, [r4, #0]
 80030d2:	1821      	adds	r1, r4, r0
 80030d4:	428b      	cmp	r3, r1
 80030d6:	bf01      	itttt	eq
 80030d8:	6819      	ldreq	r1, [r3, #0]
 80030da:	685b      	ldreq	r3, [r3, #4]
 80030dc:	1809      	addeq	r1, r1, r0
 80030de:	6021      	streq	r1, [r4, #0]
 80030e0:	e7ed      	b.n	80030be <_free_r+0x1e>
 80030e2:	461a      	mov	r2, r3
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	b10b      	cbz	r3, 80030ec <_free_r+0x4c>
 80030e8:	42a3      	cmp	r3, r4
 80030ea:	d9fa      	bls.n	80030e2 <_free_r+0x42>
 80030ec:	6811      	ldr	r1, [r2, #0]
 80030ee:	1850      	adds	r0, r2, r1
 80030f0:	42a0      	cmp	r0, r4
 80030f2:	d10b      	bne.n	800310c <_free_r+0x6c>
 80030f4:	6820      	ldr	r0, [r4, #0]
 80030f6:	4401      	add	r1, r0
 80030f8:	1850      	adds	r0, r2, r1
 80030fa:	4283      	cmp	r3, r0
 80030fc:	6011      	str	r1, [r2, #0]
 80030fe:	d1e0      	bne.n	80030c2 <_free_r+0x22>
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4401      	add	r1, r0
 8003106:	6011      	str	r1, [r2, #0]
 8003108:	6053      	str	r3, [r2, #4]
 800310a:	e7da      	b.n	80030c2 <_free_r+0x22>
 800310c:	d902      	bls.n	8003114 <_free_r+0x74>
 800310e:	230c      	movs	r3, #12
 8003110:	602b      	str	r3, [r5, #0]
 8003112:	e7d6      	b.n	80030c2 <_free_r+0x22>
 8003114:	6820      	ldr	r0, [r4, #0]
 8003116:	1821      	adds	r1, r4, r0
 8003118:	428b      	cmp	r3, r1
 800311a:	bf01      	itttt	eq
 800311c:	6819      	ldreq	r1, [r3, #0]
 800311e:	685b      	ldreq	r3, [r3, #4]
 8003120:	1809      	addeq	r1, r1, r0
 8003122:	6021      	streq	r1, [r4, #0]
 8003124:	6063      	str	r3, [r4, #4]
 8003126:	6054      	str	r4, [r2, #4]
 8003128:	e7cb      	b.n	80030c2 <_free_r+0x22>
 800312a:	bd38      	pop	{r3, r4, r5, pc}
 800312c:	20000120 	.word	0x20000120

08003130 <sbrk_aligned>:
 8003130:	b570      	push	{r4, r5, r6, lr}
 8003132:	4e0e      	ldr	r6, [pc, #56]	; (800316c <sbrk_aligned+0x3c>)
 8003134:	460c      	mov	r4, r1
 8003136:	6831      	ldr	r1, [r6, #0]
 8003138:	4605      	mov	r5, r0
 800313a:	b911      	cbnz	r1, 8003142 <sbrk_aligned+0x12>
 800313c:	f000 f91a 	bl	8003374 <_sbrk_r>
 8003140:	6030      	str	r0, [r6, #0]
 8003142:	4621      	mov	r1, r4
 8003144:	4628      	mov	r0, r5
 8003146:	f000 f915 	bl	8003374 <_sbrk_r>
 800314a:	1c43      	adds	r3, r0, #1
 800314c:	d00a      	beq.n	8003164 <sbrk_aligned+0x34>
 800314e:	1cc4      	adds	r4, r0, #3
 8003150:	f024 0403 	bic.w	r4, r4, #3
 8003154:	42a0      	cmp	r0, r4
 8003156:	d007      	beq.n	8003168 <sbrk_aligned+0x38>
 8003158:	1a21      	subs	r1, r4, r0
 800315a:	4628      	mov	r0, r5
 800315c:	f000 f90a 	bl	8003374 <_sbrk_r>
 8003160:	3001      	adds	r0, #1
 8003162:	d101      	bne.n	8003168 <sbrk_aligned+0x38>
 8003164:	f04f 34ff 	mov.w	r4, #4294967295
 8003168:	4620      	mov	r0, r4
 800316a:	bd70      	pop	{r4, r5, r6, pc}
 800316c:	20000124 	.word	0x20000124

08003170 <_malloc_r>:
 8003170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003174:	1ccd      	adds	r5, r1, #3
 8003176:	f025 0503 	bic.w	r5, r5, #3
 800317a:	3508      	adds	r5, #8
 800317c:	2d0c      	cmp	r5, #12
 800317e:	bf38      	it	cc
 8003180:	250c      	movcc	r5, #12
 8003182:	2d00      	cmp	r5, #0
 8003184:	4607      	mov	r7, r0
 8003186:	db01      	blt.n	800318c <_malloc_r+0x1c>
 8003188:	42a9      	cmp	r1, r5
 800318a:	d905      	bls.n	8003198 <_malloc_r+0x28>
 800318c:	230c      	movs	r3, #12
 800318e:	2600      	movs	r6, #0
 8003190:	603b      	str	r3, [r7, #0]
 8003192:	4630      	mov	r0, r6
 8003194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003198:	4e2e      	ldr	r6, [pc, #184]	; (8003254 <_malloc_r+0xe4>)
 800319a:	f000 fbf3 	bl	8003984 <__malloc_lock>
 800319e:	6833      	ldr	r3, [r6, #0]
 80031a0:	461c      	mov	r4, r3
 80031a2:	bb34      	cbnz	r4, 80031f2 <_malloc_r+0x82>
 80031a4:	4629      	mov	r1, r5
 80031a6:	4638      	mov	r0, r7
 80031a8:	f7ff ffc2 	bl	8003130 <sbrk_aligned>
 80031ac:	1c43      	adds	r3, r0, #1
 80031ae:	4604      	mov	r4, r0
 80031b0:	d14d      	bne.n	800324e <_malloc_r+0xde>
 80031b2:	6834      	ldr	r4, [r6, #0]
 80031b4:	4626      	mov	r6, r4
 80031b6:	2e00      	cmp	r6, #0
 80031b8:	d140      	bne.n	800323c <_malloc_r+0xcc>
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	4631      	mov	r1, r6
 80031be:	4638      	mov	r0, r7
 80031c0:	eb04 0803 	add.w	r8, r4, r3
 80031c4:	f000 f8d6 	bl	8003374 <_sbrk_r>
 80031c8:	4580      	cmp	r8, r0
 80031ca:	d13a      	bne.n	8003242 <_malloc_r+0xd2>
 80031cc:	6821      	ldr	r1, [r4, #0]
 80031ce:	3503      	adds	r5, #3
 80031d0:	1a6d      	subs	r5, r5, r1
 80031d2:	f025 0503 	bic.w	r5, r5, #3
 80031d6:	3508      	adds	r5, #8
 80031d8:	2d0c      	cmp	r5, #12
 80031da:	bf38      	it	cc
 80031dc:	250c      	movcc	r5, #12
 80031de:	4638      	mov	r0, r7
 80031e0:	4629      	mov	r1, r5
 80031e2:	f7ff ffa5 	bl	8003130 <sbrk_aligned>
 80031e6:	3001      	adds	r0, #1
 80031e8:	d02b      	beq.n	8003242 <_malloc_r+0xd2>
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	442b      	add	r3, r5
 80031ee:	6023      	str	r3, [r4, #0]
 80031f0:	e00e      	b.n	8003210 <_malloc_r+0xa0>
 80031f2:	6822      	ldr	r2, [r4, #0]
 80031f4:	1b52      	subs	r2, r2, r5
 80031f6:	d41e      	bmi.n	8003236 <_malloc_r+0xc6>
 80031f8:	2a0b      	cmp	r2, #11
 80031fa:	d916      	bls.n	800322a <_malloc_r+0xba>
 80031fc:	1961      	adds	r1, r4, r5
 80031fe:	42a3      	cmp	r3, r4
 8003200:	6025      	str	r5, [r4, #0]
 8003202:	bf18      	it	ne
 8003204:	6059      	strne	r1, [r3, #4]
 8003206:	6863      	ldr	r3, [r4, #4]
 8003208:	bf08      	it	eq
 800320a:	6031      	streq	r1, [r6, #0]
 800320c:	5162      	str	r2, [r4, r5]
 800320e:	604b      	str	r3, [r1, #4]
 8003210:	4638      	mov	r0, r7
 8003212:	f104 060b 	add.w	r6, r4, #11
 8003216:	f000 fbbb 	bl	8003990 <__malloc_unlock>
 800321a:	f026 0607 	bic.w	r6, r6, #7
 800321e:	1d23      	adds	r3, r4, #4
 8003220:	1af2      	subs	r2, r6, r3
 8003222:	d0b6      	beq.n	8003192 <_malloc_r+0x22>
 8003224:	1b9b      	subs	r3, r3, r6
 8003226:	50a3      	str	r3, [r4, r2]
 8003228:	e7b3      	b.n	8003192 <_malloc_r+0x22>
 800322a:	6862      	ldr	r2, [r4, #4]
 800322c:	42a3      	cmp	r3, r4
 800322e:	bf0c      	ite	eq
 8003230:	6032      	streq	r2, [r6, #0]
 8003232:	605a      	strne	r2, [r3, #4]
 8003234:	e7ec      	b.n	8003210 <_malloc_r+0xa0>
 8003236:	4623      	mov	r3, r4
 8003238:	6864      	ldr	r4, [r4, #4]
 800323a:	e7b2      	b.n	80031a2 <_malloc_r+0x32>
 800323c:	4634      	mov	r4, r6
 800323e:	6876      	ldr	r6, [r6, #4]
 8003240:	e7b9      	b.n	80031b6 <_malloc_r+0x46>
 8003242:	230c      	movs	r3, #12
 8003244:	4638      	mov	r0, r7
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	f000 fba2 	bl	8003990 <__malloc_unlock>
 800324c:	e7a1      	b.n	8003192 <_malloc_r+0x22>
 800324e:	6025      	str	r5, [r4, #0]
 8003250:	e7de      	b.n	8003210 <_malloc_r+0xa0>
 8003252:	bf00      	nop
 8003254:	20000120 	.word	0x20000120

08003258 <iprintf>:
 8003258:	b40f      	push	{r0, r1, r2, r3}
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <iprintf+0x2c>)
 800325c:	b513      	push	{r0, r1, r4, lr}
 800325e:	681c      	ldr	r4, [r3, #0]
 8003260:	b124      	cbz	r4, 800326c <iprintf+0x14>
 8003262:	69a3      	ldr	r3, [r4, #24]
 8003264:	b913      	cbnz	r3, 800326c <iprintf+0x14>
 8003266:	4620      	mov	r0, r4
 8003268:	f7ff fe1e 	bl	8002ea8 <__sinit>
 800326c:	ab05      	add	r3, sp, #20
 800326e:	4620      	mov	r0, r4
 8003270:	9a04      	ldr	r2, [sp, #16]
 8003272:	68a1      	ldr	r1, [r4, #8]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	f000 fd15 	bl	8003ca4 <_vfiprintf_r>
 800327a:	b002      	add	sp, #8
 800327c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003280:	b004      	add	sp, #16
 8003282:	4770      	bx	lr
 8003284:	2000000c 	.word	0x2000000c

08003288 <_puts_r>:
 8003288:	b570      	push	{r4, r5, r6, lr}
 800328a:	460e      	mov	r6, r1
 800328c:	4605      	mov	r5, r0
 800328e:	b118      	cbz	r0, 8003298 <_puts_r+0x10>
 8003290:	6983      	ldr	r3, [r0, #24]
 8003292:	b90b      	cbnz	r3, 8003298 <_puts_r+0x10>
 8003294:	f7ff fe08 	bl	8002ea8 <__sinit>
 8003298:	69ab      	ldr	r3, [r5, #24]
 800329a:	68ac      	ldr	r4, [r5, #8]
 800329c:	b913      	cbnz	r3, 80032a4 <_puts_r+0x1c>
 800329e:	4628      	mov	r0, r5
 80032a0:	f7ff fe02 	bl	8002ea8 <__sinit>
 80032a4:	4b2c      	ldr	r3, [pc, #176]	; (8003358 <_puts_r+0xd0>)
 80032a6:	429c      	cmp	r4, r3
 80032a8:	d120      	bne.n	80032ec <_puts_r+0x64>
 80032aa:	686c      	ldr	r4, [r5, #4]
 80032ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032ae:	07db      	lsls	r3, r3, #31
 80032b0:	d405      	bmi.n	80032be <_puts_r+0x36>
 80032b2:	89a3      	ldrh	r3, [r4, #12]
 80032b4:	0598      	lsls	r0, r3, #22
 80032b6:	d402      	bmi.n	80032be <_puts_r+0x36>
 80032b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ba:	f7ff fee6 	bl	800308a <__retarget_lock_acquire_recursive>
 80032be:	89a3      	ldrh	r3, [r4, #12]
 80032c0:	0719      	lsls	r1, r3, #28
 80032c2:	d51d      	bpl.n	8003300 <_puts_r+0x78>
 80032c4:	6923      	ldr	r3, [r4, #16]
 80032c6:	b1db      	cbz	r3, 8003300 <_puts_r+0x78>
 80032c8:	3e01      	subs	r6, #1
 80032ca:	68a3      	ldr	r3, [r4, #8]
 80032cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032d0:	3b01      	subs	r3, #1
 80032d2:	60a3      	str	r3, [r4, #8]
 80032d4:	bb39      	cbnz	r1, 8003326 <_puts_r+0x9e>
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	da38      	bge.n	800334c <_puts_r+0xc4>
 80032da:	4622      	mov	r2, r4
 80032dc:	210a      	movs	r1, #10
 80032de:	4628      	mov	r0, r5
 80032e0:	f000 f9ae 	bl	8003640 <__swbuf_r>
 80032e4:	3001      	adds	r0, #1
 80032e6:	d011      	beq.n	800330c <_puts_r+0x84>
 80032e8:	250a      	movs	r5, #10
 80032ea:	e011      	b.n	8003310 <_puts_r+0x88>
 80032ec:	4b1b      	ldr	r3, [pc, #108]	; (800335c <_puts_r+0xd4>)
 80032ee:	429c      	cmp	r4, r3
 80032f0:	d101      	bne.n	80032f6 <_puts_r+0x6e>
 80032f2:	68ac      	ldr	r4, [r5, #8]
 80032f4:	e7da      	b.n	80032ac <_puts_r+0x24>
 80032f6:	4b1a      	ldr	r3, [pc, #104]	; (8003360 <_puts_r+0xd8>)
 80032f8:	429c      	cmp	r4, r3
 80032fa:	bf08      	it	eq
 80032fc:	68ec      	ldreq	r4, [r5, #12]
 80032fe:	e7d5      	b.n	80032ac <_puts_r+0x24>
 8003300:	4621      	mov	r1, r4
 8003302:	4628      	mov	r0, r5
 8003304:	f000 fa00 	bl	8003708 <__swsetup_r>
 8003308:	2800      	cmp	r0, #0
 800330a:	d0dd      	beq.n	80032c8 <_puts_r+0x40>
 800330c:	f04f 35ff 	mov.w	r5, #4294967295
 8003310:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003312:	07da      	lsls	r2, r3, #31
 8003314:	d405      	bmi.n	8003322 <_puts_r+0x9a>
 8003316:	89a3      	ldrh	r3, [r4, #12]
 8003318:	059b      	lsls	r3, r3, #22
 800331a:	d402      	bmi.n	8003322 <_puts_r+0x9a>
 800331c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800331e:	f7ff feb5 	bl	800308c <__retarget_lock_release_recursive>
 8003322:	4628      	mov	r0, r5
 8003324:	bd70      	pop	{r4, r5, r6, pc}
 8003326:	2b00      	cmp	r3, #0
 8003328:	da04      	bge.n	8003334 <_puts_r+0xac>
 800332a:	69a2      	ldr	r2, [r4, #24]
 800332c:	429a      	cmp	r2, r3
 800332e:	dc06      	bgt.n	800333e <_puts_r+0xb6>
 8003330:	290a      	cmp	r1, #10
 8003332:	d004      	beq.n	800333e <_puts_r+0xb6>
 8003334:	6823      	ldr	r3, [r4, #0]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	6022      	str	r2, [r4, #0]
 800333a:	7019      	strb	r1, [r3, #0]
 800333c:	e7c5      	b.n	80032ca <_puts_r+0x42>
 800333e:	4622      	mov	r2, r4
 8003340:	4628      	mov	r0, r5
 8003342:	f000 f97d 	bl	8003640 <__swbuf_r>
 8003346:	3001      	adds	r0, #1
 8003348:	d1bf      	bne.n	80032ca <_puts_r+0x42>
 800334a:	e7df      	b.n	800330c <_puts_r+0x84>
 800334c:	250a      	movs	r5, #10
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	6022      	str	r2, [r4, #0]
 8003354:	701d      	strb	r5, [r3, #0]
 8003356:	e7db      	b.n	8003310 <_puts_r+0x88>
 8003358:	08005560 	.word	0x08005560
 800335c:	08005580 	.word	0x08005580
 8003360:	08005540 	.word	0x08005540

08003364 <puts>:
 8003364:	4b02      	ldr	r3, [pc, #8]	; (8003370 <puts+0xc>)
 8003366:	4601      	mov	r1, r0
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	f7ff bf8d 	b.w	8003288 <_puts_r>
 800336e:	bf00      	nop
 8003370:	2000000c 	.word	0x2000000c

08003374 <_sbrk_r>:
 8003374:	b538      	push	{r3, r4, r5, lr}
 8003376:	2300      	movs	r3, #0
 8003378:	4d05      	ldr	r5, [pc, #20]	; (8003390 <_sbrk_r+0x1c>)
 800337a:	4604      	mov	r4, r0
 800337c:	4608      	mov	r0, r1
 800337e:	602b      	str	r3, [r5, #0]
 8003380:	f7fd fe74 	bl	800106c <_sbrk>
 8003384:	1c43      	adds	r3, r0, #1
 8003386:	d102      	bne.n	800338e <_sbrk_r+0x1a>
 8003388:	682b      	ldr	r3, [r5, #0]
 800338a:	b103      	cbz	r3, 800338e <_sbrk_r+0x1a>
 800338c:	6023      	str	r3, [r4, #0]
 800338e:	bd38      	pop	{r3, r4, r5, pc}
 8003390:	20000128 	.word	0x20000128

08003394 <iscanf>:
 8003394:	b40f      	push	{r0, r1, r2, r3}
 8003396:	4b0a      	ldr	r3, [pc, #40]	; (80033c0 <iscanf+0x2c>)
 8003398:	b513      	push	{r0, r1, r4, lr}
 800339a:	681c      	ldr	r4, [r3, #0]
 800339c:	b124      	cbz	r4, 80033a8 <iscanf+0x14>
 800339e:	69a3      	ldr	r3, [r4, #24]
 80033a0:	b913      	cbnz	r3, 80033a8 <iscanf+0x14>
 80033a2:	4620      	mov	r0, r4
 80033a4:	f7ff fd80 	bl	8002ea8 <__sinit>
 80033a8:	ab05      	add	r3, sp, #20
 80033aa:	4620      	mov	r0, r4
 80033ac:	9a04      	ldr	r2, [sp, #16]
 80033ae:	6861      	ldr	r1, [r4, #4]
 80033b0:	9301      	str	r3, [sp, #4]
 80033b2:	f001 f8e3 	bl	800457c <_vfiscanf_r>
 80033b6:	b002      	add	sp, #8
 80033b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033bc:	b004      	add	sp, #16
 80033be:	4770      	bx	lr
 80033c0:	2000000c 	.word	0x2000000c

080033c4 <setvbuf>:
 80033c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80033c8:	461d      	mov	r5, r3
 80033ca:	4b5d      	ldr	r3, [pc, #372]	; (8003540 <setvbuf+0x17c>)
 80033cc:	4604      	mov	r4, r0
 80033ce:	681f      	ldr	r7, [r3, #0]
 80033d0:	460e      	mov	r6, r1
 80033d2:	4690      	mov	r8, r2
 80033d4:	b127      	cbz	r7, 80033e0 <setvbuf+0x1c>
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	b913      	cbnz	r3, 80033e0 <setvbuf+0x1c>
 80033da:	4638      	mov	r0, r7
 80033dc:	f7ff fd64 	bl	8002ea8 <__sinit>
 80033e0:	4b58      	ldr	r3, [pc, #352]	; (8003544 <setvbuf+0x180>)
 80033e2:	429c      	cmp	r4, r3
 80033e4:	d167      	bne.n	80034b6 <setvbuf+0xf2>
 80033e6:	687c      	ldr	r4, [r7, #4]
 80033e8:	f1b8 0f02 	cmp.w	r8, #2
 80033ec:	d006      	beq.n	80033fc <setvbuf+0x38>
 80033ee:	f1b8 0f01 	cmp.w	r8, #1
 80033f2:	f200 809f 	bhi.w	8003534 <setvbuf+0x170>
 80033f6:	2d00      	cmp	r5, #0
 80033f8:	f2c0 809c 	blt.w	8003534 <setvbuf+0x170>
 80033fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033fe:	07db      	lsls	r3, r3, #31
 8003400:	d405      	bmi.n	800340e <setvbuf+0x4a>
 8003402:	89a3      	ldrh	r3, [r4, #12]
 8003404:	0598      	lsls	r0, r3, #22
 8003406:	d402      	bmi.n	800340e <setvbuf+0x4a>
 8003408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800340a:	f7ff fe3e 	bl	800308a <__retarget_lock_acquire_recursive>
 800340e:	4621      	mov	r1, r4
 8003410:	4638      	mov	r0, r7
 8003412:	f7ff fca3 	bl	8002d5c <_fflush_r>
 8003416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003418:	b141      	cbz	r1, 800342c <setvbuf+0x68>
 800341a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800341e:	4299      	cmp	r1, r3
 8003420:	d002      	beq.n	8003428 <setvbuf+0x64>
 8003422:	4638      	mov	r0, r7
 8003424:	f7ff fe3c 	bl	80030a0 <_free_r>
 8003428:	2300      	movs	r3, #0
 800342a:	6363      	str	r3, [r4, #52]	; 0x34
 800342c:	2300      	movs	r3, #0
 800342e:	61a3      	str	r3, [r4, #24]
 8003430:	6063      	str	r3, [r4, #4]
 8003432:	89a3      	ldrh	r3, [r4, #12]
 8003434:	0619      	lsls	r1, r3, #24
 8003436:	d503      	bpl.n	8003440 <setvbuf+0x7c>
 8003438:	4638      	mov	r0, r7
 800343a:	6921      	ldr	r1, [r4, #16]
 800343c:	f7ff fe30 	bl	80030a0 <_free_r>
 8003440:	89a3      	ldrh	r3, [r4, #12]
 8003442:	f1b8 0f02 	cmp.w	r8, #2
 8003446:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800344a:	f023 0303 	bic.w	r3, r3, #3
 800344e:	81a3      	strh	r3, [r4, #12]
 8003450:	d06c      	beq.n	800352c <setvbuf+0x168>
 8003452:	ab01      	add	r3, sp, #4
 8003454:	466a      	mov	r2, sp
 8003456:	4621      	mov	r1, r4
 8003458:	4638      	mov	r0, r7
 800345a:	f000 fa25 	bl	80038a8 <__swhatbuf_r>
 800345e:	89a3      	ldrh	r3, [r4, #12]
 8003460:	4318      	orrs	r0, r3
 8003462:	81a0      	strh	r0, [r4, #12]
 8003464:	2d00      	cmp	r5, #0
 8003466:	d130      	bne.n	80034ca <setvbuf+0x106>
 8003468:	9d00      	ldr	r5, [sp, #0]
 800346a:	4628      	mov	r0, r5
 800346c:	f000 fa82 	bl	8003974 <malloc>
 8003470:	4606      	mov	r6, r0
 8003472:	2800      	cmp	r0, #0
 8003474:	d155      	bne.n	8003522 <setvbuf+0x15e>
 8003476:	f8dd 9000 	ldr.w	r9, [sp]
 800347a:	45a9      	cmp	r9, r5
 800347c:	d14a      	bne.n	8003514 <setvbuf+0x150>
 800347e:	f04f 35ff 	mov.w	r5, #4294967295
 8003482:	2200      	movs	r2, #0
 8003484:	60a2      	str	r2, [r4, #8]
 8003486:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800348a:	6022      	str	r2, [r4, #0]
 800348c:	6122      	str	r2, [r4, #16]
 800348e:	2201      	movs	r2, #1
 8003490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003494:	6162      	str	r2, [r4, #20]
 8003496:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	07d2      	lsls	r2, r2, #31
 800349e:	81a3      	strh	r3, [r4, #12]
 80034a0:	d405      	bmi.n	80034ae <setvbuf+0xea>
 80034a2:	f413 7f00 	tst.w	r3, #512	; 0x200
 80034a6:	d102      	bne.n	80034ae <setvbuf+0xea>
 80034a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034aa:	f7ff fdef 	bl	800308c <__retarget_lock_release_recursive>
 80034ae:	4628      	mov	r0, r5
 80034b0:	b003      	add	sp, #12
 80034b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034b6:	4b24      	ldr	r3, [pc, #144]	; (8003548 <setvbuf+0x184>)
 80034b8:	429c      	cmp	r4, r3
 80034ba:	d101      	bne.n	80034c0 <setvbuf+0xfc>
 80034bc:	68bc      	ldr	r4, [r7, #8]
 80034be:	e793      	b.n	80033e8 <setvbuf+0x24>
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <setvbuf+0x188>)
 80034c2:	429c      	cmp	r4, r3
 80034c4:	bf08      	it	eq
 80034c6:	68fc      	ldreq	r4, [r7, #12]
 80034c8:	e78e      	b.n	80033e8 <setvbuf+0x24>
 80034ca:	2e00      	cmp	r6, #0
 80034cc:	d0cd      	beq.n	800346a <setvbuf+0xa6>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	b913      	cbnz	r3, 80034d8 <setvbuf+0x114>
 80034d2:	4638      	mov	r0, r7
 80034d4:	f7ff fce8 	bl	8002ea8 <__sinit>
 80034d8:	f1b8 0f01 	cmp.w	r8, #1
 80034dc:	bf08      	it	eq
 80034de:	89a3      	ldrheq	r3, [r4, #12]
 80034e0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80034e4:	bf04      	itt	eq
 80034e6:	f043 0301 	orreq.w	r3, r3, #1
 80034ea:	81a3      	strheq	r3, [r4, #12]
 80034ec:	89a2      	ldrh	r2, [r4, #12]
 80034ee:	6026      	str	r6, [r4, #0]
 80034f0:	f012 0308 	ands.w	r3, r2, #8
 80034f4:	d01c      	beq.n	8003530 <setvbuf+0x16c>
 80034f6:	07d3      	lsls	r3, r2, #31
 80034f8:	bf41      	itttt	mi
 80034fa:	2300      	movmi	r3, #0
 80034fc:	426d      	negmi	r5, r5
 80034fe:	60a3      	strmi	r3, [r4, #8]
 8003500:	61a5      	strmi	r5, [r4, #24]
 8003502:	bf58      	it	pl
 8003504:	60a5      	strpl	r5, [r4, #8]
 8003506:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003508:	f015 0501 	ands.w	r5, r5, #1
 800350c:	d115      	bne.n	800353a <setvbuf+0x176>
 800350e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003512:	e7c8      	b.n	80034a6 <setvbuf+0xe2>
 8003514:	4648      	mov	r0, r9
 8003516:	f000 fa2d 	bl	8003974 <malloc>
 800351a:	4606      	mov	r6, r0
 800351c:	2800      	cmp	r0, #0
 800351e:	d0ae      	beq.n	800347e <setvbuf+0xba>
 8003520:	464d      	mov	r5, r9
 8003522:	89a3      	ldrh	r3, [r4, #12]
 8003524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003528:	81a3      	strh	r3, [r4, #12]
 800352a:	e7d0      	b.n	80034ce <setvbuf+0x10a>
 800352c:	2500      	movs	r5, #0
 800352e:	e7a8      	b.n	8003482 <setvbuf+0xbe>
 8003530:	60a3      	str	r3, [r4, #8]
 8003532:	e7e8      	b.n	8003506 <setvbuf+0x142>
 8003534:	f04f 35ff 	mov.w	r5, #4294967295
 8003538:	e7b9      	b.n	80034ae <setvbuf+0xea>
 800353a:	2500      	movs	r5, #0
 800353c:	e7b7      	b.n	80034ae <setvbuf+0xea>
 800353e:	bf00      	nop
 8003540:	2000000c 	.word	0x2000000c
 8003544:	08005560 	.word	0x08005560
 8003548:	08005580 	.word	0x08005580
 800354c:	08005540 	.word	0x08005540

08003550 <siprintf>:
 8003550:	b40e      	push	{r1, r2, r3}
 8003552:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003556:	b500      	push	{lr}
 8003558:	b09c      	sub	sp, #112	; 0x70
 800355a:	ab1d      	add	r3, sp, #116	; 0x74
 800355c:	9002      	str	r0, [sp, #8]
 800355e:	9006      	str	r0, [sp, #24]
 8003560:	9107      	str	r1, [sp, #28]
 8003562:	9104      	str	r1, [sp, #16]
 8003564:	4808      	ldr	r0, [pc, #32]	; (8003588 <siprintf+0x38>)
 8003566:	4909      	ldr	r1, [pc, #36]	; (800358c <siprintf+0x3c>)
 8003568:	f853 2b04 	ldr.w	r2, [r3], #4
 800356c:	9105      	str	r1, [sp, #20]
 800356e:	6800      	ldr	r0, [r0, #0]
 8003570:	a902      	add	r1, sp, #8
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	f000 fa6e 	bl	8003a54 <_svfiprintf_r>
 8003578:	2200      	movs	r2, #0
 800357a:	9b02      	ldr	r3, [sp, #8]
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	b01c      	add	sp, #112	; 0x70
 8003580:	f85d eb04 	ldr.w	lr, [sp], #4
 8003584:	b003      	add	sp, #12
 8003586:	4770      	bx	lr
 8003588:	2000000c 	.word	0x2000000c
 800358c:	ffff0208 	.word	0xffff0208

08003590 <__sread>:
 8003590:	b510      	push	{r4, lr}
 8003592:	460c      	mov	r4, r1
 8003594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003598:	f001 f96a 	bl	8004870 <_read_r>
 800359c:	2800      	cmp	r0, #0
 800359e:	bfab      	itete	ge
 80035a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035a2:	89a3      	ldrhlt	r3, [r4, #12]
 80035a4:	181b      	addge	r3, r3, r0
 80035a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035aa:	bfac      	ite	ge
 80035ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80035ae:	81a3      	strhlt	r3, [r4, #12]
 80035b0:	bd10      	pop	{r4, pc}

080035b2 <__swrite>:
 80035b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b6:	461f      	mov	r7, r3
 80035b8:	898b      	ldrh	r3, [r1, #12]
 80035ba:	4605      	mov	r5, r0
 80035bc:	05db      	lsls	r3, r3, #23
 80035be:	460c      	mov	r4, r1
 80035c0:	4616      	mov	r6, r2
 80035c2:	d505      	bpl.n	80035d0 <__swrite+0x1e>
 80035c4:	2302      	movs	r3, #2
 80035c6:	2200      	movs	r2, #0
 80035c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035cc:	f000 f95a 	bl	8003884 <_lseek_r>
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	4632      	mov	r2, r6
 80035d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035d8:	81a3      	strh	r3, [r4, #12]
 80035da:	4628      	mov	r0, r5
 80035dc:	463b      	mov	r3, r7
 80035de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035e6:	f000 b87d 	b.w	80036e4 <_write_r>

080035ea <__sseek>:
 80035ea:	b510      	push	{r4, lr}
 80035ec:	460c      	mov	r4, r1
 80035ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f2:	f000 f947 	bl	8003884 <_lseek_r>
 80035f6:	1c43      	adds	r3, r0, #1
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	bf15      	itete	ne
 80035fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80035fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003606:	81a3      	strheq	r3, [r4, #12]
 8003608:	bf18      	it	ne
 800360a:	81a3      	strhne	r3, [r4, #12]
 800360c:	bd10      	pop	{r4, pc}

0800360e <__sclose>:
 800360e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003612:	f000 b8e7 	b.w	80037e4 <_close_r>

08003616 <strncmp>:
 8003616:	4603      	mov	r3, r0
 8003618:	b510      	push	{r4, lr}
 800361a:	b172      	cbz	r2, 800363a <strncmp+0x24>
 800361c:	3901      	subs	r1, #1
 800361e:	1884      	adds	r4, r0, r2
 8003620:	f813 0b01 	ldrb.w	r0, [r3], #1
 8003624:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003628:	4290      	cmp	r0, r2
 800362a:	d101      	bne.n	8003630 <strncmp+0x1a>
 800362c:	42a3      	cmp	r3, r4
 800362e:	d101      	bne.n	8003634 <strncmp+0x1e>
 8003630:	1a80      	subs	r0, r0, r2
 8003632:	bd10      	pop	{r4, pc}
 8003634:	2800      	cmp	r0, #0
 8003636:	d1f3      	bne.n	8003620 <strncmp+0xa>
 8003638:	e7fa      	b.n	8003630 <strncmp+0x1a>
 800363a:	4610      	mov	r0, r2
 800363c:	e7f9      	b.n	8003632 <strncmp+0x1c>
	...

08003640 <__swbuf_r>:
 8003640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003642:	460e      	mov	r6, r1
 8003644:	4614      	mov	r4, r2
 8003646:	4605      	mov	r5, r0
 8003648:	b118      	cbz	r0, 8003652 <__swbuf_r+0x12>
 800364a:	6983      	ldr	r3, [r0, #24]
 800364c:	b90b      	cbnz	r3, 8003652 <__swbuf_r+0x12>
 800364e:	f7ff fc2b 	bl	8002ea8 <__sinit>
 8003652:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <__swbuf_r+0x98>)
 8003654:	429c      	cmp	r4, r3
 8003656:	d12b      	bne.n	80036b0 <__swbuf_r+0x70>
 8003658:	686c      	ldr	r4, [r5, #4]
 800365a:	69a3      	ldr	r3, [r4, #24]
 800365c:	60a3      	str	r3, [r4, #8]
 800365e:	89a3      	ldrh	r3, [r4, #12]
 8003660:	071a      	lsls	r2, r3, #28
 8003662:	d52f      	bpl.n	80036c4 <__swbuf_r+0x84>
 8003664:	6923      	ldr	r3, [r4, #16]
 8003666:	b36b      	cbz	r3, 80036c4 <__swbuf_r+0x84>
 8003668:	6923      	ldr	r3, [r4, #16]
 800366a:	6820      	ldr	r0, [r4, #0]
 800366c:	b2f6      	uxtb	r6, r6
 800366e:	1ac0      	subs	r0, r0, r3
 8003670:	6963      	ldr	r3, [r4, #20]
 8003672:	4637      	mov	r7, r6
 8003674:	4283      	cmp	r3, r0
 8003676:	dc04      	bgt.n	8003682 <__swbuf_r+0x42>
 8003678:	4621      	mov	r1, r4
 800367a:	4628      	mov	r0, r5
 800367c:	f7ff fb6e 	bl	8002d5c <_fflush_r>
 8003680:	bb30      	cbnz	r0, 80036d0 <__swbuf_r+0x90>
 8003682:	68a3      	ldr	r3, [r4, #8]
 8003684:	3001      	adds	r0, #1
 8003686:	3b01      	subs	r3, #1
 8003688:	60a3      	str	r3, [r4, #8]
 800368a:	6823      	ldr	r3, [r4, #0]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	6022      	str	r2, [r4, #0]
 8003690:	701e      	strb	r6, [r3, #0]
 8003692:	6963      	ldr	r3, [r4, #20]
 8003694:	4283      	cmp	r3, r0
 8003696:	d004      	beq.n	80036a2 <__swbuf_r+0x62>
 8003698:	89a3      	ldrh	r3, [r4, #12]
 800369a:	07db      	lsls	r3, r3, #31
 800369c:	d506      	bpl.n	80036ac <__swbuf_r+0x6c>
 800369e:	2e0a      	cmp	r6, #10
 80036a0:	d104      	bne.n	80036ac <__swbuf_r+0x6c>
 80036a2:	4621      	mov	r1, r4
 80036a4:	4628      	mov	r0, r5
 80036a6:	f7ff fb59 	bl	8002d5c <_fflush_r>
 80036aa:	b988      	cbnz	r0, 80036d0 <__swbuf_r+0x90>
 80036ac:	4638      	mov	r0, r7
 80036ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036b0:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <__swbuf_r+0x9c>)
 80036b2:	429c      	cmp	r4, r3
 80036b4:	d101      	bne.n	80036ba <__swbuf_r+0x7a>
 80036b6:	68ac      	ldr	r4, [r5, #8]
 80036b8:	e7cf      	b.n	800365a <__swbuf_r+0x1a>
 80036ba:	4b09      	ldr	r3, [pc, #36]	; (80036e0 <__swbuf_r+0xa0>)
 80036bc:	429c      	cmp	r4, r3
 80036be:	bf08      	it	eq
 80036c0:	68ec      	ldreq	r4, [r5, #12]
 80036c2:	e7ca      	b.n	800365a <__swbuf_r+0x1a>
 80036c4:	4621      	mov	r1, r4
 80036c6:	4628      	mov	r0, r5
 80036c8:	f000 f81e 	bl	8003708 <__swsetup_r>
 80036cc:	2800      	cmp	r0, #0
 80036ce:	d0cb      	beq.n	8003668 <__swbuf_r+0x28>
 80036d0:	f04f 37ff 	mov.w	r7, #4294967295
 80036d4:	e7ea      	b.n	80036ac <__swbuf_r+0x6c>
 80036d6:	bf00      	nop
 80036d8:	08005560 	.word	0x08005560
 80036dc:	08005580 	.word	0x08005580
 80036e0:	08005540 	.word	0x08005540

080036e4 <_write_r>:
 80036e4:	b538      	push	{r3, r4, r5, lr}
 80036e6:	4604      	mov	r4, r0
 80036e8:	4608      	mov	r0, r1
 80036ea:	4611      	mov	r1, r2
 80036ec:	2200      	movs	r2, #0
 80036ee:	4d05      	ldr	r5, [pc, #20]	; (8003704 <_write_r+0x20>)
 80036f0:	602a      	str	r2, [r5, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	f7fd fc6d 	bl	8000fd2 <_write>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_write_r+0x1e>
 80036fc:	682b      	ldr	r3, [r5, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_write_r+0x1e>
 8003700:	6023      	str	r3, [r4, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	20000128 	.word	0x20000128

08003708 <__swsetup_r>:
 8003708:	4b32      	ldr	r3, [pc, #200]	; (80037d4 <__swsetup_r+0xcc>)
 800370a:	b570      	push	{r4, r5, r6, lr}
 800370c:	681d      	ldr	r5, [r3, #0]
 800370e:	4606      	mov	r6, r0
 8003710:	460c      	mov	r4, r1
 8003712:	b125      	cbz	r5, 800371e <__swsetup_r+0x16>
 8003714:	69ab      	ldr	r3, [r5, #24]
 8003716:	b913      	cbnz	r3, 800371e <__swsetup_r+0x16>
 8003718:	4628      	mov	r0, r5
 800371a:	f7ff fbc5 	bl	8002ea8 <__sinit>
 800371e:	4b2e      	ldr	r3, [pc, #184]	; (80037d8 <__swsetup_r+0xd0>)
 8003720:	429c      	cmp	r4, r3
 8003722:	d10f      	bne.n	8003744 <__swsetup_r+0x3c>
 8003724:	686c      	ldr	r4, [r5, #4]
 8003726:	89a3      	ldrh	r3, [r4, #12]
 8003728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800372c:	0719      	lsls	r1, r3, #28
 800372e:	d42c      	bmi.n	800378a <__swsetup_r+0x82>
 8003730:	06dd      	lsls	r5, r3, #27
 8003732:	d411      	bmi.n	8003758 <__swsetup_r+0x50>
 8003734:	2309      	movs	r3, #9
 8003736:	6033      	str	r3, [r6, #0]
 8003738:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800373c:	f04f 30ff 	mov.w	r0, #4294967295
 8003740:	81a3      	strh	r3, [r4, #12]
 8003742:	e03e      	b.n	80037c2 <__swsetup_r+0xba>
 8003744:	4b25      	ldr	r3, [pc, #148]	; (80037dc <__swsetup_r+0xd4>)
 8003746:	429c      	cmp	r4, r3
 8003748:	d101      	bne.n	800374e <__swsetup_r+0x46>
 800374a:	68ac      	ldr	r4, [r5, #8]
 800374c:	e7eb      	b.n	8003726 <__swsetup_r+0x1e>
 800374e:	4b24      	ldr	r3, [pc, #144]	; (80037e0 <__swsetup_r+0xd8>)
 8003750:	429c      	cmp	r4, r3
 8003752:	bf08      	it	eq
 8003754:	68ec      	ldreq	r4, [r5, #12]
 8003756:	e7e6      	b.n	8003726 <__swsetup_r+0x1e>
 8003758:	0758      	lsls	r0, r3, #29
 800375a:	d512      	bpl.n	8003782 <__swsetup_r+0x7a>
 800375c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800375e:	b141      	cbz	r1, 8003772 <__swsetup_r+0x6a>
 8003760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003764:	4299      	cmp	r1, r3
 8003766:	d002      	beq.n	800376e <__swsetup_r+0x66>
 8003768:	4630      	mov	r0, r6
 800376a:	f7ff fc99 	bl	80030a0 <_free_r>
 800376e:	2300      	movs	r3, #0
 8003770:	6363      	str	r3, [r4, #52]	; 0x34
 8003772:	89a3      	ldrh	r3, [r4, #12]
 8003774:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003778:	81a3      	strh	r3, [r4, #12]
 800377a:	2300      	movs	r3, #0
 800377c:	6063      	str	r3, [r4, #4]
 800377e:	6923      	ldr	r3, [r4, #16]
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	89a3      	ldrh	r3, [r4, #12]
 8003784:	f043 0308 	orr.w	r3, r3, #8
 8003788:	81a3      	strh	r3, [r4, #12]
 800378a:	6923      	ldr	r3, [r4, #16]
 800378c:	b94b      	cbnz	r3, 80037a2 <__swsetup_r+0x9a>
 800378e:	89a3      	ldrh	r3, [r4, #12]
 8003790:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003798:	d003      	beq.n	80037a2 <__swsetup_r+0x9a>
 800379a:	4621      	mov	r1, r4
 800379c:	4630      	mov	r0, r6
 800379e:	f000 f8a9 	bl	80038f4 <__smakebuf_r>
 80037a2:	89a0      	ldrh	r0, [r4, #12]
 80037a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80037a8:	f010 0301 	ands.w	r3, r0, #1
 80037ac:	d00a      	beq.n	80037c4 <__swsetup_r+0xbc>
 80037ae:	2300      	movs	r3, #0
 80037b0:	60a3      	str	r3, [r4, #8]
 80037b2:	6963      	ldr	r3, [r4, #20]
 80037b4:	425b      	negs	r3, r3
 80037b6:	61a3      	str	r3, [r4, #24]
 80037b8:	6923      	ldr	r3, [r4, #16]
 80037ba:	b943      	cbnz	r3, 80037ce <__swsetup_r+0xc6>
 80037bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80037c0:	d1ba      	bne.n	8003738 <__swsetup_r+0x30>
 80037c2:	bd70      	pop	{r4, r5, r6, pc}
 80037c4:	0781      	lsls	r1, r0, #30
 80037c6:	bf58      	it	pl
 80037c8:	6963      	ldrpl	r3, [r4, #20]
 80037ca:	60a3      	str	r3, [r4, #8]
 80037cc:	e7f4      	b.n	80037b8 <__swsetup_r+0xb0>
 80037ce:	2000      	movs	r0, #0
 80037d0:	e7f7      	b.n	80037c2 <__swsetup_r+0xba>
 80037d2:	bf00      	nop
 80037d4:	2000000c 	.word	0x2000000c
 80037d8:	08005560 	.word	0x08005560
 80037dc:	08005580 	.word	0x08005580
 80037e0:	08005540 	.word	0x08005540

080037e4 <_close_r>:
 80037e4:	b538      	push	{r3, r4, r5, lr}
 80037e6:	2300      	movs	r3, #0
 80037e8:	4d05      	ldr	r5, [pc, #20]	; (8003800 <_close_r+0x1c>)
 80037ea:	4604      	mov	r4, r0
 80037ec:	4608      	mov	r0, r1
 80037ee:	602b      	str	r3, [r5, #0]
 80037f0:	f7fd fc0b 	bl	800100a <_close>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d102      	bne.n	80037fe <_close_r+0x1a>
 80037f8:	682b      	ldr	r3, [r5, #0]
 80037fa:	b103      	cbz	r3, 80037fe <_close_r+0x1a>
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	bd38      	pop	{r3, r4, r5, pc}
 8003800:	20000128 	.word	0x20000128

08003804 <_getc_r>:
 8003804:	b538      	push	{r3, r4, r5, lr}
 8003806:	460c      	mov	r4, r1
 8003808:	4605      	mov	r5, r0
 800380a:	b118      	cbz	r0, 8003814 <_getc_r+0x10>
 800380c:	6983      	ldr	r3, [r0, #24]
 800380e:	b90b      	cbnz	r3, 8003814 <_getc_r+0x10>
 8003810:	f7ff fb4a 	bl	8002ea8 <__sinit>
 8003814:	4b18      	ldr	r3, [pc, #96]	; (8003878 <_getc_r+0x74>)
 8003816:	429c      	cmp	r4, r3
 8003818:	d11e      	bne.n	8003858 <_getc_r+0x54>
 800381a:	686c      	ldr	r4, [r5, #4]
 800381c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800381e:	07d8      	lsls	r0, r3, #31
 8003820:	d405      	bmi.n	800382e <_getc_r+0x2a>
 8003822:	89a3      	ldrh	r3, [r4, #12]
 8003824:	0599      	lsls	r1, r3, #22
 8003826:	d402      	bmi.n	800382e <_getc_r+0x2a>
 8003828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800382a:	f7ff fc2e 	bl	800308a <__retarget_lock_acquire_recursive>
 800382e:	6863      	ldr	r3, [r4, #4]
 8003830:	3b01      	subs	r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	6063      	str	r3, [r4, #4]
 8003836:	da19      	bge.n	800386c <_getc_r+0x68>
 8003838:	4628      	mov	r0, r5
 800383a:	4621      	mov	r1, r4
 800383c:	f001 f8c0 	bl	80049c0 <__srget_r>
 8003840:	4605      	mov	r5, r0
 8003842:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003844:	07da      	lsls	r2, r3, #31
 8003846:	d405      	bmi.n	8003854 <_getc_r+0x50>
 8003848:	89a3      	ldrh	r3, [r4, #12]
 800384a:	059b      	lsls	r3, r3, #22
 800384c:	d402      	bmi.n	8003854 <_getc_r+0x50>
 800384e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003850:	f7ff fc1c 	bl	800308c <__retarget_lock_release_recursive>
 8003854:	4628      	mov	r0, r5
 8003856:	bd38      	pop	{r3, r4, r5, pc}
 8003858:	4b08      	ldr	r3, [pc, #32]	; (800387c <_getc_r+0x78>)
 800385a:	429c      	cmp	r4, r3
 800385c:	d101      	bne.n	8003862 <_getc_r+0x5e>
 800385e:	68ac      	ldr	r4, [r5, #8]
 8003860:	e7dc      	b.n	800381c <_getc_r+0x18>
 8003862:	4b07      	ldr	r3, [pc, #28]	; (8003880 <_getc_r+0x7c>)
 8003864:	429c      	cmp	r4, r3
 8003866:	bf08      	it	eq
 8003868:	68ec      	ldreq	r4, [r5, #12]
 800386a:	e7d7      	b.n	800381c <_getc_r+0x18>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	6022      	str	r2, [r4, #0]
 8003872:	781d      	ldrb	r5, [r3, #0]
 8003874:	e7e5      	b.n	8003842 <_getc_r+0x3e>
 8003876:	bf00      	nop
 8003878:	08005560 	.word	0x08005560
 800387c:	08005580 	.word	0x08005580
 8003880:	08005540 	.word	0x08005540

08003884 <_lseek_r>:
 8003884:	b538      	push	{r3, r4, r5, lr}
 8003886:	4604      	mov	r4, r0
 8003888:	4608      	mov	r0, r1
 800388a:	4611      	mov	r1, r2
 800388c:	2200      	movs	r2, #0
 800388e:	4d05      	ldr	r5, [pc, #20]	; (80038a4 <_lseek_r+0x20>)
 8003890:	602a      	str	r2, [r5, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	f7fd fbdd 	bl	8001052 <_lseek>
 8003898:	1c43      	adds	r3, r0, #1
 800389a:	d102      	bne.n	80038a2 <_lseek_r+0x1e>
 800389c:	682b      	ldr	r3, [r5, #0]
 800389e:	b103      	cbz	r3, 80038a2 <_lseek_r+0x1e>
 80038a0:	6023      	str	r3, [r4, #0]
 80038a2:	bd38      	pop	{r3, r4, r5, pc}
 80038a4:	20000128 	.word	0x20000128

080038a8 <__swhatbuf_r>:
 80038a8:	b570      	push	{r4, r5, r6, lr}
 80038aa:	460e      	mov	r6, r1
 80038ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038b0:	4614      	mov	r4, r2
 80038b2:	2900      	cmp	r1, #0
 80038b4:	461d      	mov	r5, r3
 80038b6:	b096      	sub	sp, #88	; 0x58
 80038b8:	da08      	bge.n	80038cc <__swhatbuf_r+0x24>
 80038ba:	2200      	movs	r2, #0
 80038bc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80038c0:	602a      	str	r2, [r5, #0]
 80038c2:	061a      	lsls	r2, r3, #24
 80038c4:	d410      	bmi.n	80038e8 <__swhatbuf_r+0x40>
 80038c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038ca:	e00e      	b.n	80038ea <__swhatbuf_r+0x42>
 80038cc:	466a      	mov	r2, sp
 80038ce:	f001 fa9d 	bl	8004e0c <_fstat_r>
 80038d2:	2800      	cmp	r0, #0
 80038d4:	dbf1      	blt.n	80038ba <__swhatbuf_r+0x12>
 80038d6:	9a01      	ldr	r2, [sp, #4]
 80038d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80038dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80038e0:	425a      	negs	r2, r3
 80038e2:	415a      	adcs	r2, r3
 80038e4:	602a      	str	r2, [r5, #0]
 80038e6:	e7ee      	b.n	80038c6 <__swhatbuf_r+0x1e>
 80038e8:	2340      	movs	r3, #64	; 0x40
 80038ea:	2000      	movs	r0, #0
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	b016      	add	sp, #88	; 0x58
 80038f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080038f4 <__smakebuf_r>:
 80038f4:	898b      	ldrh	r3, [r1, #12]
 80038f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038f8:	079d      	lsls	r5, r3, #30
 80038fa:	4606      	mov	r6, r0
 80038fc:	460c      	mov	r4, r1
 80038fe:	d507      	bpl.n	8003910 <__smakebuf_r+0x1c>
 8003900:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003904:	6023      	str	r3, [r4, #0]
 8003906:	6123      	str	r3, [r4, #16]
 8003908:	2301      	movs	r3, #1
 800390a:	6163      	str	r3, [r4, #20]
 800390c:	b002      	add	sp, #8
 800390e:	bd70      	pop	{r4, r5, r6, pc}
 8003910:	466a      	mov	r2, sp
 8003912:	ab01      	add	r3, sp, #4
 8003914:	f7ff ffc8 	bl	80038a8 <__swhatbuf_r>
 8003918:	9900      	ldr	r1, [sp, #0]
 800391a:	4605      	mov	r5, r0
 800391c:	4630      	mov	r0, r6
 800391e:	f7ff fc27 	bl	8003170 <_malloc_r>
 8003922:	b948      	cbnz	r0, 8003938 <__smakebuf_r+0x44>
 8003924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003928:	059a      	lsls	r2, r3, #22
 800392a:	d4ef      	bmi.n	800390c <__smakebuf_r+0x18>
 800392c:	f023 0303 	bic.w	r3, r3, #3
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	81a3      	strh	r3, [r4, #12]
 8003936:	e7e3      	b.n	8003900 <__smakebuf_r+0xc>
 8003938:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <__smakebuf_r+0x7c>)
 800393a:	62b3      	str	r3, [r6, #40]	; 0x28
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	6020      	str	r0, [r4, #0]
 8003940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003944:	81a3      	strh	r3, [r4, #12]
 8003946:	9b00      	ldr	r3, [sp, #0]
 8003948:	6120      	str	r0, [r4, #16]
 800394a:	6163      	str	r3, [r4, #20]
 800394c:	9b01      	ldr	r3, [sp, #4]
 800394e:	b15b      	cbz	r3, 8003968 <__smakebuf_r+0x74>
 8003950:	4630      	mov	r0, r6
 8003952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003956:	f001 fa6b 	bl	8004e30 <_isatty_r>
 800395a:	b128      	cbz	r0, 8003968 <__smakebuf_r+0x74>
 800395c:	89a3      	ldrh	r3, [r4, #12]
 800395e:	f023 0303 	bic.w	r3, r3, #3
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	81a3      	strh	r3, [r4, #12]
 8003968:	89a0      	ldrh	r0, [r4, #12]
 800396a:	4305      	orrs	r5, r0
 800396c:	81a5      	strh	r5, [r4, #12]
 800396e:	e7cd      	b.n	800390c <__smakebuf_r+0x18>
 8003970:	08002e41 	.word	0x08002e41

08003974 <malloc>:
 8003974:	4b02      	ldr	r3, [pc, #8]	; (8003980 <malloc+0xc>)
 8003976:	4601      	mov	r1, r0
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	f7ff bbf9 	b.w	8003170 <_malloc_r>
 800397e:	bf00      	nop
 8003980:	2000000c 	.word	0x2000000c

08003984 <__malloc_lock>:
 8003984:	4801      	ldr	r0, [pc, #4]	; (800398c <__malloc_lock+0x8>)
 8003986:	f7ff bb80 	b.w	800308a <__retarget_lock_acquire_recursive>
 800398a:	bf00      	nop
 800398c:	2000011c 	.word	0x2000011c

08003990 <__malloc_unlock>:
 8003990:	4801      	ldr	r0, [pc, #4]	; (8003998 <__malloc_unlock+0x8>)
 8003992:	f7ff bb7b 	b.w	800308c <__retarget_lock_release_recursive>
 8003996:	bf00      	nop
 8003998:	2000011c 	.word	0x2000011c

0800399c <__ssputs_r>:
 800399c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039a0:	688e      	ldr	r6, [r1, #8]
 80039a2:	4682      	mov	sl, r0
 80039a4:	429e      	cmp	r6, r3
 80039a6:	460c      	mov	r4, r1
 80039a8:	4690      	mov	r8, r2
 80039aa:	461f      	mov	r7, r3
 80039ac:	d838      	bhi.n	8003a20 <__ssputs_r+0x84>
 80039ae:	898a      	ldrh	r2, [r1, #12]
 80039b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80039b4:	d032      	beq.n	8003a1c <__ssputs_r+0x80>
 80039b6:	6825      	ldr	r5, [r4, #0]
 80039b8:	6909      	ldr	r1, [r1, #16]
 80039ba:	3301      	adds	r3, #1
 80039bc:	eba5 0901 	sub.w	r9, r5, r1
 80039c0:	6965      	ldr	r5, [r4, #20]
 80039c2:	444b      	add	r3, r9
 80039c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039cc:	106d      	asrs	r5, r5, #1
 80039ce:	429d      	cmp	r5, r3
 80039d0:	bf38      	it	cc
 80039d2:	461d      	movcc	r5, r3
 80039d4:	0553      	lsls	r3, r2, #21
 80039d6:	d531      	bpl.n	8003a3c <__ssputs_r+0xa0>
 80039d8:	4629      	mov	r1, r5
 80039da:	f7ff fbc9 	bl	8003170 <_malloc_r>
 80039de:	4606      	mov	r6, r0
 80039e0:	b950      	cbnz	r0, 80039f8 <__ssputs_r+0x5c>
 80039e2:	230c      	movs	r3, #12
 80039e4:	f04f 30ff 	mov.w	r0, #4294967295
 80039e8:	f8ca 3000 	str.w	r3, [sl]
 80039ec:	89a3      	ldrh	r3, [r4, #12]
 80039ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039f2:	81a3      	strh	r3, [r4, #12]
 80039f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039f8:	464a      	mov	r2, r9
 80039fa:	6921      	ldr	r1, [r4, #16]
 80039fc:	f001 fa36 	bl	8004e6c <memcpy>
 8003a00:	89a3      	ldrh	r3, [r4, #12]
 8003a02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a0a:	81a3      	strh	r3, [r4, #12]
 8003a0c:	6126      	str	r6, [r4, #16]
 8003a0e:	444e      	add	r6, r9
 8003a10:	6026      	str	r6, [r4, #0]
 8003a12:	463e      	mov	r6, r7
 8003a14:	6165      	str	r5, [r4, #20]
 8003a16:	eba5 0509 	sub.w	r5, r5, r9
 8003a1a:	60a5      	str	r5, [r4, #8]
 8003a1c:	42be      	cmp	r6, r7
 8003a1e:	d900      	bls.n	8003a22 <__ssputs_r+0x86>
 8003a20:	463e      	mov	r6, r7
 8003a22:	4632      	mov	r2, r6
 8003a24:	4641      	mov	r1, r8
 8003a26:	6820      	ldr	r0, [r4, #0]
 8003a28:	f001 fa2e 	bl	8004e88 <memmove>
 8003a2c:	68a3      	ldr	r3, [r4, #8]
 8003a2e:	2000      	movs	r0, #0
 8003a30:	1b9b      	subs	r3, r3, r6
 8003a32:	60a3      	str	r3, [r4, #8]
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	4433      	add	r3, r6
 8003a38:	6023      	str	r3, [r4, #0]
 8003a3a:	e7db      	b.n	80039f4 <__ssputs_r+0x58>
 8003a3c:	462a      	mov	r2, r5
 8003a3e:	f001 fa3d 	bl	8004ebc <_realloc_r>
 8003a42:	4606      	mov	r6, r0
 8003a44:	2800      	cmp	r0, #0
 8003a46:	d1e1      	bne.n	8003a0c <__ssputs_r+0x70>
 8003a48:	4650      	mov	r0, sl
 8003a4a:	6921      	ldr	r1, [r4, #16]
 8003a4c:	f7ff fb28 	bl	80030a0 <_free_r>
 8003a50:	e7c7      	b.n	80039e2 <__ssputs_r+0x46>
	...

08003a54 <_svfiprintf_r>:
 8003a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a58:	4698      	mov	r8, r3
 8003a5a:	898b      	ldrh	r3, [r1, #12]
 8003a5c:	4607      	mov	r7, r0
 8003a5e:	061b      	lsls	r3, r3, #24
 8003a60:	460d      	mov	r5, r1
 8003a62:	4614      	mov	r4, r2
 8003a64:	b09d      	sub	sp, #116	; 0x74
 8003a66:	d50e      	bpl.n	8003a86 <_svfiprintf_r+0x32>
 8003a68:	690b      	ldr	r3, [r1, #16]
 8003a6a:	b963      	cbnz	r3, 8003a86 <_svfiprintf_r+0x32>
 8003a6c:	2140      	movs	r1, #64	; 0x40
 8003a6e:	f7ff fb7f 	bl	8003170 <_malloc_r>
 8003a72:	6028      	str	r0, [r5, #0]
 8003a74:	6128      	str	r0, [r5, #16]
 8003a76:	b920      	cbnz	r0, 8003a82 <_svfiprintf_r+0x2e>
 8003a78:	230c      	movs	r3, #12
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a80:	e0d1      	b.n	8003c26 <_svfiprintf_r+0x1d2>
 8003a82:	2340      	movs	r3, #64	; 0x40
 8003a84:	616b      	str	r3, [r5, #20]
 8003a86:	2300      	movs	r3, #0
 8003a88:	9309      	str	r3, [sp, #36]	; 0x24
 8003a8a:	2320      	movs	r3, #32
 8003a8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a90:	2330      	movs	r3, #48	; 0x30
 8003a92:	f04f 0901 	mov.w	r9, #1
 8003a96:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a9a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003c40 <_svfiprintf_r+0x1ec>
 8003a9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003aa2:	4623      	mov	r3, r4
 8003aa4:	469a      	mov	sl, r3
 8003aa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003aaa:	b10a      	cbz	r2, 8003ab0 <_svfiprintf_r+0x5c>
 8003aac:	2a25      	cmp	r2, #37	; 0x25
 8003aae:	d1f9      	bne.n	8003aa4 <_svfiprintf_r+0x50>
 8003ab0:	ebba 0b04 	subs.w	fp, sl, r4
 8003ab4:	d00b      	beq.n	8003ace <_svfiprintf_r+0x7a>
 8003ab6:	465b      	mov	r3, fp
 8003ab8:	4622      	mov	r2, r4
 8003aba:	4629      	mov	r1, r5
 8003abc:	4638      	mov	r0, r7
 8003abe:	f7ff ff6d 	bl	800399c <__ssputs_r>
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	f000 80aa 	beq.w	8003c1c <_svfiprintf_r+0x1c8>
 8003ac8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003aca:	445a      	add	r2, fp
 8003acc:	9209      	str	r2, [sp, #36]	; 0x24
 8003ace:	f89a 3000 	ldrb.w	r3, [sl]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 80a2 	beq.w	8003c1c <_svfiprintf_r+0x1c8>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f04f 32ff 	mov.w	r2, #4294967295
 8003ade:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ae2:	f10a 0a01 	add.w	sl, sl, #1
 8003ae6:	9304      	str	r3, [sp, #16]
 8003ae8:	9307      	str	r3, [sp, #28]
 8003aea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003aee:	931a      	str	r3, [sp, #104]	; 0x68
 8003af0:	4654      	mov	r4, sl
 8003af2:	2205      	movs	r2, #5
 8003af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af8:	4851      	ldr	r0, [pc, #324]	; (8003c40 <_svfiprintf_r+0x1ec>)
 8003afa:	f001 f9a9 	bl	8004e50 <memchr>
 8003afe:	9a04      	ldr	r2, [sp, #16]
 8003b00:	b9d8      	cbnz	r0, 8003b3a <_svfiprintf_r+0xe6>
 8003b02:	06d0      	lsls	r0, r2, #27
 8003b04:	bf44      	itt	mi
 8003b06:	2320      	movmi	r3, #32
 8003b08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b0c:	0711      	lsls	r1, r2, #28
 8003b0e:	bf44      	itt	mi
 8003b10:	232b      	movmi	r3, #43	; 0x2b
 8003b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b16:	f89a 3000 	ldrb.w	r3, [sl]
 8003b1a:	2b2a      	cmp	r3, #42	; 0x2a
 8003b1c:	d015      	beq.n	8003b4a <_svfiprintf_r+0xf6>
 8003b1e:	4654      	mov	r4, sl
 8003b20:	2000      	movs	r0, #0
 8003b22:	f04f 0c0a 	mov.w	ip, #10
 8003b26:	9a07      	ldr	r2, [sp, #28]
 8003b28:	4621      	mov	r1, r4
 8003b2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b2e:	3b30      	subs	r3, #48	; 0x30
 8003b30:	2b09      	cmp	r3, #9
 8003b32:	d94e      	bls.n	8003bd2 <_svfiprintf_r+0x17e>
 8003b34:	b1b0      	cbz	r0, 8003b64 <_svfiprintf_r+0x110>
 8003b36:	9207      	str	r2, [sp, #28]
 8003b38:	e014      	b.n	8003b64 <_svfiprintf_r+0x110>
 8003b3a:	eba0 0308 	sub.w	r3, r0, r8
 8003b3e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b42:	4313      	orrs	r3, r2
 8003b44:	46a2      	mov	sl, r4
 8003b46:	9304      	str	r3, [sp, #16]
 8003b48:	e7d2      	b.n	8003af0 <_svfiprintf_r+0x9c>
 8003b4a:	9b03      	ldr	r3, [sp, #12]
 8003b4c:	1d19      	adds	r1, r3, #4
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	9103      	str	r1, [sp, #12]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	bfbb      	ittet	lt
 8003b56:	425b      	neglt	r3, r3
 8003b58:	f042 0202 	orrlt.w	r2, r2, #2
 8003b5c:	9307      	strge	r3, [sp, #28]
 8003b5e:	9307      	strlt	r3, [sp, #28]
 8003b60:	bfb8      	it	lt
 8003b62:	9204      	strlt	r2, [sp, #16]
 8003b64:	7823      	ldrb	r3, [r4, #0]
 8003b66:	2b2e      	cmp	r3, #46	; 0x2e
 8003b68:	d10c      	bne.n	8003b84 <_svfiprintf_r+0x130>
 8003b6a:	7863      	ldrb	r3, [r4, #1]
 8003b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b6e:	d135      	bne.n	8003bdc <_svfiprintf_r+0x188>
 8003b70:	9b03      	ldr	r3, [sp, #12]
 8003b72:	3402      	adds	r4, #2
 8003b74:	1d1a      	adds	r2, r3, #4
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	9203      	str	r2, [sp, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	bfb8      	it	lt
 8003b7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b82:	9305      	str	r3, [sp, #20]
 8003b84:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003c44 <_svfiprintf_r+0x1f0>
 8003b88:	2203      	movs	r2, #3
 8003b8a:	4650      	mov	r0, sl
 8003b8c:	7821      	ldrb	r1, [r4, #0]
 8003b8e:	f001 f95f 	bl	8004e50 <memchr>
 8003b92:	b140      	cbz	r0, 8003ba6 <_svfiprintf_r+0x152>
 8003b94:	2340      	movs	r3, #64	; 0x40
 8003b96:	eba0 000a 	sub.w	r0, r0, sl
 8003b9a:	fa03 f000 	lsl.w	r0, r3, r0
 8003b9e:	9b04      	ldr	r3, [sp, #16]
 8003ba0:	3401      	adds	r4, #1
 8003ba2:	4303      	orrs	r3, r0
 8003ba4:	9304      	str	r3, [sp, #16]
 8003ba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003baa:	2206      	movs	r2, #6
 8003bac:	4826      	ldr	r0, [pc, #152]	; (8003c48 <_svfiprintf_r+0x1f4>)
 8003bae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003bb2:	f001 f94d 	bl	8004e50 <memchr>
 8003bb6:	2800      	cmp	r0, #0
 8003bb8:	d038      	beq.n	8003c2c <_svfiprintf_r+0x1d8>
 8003bba:	4b24      	ldr	r3, [pc, #144]	; (8003c4c <_svfiprintf_r+0x1f8>)
 8003bbc:	bb1b      	cbnz	r3, 8003c06 <_svfiprintf_r+0x1b2>
 8003bbe:	9b03      	ldr	r3, [sp, #12]
 8003bc0:	3307      	adds	r3, #7
 8003bc2:	f023 0307 	bic.w	r3, r3, #7
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	9303      	str	r3, [sp, #12]
 8003bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bcc:	4433      	add	r3, r6
 8003bce:	9309      	str	r3, [sp, #36]	; 0x24
 8003bd0:	e767      	b.n	8003aa2 <_svfiprintf_r+0x4e>
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003bda:	e7a5      	b.n	8003b28 <_svfiprintf_r+0xd4>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f04f 0c0a 	mov.w	ip, #10
 8003be2:	4619      	mov	r1, r3
 8003be4:	3401      	adds	r4, #1
 8003be6:	9305      	str	r3, [sp, #20]
 8003be8:	4620      	mov	r0, r4
 8003bea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003bee:	3a30      	subs	r2, #48	; 0x30
 8003bf0:	2a09      	cmp	r2, #9
 8003bf2:	d903      	bls.n	8003bfc <_svfiprintf_r+0x1a8>
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0c5      	beq.n	8003b84 <_svfiprintf_r+0x130>
 8003bf8:	9105      	str	r1, [sp, #20]
 8003bfa:	e7c3      	b.n	8003b84 <_svfiprintf_r+0x130>
 8003bfc:	4604      	mov	r4, r0
 8003bfe:	2301      	movs	r3, #1
 8003c00:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c04:	e7f0      	b.n	8003be8 <_svfiprintf_r+0x194>
 8003c06:	ab03      	add	r3, sp, #12
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	462a      	mov	r2, r5
 8003c0c:	4638      	mov	r0, r7
 8003c0e:	4b10      	ldr	r3, [pc, #64]	; (8003c50 <_svfiprintf_r+0x1fc>)
 8003c10:	a904      	add	r1, sp, #16
 8003c12:	f3af 8000 	nop.w
 8003c16:	1c42      	adds	r2, r0, #1
 8003c18:	4606      	mov	r6, r0
 8003c1a:	d1d6      	bne.n	8003bca <_svfiprintf_r+0x176>
 8003c1c:	89ab      	ldrh	r3, [r5, #12]
 8003c1e:	065b      	lsls	r3, r3, #25
 8003c20:	f53f af2c 	bmi.w	8003a7c <_svfiprintf_r+0x28>
 8003c24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c26:	b01d      	add	sp, #116	; 0x74
 8003c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c2c:	ab03      	add	r3, sp, #12
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	462a      	mov	r2, r5
 8003c32:	4638      	mov	r0, r7
 8003c34:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <_svfiprintf_r+0x1fc>)
 8003c36:	a904      	add	r1, sp, #16
 8003c38:	f000 f9d4 	bl	8003fe4 <_printf_i>
 8003c3c:	e7eb      	b.n	8003c16 <_svfiprintf_r+0x1c2>
 8003c3e:	bf00      	nop
 8003c40:	080055a4 	.word	0x080055a4
 8003c44:	080055aa 	.word	0x080055aa
 8003c48:	080055ae 	.word	0x080055ae
 8003c4c:	00000000 	.word	0x00000000
 8003c50:	0800399d 	.word	0x0800399d

08003c54 <__sfputc_r>:
 8003c54:	6893      	ldr	r3, [r2, #8]
 8003c56:	b410      	push	{r4}
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	6093      	str	r3, [r2, #8]
 8003c5e:	da07      	bge.n	8003c70 <__sfputc_r+0x1c>
 8003c60:	6994      	ldr	r4, [r2, #24]
 8003c62:	42a3      	cmp	r3, r4
 8003c64:	db01      	blt.n	8003c6a <__sfputc_r+0x16>
 8003c66:	290a      	cmp	r1, #10
 8003c68:	d102      	bne.n	8003c70 <__sfputc_r+0x1c>
 8003c6a:	bc10      	pop	{r4}
 8003c6c:	f7ff bce8 	b.w	8003640 <__swbuf_r>
 8003c70:	6813      	ldr	r3, [r2, #0]
 8003c72:	1c58      	adds	r0, r3, #1
 8003c74:	6010      	str	r0, [r2, #0]
 8003c76:	7019      	strb	r1, [r3, #0]
 8003c78:	4608      	mov	r0, r1
 8003c7a:	bc10      	pop	{r4}
 8003c7c:	4770      	bx	lr

08003c7e <__sfputs_r>:
 8003c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c80:	4606      	mov	r6, r0
 8003c82:	460f      	mov	r7, r1
 8003c84:	4614      	mov	r4, r2
 8003c86:	18d5      	adds	r5, r2, r3
 8003c88:	42ac      	cmp	r4, r5
 8003c8a:	d101      	bne.n	8003c90 <__sfputs_r+0x12>
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	e007      	b.n	8003ca0 <__sfputs_r+0x22>
 8003c90:	463a      	mov	r2, r7
 8003c92:	4630      	mov	r0, r6
 8003c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c98:	f7ff ffdc 	bl	8003c54 <__sfputc_r>
 8003c9c:	1c43      	adds	r3, r0, #1
 8003c9e:	d1f3      	bne.n	8003c88 <__sfputs_r+0xa>
 8003ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ca4 <_vfiprintf_r>:
 8003ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca8:	460d      	mov	r5, r1
 8003caa:	4614      	mov	r4, r2
 8003cac:	4698      	mov	r8, r3
 8003cae:	4606      	mov	r6, r0
 8003cb0:	b09d      	sub	sp, #116	; 0x74
 8003cb2:	b118      	cbz	r0, 8003cbc <_vfiprintf_r+0x18>
 8003cb4:	6983      	ldr	r3, [r0, #24]
 8003cb6:	b90b      	cbnz	r3, 8003cbc <_vfiprintf_r+0x18>
 8003cb8:	f7ff f8f6 	bl	8002ea8 <__sinit>
 8003cbc:	4b89      	ldr	r3, [pc, #548]	; (8003ee4 <_vfiprintf_r+0x240>)
 8003cbe:	429d      	cmp	r5, r3
 8003cc0:	d11b      	bne.n	8003cfa <_vfiprintf_r+0x56>
 8003cc2:	6875      	ldr	r5, [r6, #4]
 8003cc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003cc6:	07d9      	lsls	r1, r3, #31
 8003cc8:	d405      	bmi.n	8003cd6 <_vfiprintf_r+0x32>
 8003cca:	89ab      	ldrh	r3, [r5, #12]
 8003ccc:	059a      	lsls	r2, r3, #22
 8003cce:	d402      	bmi.n	8003cd6 <_vfiprintf_r+0x32>
 8003cd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cd2:	f7ff f9da 	bl	800308a <__retarget_lock_acquire_recursive>
 8003cd6:	89ab      	ldrh	r3, [r5, #12]
 8003cd8:	071b      	lsls	r3, r3, #28
 8003cda:	d501      	bpl.n	8003ce0 <_vfiprintf_r+0x3c>
 8003cdc:	692b      	ldr	r3, [r5, #16]
 8003cde:	b9eb      	cbnz	r3, 8003d1c <_vfiprintf_r+0x78>
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	f7ff fd10 	bl	8003708 <__swsetup_r>
 8003ce8:	b1c0      	cbz	r0, 8003d1c <_vfiprintf_r+0x78>
 8003cea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003cec:	07dc      	lsls	r4, r3, #31
 8003cee:	d50e      	bpl.n	8003d0e <_vfiprintf_r+0x6a>
 8003cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf4:	b01d      	add	sp, #116	; 0x74
 8003cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cfa:	4b7b      	ldr	r3, [pc, #492]	; (8003ee8 <_vfiprintf_r+0x244>)
 8003cfc:	429d      	cmp	r5, r3
 8003cfe:	d101      	bne.n	8003d04 <_vfiprintf_r+0x60>
 8003d00:	68b5      	ldr	r5, [r6, #8]
 8003d02:	e7df      	b.n	8003cc4 <_vfiprintf_r+0x20>
 8003d04:	4b79      	ldr	r3, [pc, #484]	; (8003eec <_vfiprintf_r+0x248>)
 8003d06:	429d      	cmp	r5, r3
 8003d08:	bf08      	it	eq
 8003d0a:	68f5      	ldreq	r5, [r6, #12]
 8003d0c:	e7da      	b.n	8003cc4 <_vfiprintf_r+0x20>
 8003d0e:	89ab      	ldrh	r3, [r5, #12]
 8003d10:	0598      	lsls	r0, r3, #22
 8003d12:	d4ed      	bmi.n	8003cf0 <_vfiprintf_r+0x4c>
 8003d14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d16:	f7ff f9b9 	bl	800308c <__retarget_lock_release_recursive>
 8003d1a:	e7e9      	b.n	8003cf0 <_vfiprintf_r+0x4c>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d20:	2320      	movs	r3, #32
 8003d22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d26:	2330      	movs	r3, #48	; 0x30
 8003d28:	f04f 0901 	mov.w	r9, #1
 8003d2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003ef0 <_vfiprintf_r+0x24c>
 8003d34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d38:	4623      	mov	r3, r4
 8003d3a:	469a      	mov	sl, r3
 8003d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d40:	b10a      	cbz	r2, 8003d46 <_vfiprintf_r+0xa2>
 8003d42:	2a25      	cmp	r2, #37	; 0x25
 8003d44:	d1f9      	bne.n	8003d3a <_vfiprintf_r+0x96>
 8003d46:	ebba 0b04 	subs.w	fp, sl, r4
 8003d4a:	d00b      	beq.n	8003d64 <_vfiprintf_r+0xc0>
 8003d4c:	465b      	mov	r3, fp
 8003d4e:	4622      	mov	r2, r4
 8003d50:	4629      	mov	r1, r5
 8003d52:	4630      	mov	r0, r6
 8003d54:	f7ff ff93 	bl	8003c7e <__sfputs_r>
 8003d58:	3001      	adds	r0, #1
 8003d5a:	f000 80aa 	beq.w	8003eb2 <_vfiprintf_r+0x20e>
 8003d5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d60:	445a      	add	r2, fp
 8003d62:	9209      	str	r2, [sp, #36]	; 0x24
 8003d64:	f89a 3000 	ldrb.w	r3, [sl]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80a2 	beq.w	8003eb2 <_vfiprintf_r+0x20e>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f04f 32ff 	mov.w	r2, #4294967295
 8003d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d78:	f10a 0a01 	add.w	sl, sl, #1
 8003d7c:	9304      	str	r3, [sp, #16]
 8003d7e:	9307      	str	r3, [sp, #28]
 8003d80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d84:	931a      	str	r3, [sp, #104]	; 0x68
 8003d86:	4654      	mov	r4, sl
 8003d88:	2205      	movs	r2, #5
 8003d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d8e:	4858      	ldr	r0, [pc, #352]	; (8003ef0 <_vfiprintf_r+0x24c>)
 8003d90:	f001 f85e 	bl	8004e50 <memchr>
 8003d94:	9a04      	ldr	r2, [sp, #16]
 8003d96:	b9d8      	cbnz	r0, 8003dd0 <_vfiprintf_r+0x12c>
 8003d98:	06d1      	lsls	r1, r2, #27
 8003d9a:	bf44      	itt	mi
 8003d9c:	2320      	movmi	r3, #32
 8003d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003da2:	0713      	lsls	r3, r2, #28
 8003da4:	bf44      	itt	mi
 8003da6:	232b      	movmi	r3, #43	; 0x2b
 8003da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dac:	f89a 3000 	ldrb.w	r3, [sl]
 8003db0:	2b2a      	cmp	r3, #42	; 0x2a
 8003db2:	d015      	beq.n	8003de0 <_vfiprintf_r+0x13c>
 8003db4:	4654      	mov	r4, sl
 8003db6:	2000      	movs	r0, #0
 8003db8:	f04f 0c0a 	mov.w	ip, #10
 8003dbc:	9a07      	ldr	r2, [sp, #28]
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003dc4:	3b30      	subs	r3, #48	; 0x30
 8003dc6:	2b09      	cmp	r3, #9
 8003dc8:	d94e      	bls.n	8003e68 <_vfiprintf_r+0x1c4>
 8003dca:	b1b0      	cbz	r0, 8003dfa <_vfiprintf_r+0x156>
 8003dcc:	9207      	str	r2, [sp, #28]
 8003dce:	e014      	b.n	8003dfa <_vfiprintf_r+0x156>
 8003dd0:	eba0 0308 	sub.w	r3, r0, r8
 8003dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	46a2      	mov	sl, r4
 8003ddc:	9304      	str	r3, [sp, #16]
 8003dde:	e7d2      	b.n	8003d86 <_vfiprintf_r+0xe2>
 8003de0:	9b03      	ldr	r3, [sp, #12]
 8003de2:	1d19      	adds	r1, r3, #4
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	9103      	str	r1, [sp, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bfbb      	ittet	lt
 8003dec:	425b      	neglt	r3, r3
 8003dee:	f042 0202 	orrlt.w	r2, r2, #2
 8003df2:	9307      	strge	r3, [sp, #28]
 8003df4:	9307      	strlt	r3, [sp, #28]
 8003df6:	bfb8      	it	lt
 8003df8:	9204      	strlt	r2, [sp, #16]
 8003dfa:	7823      	ldrb	r3, [r4, #0]
 8003dfc:	2b2e      	cmp	r3, #46	; 0x2e
 8003dfe:	d10c      	bne.n	8003e1a <_vfiprintf_r+0x176>
 8003e00:	7863      	ldrb	r3, [r4, #1]
 8003e02:	2b2a      	cmp	r3, #42	; 0x2a
 8003e04:	d135      	bne.n	8003e72 <_vfiprintf_r+0x1ce>
 8003e06:	9b03      	ldr	r3, [sp, #12]
 8003e08:	3402      	adds	r4, #2
 8003e0a:	1d1a      	adds	r2, r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	9203      	str	r2, [sp, #12]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	bfb8      	it	lt
 8003e14:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e18:	9305      	str	r3, [sp, #20]
 8003e1a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003ef4 <_vfiprintf_r+0x250>
 8003e1e:	2203      	movs	r2, #3
 8003e20:	4650      	mov	r0, sl
 8003e22:	7821      	ldrb	r1, [r4, #0]
 8003e24:	f001 f814 	bl	8004e50 <memchr>
 8003e28:	b140      	cbz	r0, 8003e3c <_vfiprintf_r+0x198>
 8003e2a:	2340      	movs	r3, #64	; 0x40
 8003e2c:	eba0 000a 	sub.w	r0, r0, sl
 8003e30:	fa03 f000 	lsl.w	r0, r3, r0
 8003e34:	9b04      	ldr	r3, [sp, #16]
 8003e36:	3401      	adds	r4, #1
 8003e38:	4303      	orrs	r3, r0
 8003e3a:	9304      	str	r3, [sp, #16]
 8003e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e40:	2206      	movs	r2, #6
 8003e42:	482d      	ldr	r0, [pc, #180]	; (8003ef8 <_vfiprintf_r+0x254>)
 8003e44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e48:	f001 f802 	bl	8004e50 <memchr>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d03f      	beq.n	8003ed0 <_vfiprintf_r+0x22c>
 8003e50:	4b2a      	ldr	r3, [pc, #168]	; (8003efc <_vfiprintf_r+0x258>)
 8003e52:	bb1b      	cbnz	r3, 8003e9c <_vfiprintf_r+0x1f8>
 8003e54:	9b03      	ldr	r3, [sp, #12]
 8003e56:	3307      	adds	r3, #7
 8003e58:	f023 0307 	bic.w	r3, r3, #7
 8003e5c:	3308      	adds	r3, #8
 8003e5e:	9303      	str	r3, [sp, #12]
 8003e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e62:	443b      	add	r3, r7
 8003e64:	9309      	str	r3, [sp, #36]	; 0x24
 8003e66:	e767      	b.n	8003d38 <_vfiprintf_r+0x94>
 8003e68:	460c      	mov	r4, r1
 8003e6a:	2001      	movs	r0, #1
 8003e6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e70:	e7a5      	b.n	8003dbe <_vfiprintf_r+0x11a>
 8003e72:	2300      	movs	r3, #0
 8003e74:	f04f 0c0a 	mov.w	ip, #10
 8003e78:	4619      	mov	r1, r3
 8003e7a:	3401      	adds	r4, #1
 8003e7c:	9305      	str	r3, [sp, #20]
 8003e7e:	4620      	mov	r0, r4
 8003e80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e84:	3a30      	subs	r2, #48	; 0x30
 8003e86:	2a09      	cmp	r2, #9
 8003e88:	d903      	bls.n	8003e92 <_vfiprintf_r+0x1ee>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0c5      	beq.n	8003e1a <_vfiprintf_r+0x176>
 8003e8e:	9105      	str	r1, [sp, #20]
 8003e90:	e7c3      	b.n	8003e1a <_vfiprintf_r+0x176>
 8003e92:	4604      	mov	r4, r0
 8003e94:	2301      	movs	r3, #1
 8003e96:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e9a:	e7f0      	b.n	8003e7e <_vfiprintf_r+0x1da>
 8003e9c:	ab03      	add	r3, sp, #12
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	462a      	mov	r2, r5
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <_vfiprintf_r+0x25c>)
 8003ea6:	a904      	add	r1, sp, #16
 8003ea8:	f3af 8000 	nop.w
 8003eac:	4607      	mov	r7, r0
 8003eae:	1c78      	adds	r0, r7, #1
 8003eb0:	d1d6      	bne.n	8003e60 <_vfiprintf_r+0x1bc>
 8003eb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003eb4:	07d9      	lsls	r1, r3, #31
 8003eb6:	d405      	bmi.n	8003ec4 <_vfiprintf_r+0x220>
 8003eb8:	89ab      	ldrh	r3, [r5, #12]
 8003eba:	059a      	lsls	r2, r3, #22
 8003ebc:	d402      	bmi.n	8003ec4 <_vfiprintf_r+0x220>
 8003ebe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ec0:	f7ff f8e4 	bl	800308c <__retarget_lock_release_recursive>
 8003ec4:	89ab      	ldrh	r3, [r5, #12]
 8003ec6:	065b      	lsls	r3, r3, #25
 8003ec8:	f53f af12 	bmi.w	8003cf0 <_vfiprintf_r+0x4c>
 8003ecc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ece:	e711      	b.n	8003cf4 <_vfiprintf_r+0x50>
 8003ed0:	ab03      	add	r3, sp, #12
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	462a      	mov	r2, r5
 8003ed6:	4630      	mov	r0, r6
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <_vfiprintf_r+0x25c>)
 8003eda:	a904      	add	r1, sp, #16
 8003edc:	f000 f882 	bl	8003fe4 <_printf_i>
 8003ee0:	e7e4      	b.n	8003eac <_vfiprintf_r+0x208>
 8003ee2:	bf00      	nop
 8003ee4:	08005560 	.word	0x08005560
 8003ee8:	08005580 	.word	0x08005580
 8003eec:	08005540 	.word	0x08005540
 8003ef0:	080055a4 	.word	0x080055a4
 8003ef4:	080055aa 	.word	0x080055aa
 8003ef8:	080055ae 	.word	0x080055ae
 8003efc:	00000000 	.word	0x00000000
 8003f00:	08003c7f 	.word	0x08003c7f

08003f04 <_printf_common>:
 8003f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f08:	4616      	mov	r6, r2
 8003f0a:	4699      	mov	r9, r3
 8003f0c:	688a      	ldr	r2, [r1, #8]
 8003f0e:	690b      	ldr	r3, [r1, #16]
 8003f10:	4607      	mov	r7, r0
 8003f12:	4293      	cmp	r3, r2
 8003f14:	bfb8      	it	lt
 8003f16:	4613      	movlt	r3, r2
 8003f18:	6033      	str	r3, [r6, #0]
 8003f1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f1e:	460c      	mov	r4, r1
 8003f20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f24:	b10a      	cbz	r2, 8003f2a <_printf_common+0x26>
 8003f26:	3301      	adds	r3, #1
 8003f28:	6033      	str	r3, [r6, #0]
 8003f2a:	6823      	ldr	r3, [r4, #0]
 8003f2c:	0699      	lsls	r1, r3, #26
 8003f2e:	bf42      	ittt	mi
 8003f30:	6833      	ldrmi	r3, [r6, #0]
 8003f32:	3302      	addmi	r3, #2
 8003f34:	6033      	strmi	r3, [r6, #0]
 8003f36:	6825      	ldr	r5, [r4, #0]
 8003f38:	f015 0506 	ands.w	r5, r5, #6
 8003f3c:	d106      	bne.n	8003f4c <_printf_common+0x48>
 8003f3e:	f104 0a19 	add.w	sl, r4, #25
 8003f42:	68e3      	ldr	r3, [r4, #12]
 8003f44:	6832      	ldr	r2, [r6, #0]
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	42ab      	cmp	r3, r5
 8003f4a:	dc28      	bgt.n	8003f9e <_printf_common+0x9a>
 8003f4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f50:	1e13      	subs	r3, r2, #0
 8003f52:	6822      	ldr	r2, [r4, #0]
 8003f54:	bf18      	it	ne
 8003f56:	2301      	movne	r3, #1
 8003f58:	0692      	lsls	r2, r2, #26
 8003f5a:	d42d      	bmi.n	8003fb8 <_printf_common+0xb4>
 8003f5c:	4649      	mov	r1, r9
 8003f5e:	4638      	mov	r0, r7
 8003f60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f64:	47c0      	blx	r8
 8003f66:	3001      	adds	r0, #1
 8003f68:	d020      	beq.n	8003fac <_printf_common+0xa8>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	68e5      	ldr	r5, [r4, #12]
 8003f6e:	f003 0306 	and.w	r3, r3, #6
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	bf18      	it	ne
 8003f76:	2500      	movne	r5, #0
 8003f78:	6832      	ldr	r2, [r6, #0]
 8003f7a:	f04f 0600 	mov.w	r6, #0
 8003f7e:	68a3      	ldr	r3, [r4, #8]
 8003f80:	bf08      	it	eq
 8003f82:	1aad      	subeq	r5, r5, r2
 8003f84:	6922      	ldr	r2, [r4, #16]
 8003f86:	bf08      	it	eq
 8003f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	bfc4      	itt	gt
 8003f90:	1a9b      	subgt	r3, r3, r2
 8003f92:	18ed      	addgt	r5, r5, r3
 8003f94:	341a      	adds	r4, #26
 8003f96:	42b5      	cmp	r5, r6
 8003f98:	d11a      	bne.n	8003fd0 <_printf_common+0xcc>
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	e008      	b.n	8003fb0 <_printf_common+0xac>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	4652      	mov	r2, sl
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	4638      	mov	r0, r7
 8003fa6:	47c0      	blx	r8
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d103      	bne.n	8003fb4 <_printf_common+0xb0>
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb4:	3501      	adds	r5, #1
 8003fb6:	e7c4      	b.n	8003f42 <_printf_common+0x3e>
 8003fb8:	2030      	movs	r0, #48	; 0x30
 8003fba:	18e1      	adds	r1, r4, r3
 8003fbc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003fc0:	1c5a      	adds	r2, r3, #1
 8003fc2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fc6:	4422      	add	r2, r4
 8003fc8:	3302      	adds	r3, #2
 8003fca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fce:	e7c5      	b.n	8003f5c <_printf_common+0x58>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	4649      	mov	r1, r9
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	47c0      	blx	r8
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d0e6      	beq.n	8003fac <_printf_common+0xa8>
 8003fde:	3601      	adds	r6, #1
 8003fe0:	e7d9      	b.n	8003f96 <_printf_common+0x92>
	...

08003fe4 <_printf_i>:
 8003fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe8:	7e0f      	ldrb	r7, [r1, #24]
 8003fea:	4691      	mov	r9, r2
 8003fec:	2f78      	cmp	r7, #120	; 0x78
 8003fee:	4680      	mov	r8, r0
 8003ff0:	460c      	mov	r4, r1
 8003ff2:	469a      	mov	sl, r3
 8003ff4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ff6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003ffa:	d807      	bhi.n	800400c <_printf_i+0x28>
 8003ffc:	2f62      	cmp	r7, #98	; 0x62
 8003ffe:	d80a      	bhi.n	8004016 <_printf_i+0x32>
 8004000:	2f00      	cmp	r7, #0
 8004002:	f000 80d9 	beq.w	80041b8 <_printf_i+0x1d4>
 8004006:	2f58      	cmp	r7, #88	; 0x58
 8004008:	f000 80a4 	beq.w	8004154 <_printf_i+0x170>
 800400c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004010:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004014:	e03a      	b.n	800408c <_printf_i+0xa8>
 8004016:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800401a:	2b15      	cmp	r3, #21
 800401c:	d8f6      	bhi.n	800400c <_printf_i+0x28>
 800401e:	a101      	add	r1, pc, #4	; (adr r1, 8004024 <_printf_i+0x40>)
 8004020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004024:	0800407d 	.word	0x0800407d
 8004028:	08004091 	.word	0x08004091
 800402c:	0800400d 	.word	0x0800400d
 8004030:	0800400d 	.word	0x0800400d
 8004034:	0800400d 	.word	0x0800400d
 8004038:	0800400d 	.word	0x0800400d
 800403c:	08004091 	.word	0x08004091
 8004040:	0800400d 	.word	0x0800400d
 8004044:	0800400d 	.word	0x0800400d
 8004048:	0800400d 	.word	0x0800400d
 800404c:	0800400d 	.word	0x0800400d
 8004050:	0800419f 	.word	0x0800419f
 8004054:	080040c1 	.word	0x080040c1
 8004058:	08004181 	.word	0x08004181
 800405c:	0800400d 	.word	0x0800400d
 8004060:	0800400d 	.word	0x0800400d
 8004064:	080041c1 	.word	0x080041c1
 8004068:	0800400d 	.word	0x0800400d
 800406c:	080040c1 	.word	0x080040c1
 8004070:	0800400d 	.word	0x0800400d
 8004074:	0800400d 	.word	0x0800400d
 8004078:	08004189 	.word	0x08004189
 800407c:	682b      	ldr	r3, [r5, #0]
 800407e:	1d1a      	adds	r2, r3, #4
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	602a      	str	r2, [r5, #0]
 8004084:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004088:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800408c:	2301      	movs	r3, #1
 800408e:	e0a4      	b.n	80041da <_printf_i+0x1f6>
 8004090:	6820      	ldr	r0, [r4, #0]
 8004092:	6829      	ldr	r1, [r5, #0]
 8004094:	0606      	lsls	r6, r0, #24
 8004096:	f101 0304 	add.w	r3, r1, #4
 800409a:	d50a      	bpl.n	80040b2 <_printf_i+0xce>
 800409c:	680e      	ldr	r6, [r1, #0]
 800409e:	602b      	str	r3, [r5, #0]
 80040a0:	2e00      	cmp	r6, #0
 80040a2:	da03      	bge.n	80040ac <_printf_i+0xc8>
 80040a4:	232d      	movs	r3, #45	; 0x2d
 80040a6:	4276      	negs	r6, r6
 80040a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ac:	230a      	movs	r3, #10
 80040ae:	485e      	ldr	r0, [pc, #376]	; (8004228 <_printf_i+0x244>)
 80040b0:	e019      	b.n	80040e6 <_printf_i+0x102>
 80040b2:	680e      	ldr	r6, [r1, #0]
 80040b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040b8:	602b      	str	r3, [r5, #0]
 80040ba:	bf18      	it	ne
 80040bc:	b236      	sxthne	r6, r6
 80040be:	e7ef      	b.n	80040a0 <_printf_i+0xbc>
 80040c0:	682b      	ldr	r3, [r5, #0]
 80040c2:	6820      	ldr	r0, [r4, #0]
 80040c4:	1d19      	adds	r1, r3, #4
 80040c6:	6029      	str	r1, [r5, #0]
 80040c8:	0601      	lsls	r1, r0, #24
 80040ca:	d501      	bpl.n	80040d0 <_printf_i+0xec>
 80040cc:	681e      	ldr	r6, [r3, #0]
 80040ce:	e002      	b.n	80040d6 <_printf_i+0xf2>
 80040d0:	0646      	lsls	r6, r0, #25
 80040d2:	d5fb      	bpl.n	80040cc <_printf_i+0xe8>
 80040d4:	881e      	ldrh	r6, [r3, #0]
 80040d6:	2f6f      	cmp	r7, #111	; 0x6f
 80040d8:	bf0c      	ite	eq
 80040da:	2308      	moveq	r3, #8
 80040dc:	230a      	movne	r3, #10
 80040de:	4852      	ldr	r0, [pc, #328]	; (8004228 <_printf_i+0x244>)
 80040e0:	2100      	movs	r1, #0
 80040e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040e6:	6865      	ldr	r5, [r4, #4]
 80040e8:	2d00      	cmp	r5, #0
 80040ea:	bfa8      	it	ge
 80040ec:	6821      	ldrge	r1, [r4, #0]
 80040ee:	60a5      	str	r5, [r4, #8]
 80040f0:	bfa4      	itt	ge
 80040f2:	f021 0104 	bicge.w	r1, r1, #4
 80040f6:	6021      	strge	r1, [r4, #0]
 80040f8:	b90e      	cbnz	r6, 80040fe <_printf_i+0x11a>
 80040fa:	2d00      	cmp	r5, #0
 80040fc:	d04d      	beq.n	800419a <_printf_i+0x1b6>
 80040fe:	4615      	mov	r5, r2
 8004100:	fbb6 f1f3 	udiv	r1, r6, r3
 8004104:	fb03 6711 	mls	r7, r3, r1, r6
 8004108:	5dc7      	ldrb	r7, [r0, r7]
 800410a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800410e:	4637      	mov	r7, r6
 8004110:	42bb      	cmp	r3, r7
 8004112:	460e      	mov	r6, r1
 8004114:	d9f4      	bls.n	8004100 <_printf_i+0x11c>
 8004116:	2b08      	cmp	r3, #8
 8004118:	d10b      	bne.n	8004132 <_printf_i+0x14e>
 800411a:	6823      	ldr	r3, [r4, #0]
 800411c:	07de      	lsls	r6, r3, #31
 800411e:	d508      	bpl.n	8004132 <_printf_i+0x14e>
 8004120:	6923      	ldr	r3, [r4, #16]
 8004122:	6861      	ldr	r1, [r4, #4]
 8004124:	4299      	cmp	r1, r3
 8004126:	bfde      	ittt	le
 8004128:	2330      	movle	r3, #48	; 0x30
 800412a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800412e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004132:	1b52      	subs	r2, r2, r5
 8004134:	6122      	str	r2, [r4, #16]
 8004136:	464b      	mov	r3, r9
 8004138:	4621      	mov	r1, r4
 800413a:	4640      	mov	r0, r8
 800413c:	f8cd a000 	str.w	sl, [sp]
 8004140:	aa03      	add	r2, sp, #12
 8004142:	f7ff fedf 	bl	8003f04 <_printf_common>
 8004146:	3001      	adds	r0, #1
 8004148:	d14c      	bne.n	80041e4 <_printf_i+0x200>
 800414a:	f04f 30ff 	mov.w	r0, #4294967295
 800414e:	b004      	add	sp, #16
 8004150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004154:	4834      	ldr	r0, [pc, #208]	; (8004228 <_printf_i+0x244>)
 8004156:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800415a:	6829      	ldr	r1, [r5, #0]
 800415c:	6823      	ldr	r3, [r4, #0]
 800415e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004162:	6029      	str	r1, [r5, #0]
 8004164:	061d      	lsls	r5, r3, #24
 8004166:	d514      	bpl.n	8004192 <_printf_i+0x1ae>
 8004168:	07df      	lsls	r7, r3, #31
 800416a:	bf44      	itt	mi
 800416c:	f043 0320 	orrmi.w	r3, r3, #32
 8004170:	6023      	strmi	r3, [r4, #0]
 8004172:	b91e      	cbnz	r6, 800417c <_printf_i+0x198>
 8004174:	6823      	ldr	r3, [r4, #0]
 8004176:	f023 0320 	bic.w	r3, r3, #32
 800417a:	6023      	str	r3, [r4, #0]
 800417c:	2310      	movs	r3, #16
 800417e:	e7af      	b.n	80040e0 <_printf_i+0xfc>
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	f043 0320 	orr.w	r3, r3, #32
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	2378      	movs	r3, #120	; 0x78
 800418a:	4828      	ldr	r0, [pc, #160]	; (800422c <_printf_i+0x248>)
 800418c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004190:	e7e3      	b.n	800415a <_printf_i+0x176>
 8004192:	0659      	lsls	r1, r3, #25
 8004194:	bf48      	it	mi
 8004196:	b2b6      	uxthmi	r6, r6
 8004198:	e7e6      	b.n	8004168 <_printf_i+0x184>
 800419a:	4615      	mov	r5, r2
 800419c:	e7bb      	b.n	8004116 <_printf_i+0x132>
 800419e:	682b      	ldr	r3, [r5, #0]
 80041a0:	6826      	ldr	r6, [r4, #0]
 80041a2:	1d18      	adds	r0, r3, #4
 80041a4:	6961      	ldr	r1, [r4, #20]
 80041a6:	6028      	str	r0, [r5, #0]
 80041a8:	0635      	lsls	r5, r6, #24
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	d501      	bpl.n	80041b2 <_printf_i+0x1ce>
 80041ae:	6019      	str	r1, [r3, #0]
 80041b0:	e002      	b.n	80041b8 <_printf_i+0x1d4>
 80041b2:	0670      	lsls	r0, r6, #25
 80041b4:	d5fb      	bpl.n	80041ae <_printf_i+0x1ca>
 80041b6:	8019      	strh	r1, [r3, #0]
 80041b8:	2300      	movs	r3, #0
 80041ba:	4615      	mov	r5, r2
 80041bc:	6123      	str	r3, [r4, #16]
 80041be:	e7ba      	b.n	8004136 <_printf_i+0x152>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	2100      	movs	r1, #0
 80041c4:	1d1a      	adds	r2, r3, #4
 80041c6:	602a      	str	r2, [r5, #0]
 80041c8:	681d      	ldr	r5, [r3, #0]
 80041ca:	6862      	ldr	r2, [r4, #4]
 80041cc:	4628      	mov	r0, r5
 80041ce:	f000 fe3f 	bl	8004e50 <memchr>
 80041d2:	b108      	cbz	r0, 80041d8 <_printf_i+0x1f4>
 80041d4:	1b40      	subs	r0, r0, r5
 80041d6:	6060      	str	r0, [r4, #4]
 80041d8:	6863      	ldr	r3, [r4, #4]
 80041da:	6123      	str	r3, [r4, #16]
 80041dc:	2300      	movs	r3, #0
 80041de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041e2:	e7a8      	b.n	8004136 <_printf_i+0x152>
 80041e4:	462a      	mov	r2, r5
 80041e6:	4649      	mov	r1, r9
 80041e8:	4640      	mov	r0, r8
 80041ea:	6923      	ldr	r3, [r4, #16]
 80041ec:	47d0      	blx	sl
 80041ee:	3001      	adds	r0, #1
 80041f0:	d0ab      	beq.n	800414a <_printf_i+0x166>
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	079b      	lsls	r3, r3, #30
 80041f6:	d413      	bmi.n	8004220 <_printf_i+0x23c>
 80041f8:	68e0      	ldr	r0, [r4, #12]
 80041fa:	9b03      	ldr	r3, [sp, #12]
 80041fc:	4298      	cmp	r0, r3
 80041fe:	bfb8      	it	lt
 8004200:	4618      	movlt	r0, r3
 8004202:	e7a4      	b.n	800414e <_printf_i+0x16a>
 8004204:	2301      	movs	r3, #1
 8004206:	4632      	mov	r2, r6
 8004208:	4649      	mov	r1, r9
 800420a:	4640      	mov	r0, r8
 800420c:	47d0      	blx	sl
 800420e:	3001      	adds	r0, #1
 8004210:	d09b      	beq.n	800414a <_printf_i+0x166>
 8004212:	3501      	adds	r5, #1
 8004214:	68e3      	ldr	r3, [r4, #12]
 8004216:	9903      	ldr	r1, [sp, #12]
 8004218:	1a5b      	subs	r3, r3, r1
 800421a:	42ab      	cmp	r3, r5
 800421c:	dcf2      	bgt.n	8004204 <_printf_i+0x220>
 800421e:	e7eb      	b.n	80041f8 <_printf_i+0x214>
 8004220:	2500      	movs	r5, #0
 8004222:	f104 0619 	add.w	r6, r4, #25
 8004226:	e7f5      	b.n	8004214 <_printf_i+0x230>
 8004228:	080055b5 	.word	0x080055b5
 800422c:	080055c6 	.word	0x080055c6

08004230 <__svfiscanf_r>:
 8004230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004234:	461d      	mov	r5, r3
 8004236:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8004238:	4606      	mov	r6, r0
 800423a:	07df      	lsls	r7, r3, #31
 800423c:	460c      	mov	r4, r1
 800423e:	4692      	mov	sl, r2
 8004240:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8004244:	d405      	bmi.n	8004252 <__svfiscanf_r+0x22>
 8004246:	898b      	ldrh	r3, [r1, #12]
 8004248:	0598      	lsls	r0, r3, #22
 800424a:	d402      	bmi.n	8004252 <__svfiscanf_r+0x22>
 800424c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800424e:	f7fe ff1c 	bl	800308a <__retarget_lock_acquire_recursive>
 8004252:	2300      	movs	r3, #0
 8004254:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8004258:	4ba6      	ldr	r3, [pc, #664]	; (80044f4 <__svfiscanf_r+0x2c4>)
 800425a:	f10d 0804 	add.w	r8, sp, #4
 800425e:	93a0      	str	r3, [sp, #640]	; 0x280
 8004260:	4ba5      	ldr	r3, [pc, #660]	; (80044f8 <__svfiscanf_r+0x2c8>)
 8004262:	4fa6      	ldr	r7, [pc, #664]	; (80044fc <__svfiscanf_r+0x2cc>)
 8004264:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8004500 <__svfiscanf_r+0x2d0>
 8004268:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800426c:	93a1      	str	r3, [sp, #644]	; 0x284
 800426e:	9500      	str	r5, [sp, #0]
 8004270:	f89a 3000 	ldrb.w	r3, [sl]
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8173 	beq.w	8004560 <__svfiscanf_r+0x330>
 800427a:	5dd9      	ldrb	r1, [r3, r7]
 800427c:	f10a 0501 	add.w	r5, sl, #1
 8004280:	f011 0108 	ands.w	r1, r1, #8
 8004284:	d019      	beq.n	80042ba <__svfiscanf_r+0x8a>
 8004286:	6863      	ldr	r3, [r4, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	dd0f      	ble.n	80042ac <__svfiscanf_r+0x7c>
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	781a      	ldrb	r2, [r3, #0]
 8004290:	5cba      	ldrb	r2, [r7, r2]
 8004292:	0711      	lsls	r1, r2, #28
 8004294:	d401      	bmi.n	800429a <__svfiscanf_r+0x6a>
 8004296:	46aa      	mov	sl, r5
 8004298:	e7ea      	b.n	8004270 <__svfiscanf_r+0x40>
 800429a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800429c:	3301      	adds	r3, #1
 800429e:	3201      	adds	r2, #1
 80042a0:	9245      	str	r2, [sp, #276]	; 0x114
 80042a2:	6862      	ldr	r2, [r4, #4]
 80042a4:	6023      	str	r3, [r4, #0]
 80042a6:	3a01      	subs	r2, #1
 80042a8:	6062      	str	r2, [r4, #4]
 80042aa:	e7ec      	b.n	8004286 <__svfiscanf_r+0x56>
 80042ac:	4621      	mov	r1, r4
 80042ae:	4630      	mov	r0, r6
 80042b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80042b2:	4798      	blx	r3
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d0e9      	beq.n	800428c <__svfiscanf_r+0x5c>
 80042b8:	e7ed      	b.n	8004296 <__svfiscanf_r+0x66>
 80042ba:	2b25      	cmp	r3, #37	; 0x25
 80042bc:	d012      	beq.n	80042e4 <__svfiscanf_r+0xb4>
 80042be:	469a      	mov	sl, r3
 80042c0:	6863      	ldr	r3, [r4, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f340 8095 	ble.w	80043f2 <__svfiscanf_r+0x1c2>
 80042c8:	6822      	ldr	r2, [r4, #0]
 80042ca:	7813      	ldrb	r3, [r2, #0]
 80042cc:	4553      	cmp	r3, sl
 80042ce:	f040 8147 	bne.w	8004560 <__svfiscanf_r+0x330>
 80042d2:	6863      	ldr	r3, [r4, #4]
 80042d4:	3201      	adds	r2, #1
 80042d6:	3b01      	subs	r3, #1
 80042d8:	6063      	str	r3, [r4, #4]
 80042da:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80042dc:	6022      	str	r2, [r4, #0]
 80042de:	3301      	adds	r3, #1
 80042e0:	9345      	str	r3, [sp, #276]	; 0x114
 80042e2:	e7d8      	b.n	8004296 <__svfiscanf_r+0x66>
 80042e4:	9141      	str	r1, [sp, #260]	; 0x104
 80042e6:	9143      	str	r1, [sp, #268]	; 0x10c
 80042e8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80042ec:	220a      	movs	r2, #10
 80042ee:	2b2a      	cmp	r3, #42	; 0x2a
 80042f0:	bf02      	ittt	eq
 80042f2:	2310      	moveq	r3, #16
 80042f4:	f10a 0502 	addeq.w	r5, sl, #2
 80042f8:	9341      	streq	r3, [sp, #260]	; 0x104
 80042fa:	46aa      	mov	sl, r5
 80042fc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8004300:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8004304:	2b09      	cmp	r3, #9
 8004306:	d91e      	bls.n	8004346 <__svfiscanf_r+0x116>
 8004308:	2203      	movs	r2, #3
 800430a:	487d      	ldr	r0, [pc, #500]	; (8004500 <__svfiscanf_r+0x2d0>)
 800430c:	f000 fda0 	bl	8004e50 <memchr>
 8004310:	b140      	cbz	r0, 8004324 <__svfiscanf_r+0xf4>
 8004312:	2301      	movs	r3, #1
 8004314:	4655      	mov	r5, sl
 8004316:	eba0 0009 	sub.w	r0, r0, r9
 800431a:	fa03 f000 	lsl.w	r0, r3, r0
 800431e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004320:	4318      	orrs	r0, r3
 8004322:	9041      	str	r0, [sp, #260]	; 0x104
 8004324:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004328:	2b78      	cmp	r3, #120	; 0x78
 800432a:	d807      	bhi.n	800433c <__svfiscanf_r+0x10c>
 800432c:	2b57      	cmp	r3, #87	; 0x57
 800432e:	d811      	bhi.n	8004354 <__svfiscanf_r+0x124>
 8004330:	2b25      	cmp	r3, #37	; 0x25
 8004332:	d0c4      	beq.n	80042be <__svfiscanf_r+0x8e>
 8004334:	d858      	bhi.n	80043e8 <__svfiscanf_r+0x1b8>
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 80c8 	beq.w	80044cc <__svfiscanf_r+0x29c>
 800433c:	2303      	movs	r3, #3
 800433e:	9347      	str	r3, [sp, #284]	; 0x11c
 8004340:	230a      	movs	r3, #10
 8004342:	9342      	str	r3, [sp, #264]	; 0x108
 8004344:	e07c      	b.n	8004440 <__svfiscanf_r+0x210>
 8004346:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004348:	4655      	mov	r5, sl
 800434a:	fb02 1103 	mla	r1, r2, r3, r1
 800434e:	3930      	subs	r1, #48	; 0x30
 8004350:	9143      	str	r1, [sp, #268]	; 0x10c
 8004352:	e7d2      	b.n	80042fa <__svfiscanf_r+0xca>
 8004354:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8004358:	2a20      	cmp	r2, #32
 800435a:	d8ef      	bhi.n	800433c <__svfiscanf_r+0x10c>
 800435c:	a101      	add	r1, pc, #4	; (adr r1, 8004364 <__svfiscanf_r+0x134>)
 800435e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004362:	bf00      	nop
 8004364:	0800442b 	.word	0x0800442b
 8004368:	0800433d 	.word	0x0800433d
 800436c:	0800433d 	.word	0x0800433d
 8004370:	08004489 	.word	0x08004489
 8004374:	0800433d 	.word	0x0800433d
 8004378:	0800433d 	.word	0x0800433d
 800437c:	0800433d 	.word	0x0800433d
 8004380:	0800433d 	.word	0x0800433d
 8004384:	0800433d 	.word	0x0800433d
 8004388:	0800433d 	.word	0x0800433d
 800438c:	0800433d 	.word	0x0800433d
 8004390:	0800449f 	.word	0x0800449f
 8004394:	08004475 	.word	0x08004475
 8004398:	080043ef 	.word	0x080043ef
 800439c:	080043ef 	.word	0x080043ef
 80043a0:	080043ef 	.word	0x080043ef
 80043a4:	0800433d 	.word	0x0800433d
 80043a8:	08004479 	.word	0x08004479
 80043ac:	0800433d 	.word	0x0800433d
 80043b0:	0800433d 	.word	0x0800433d
 80043b4:	0800433d 	.word	0x0800433d
 80043b8:	0800433d 	.word	0x0800433d
 80043bc:	080044af 	.word	0x080044af
 80043c0:	08004481 	.word	0x08004481
 80043c4:	08004423 	.word	0x08004423
 80043c8:	0800433d 	.word	0x0800433d
 80043cc:	0800433d 	.word	0x0800433d
 80043d0:	080044ab 	.word	0x080044ab
 80043d4:	0800433d 	.word	0x0800433d
 80043d8:	08004475 	.word	0x08004475
 80043dc:	0800433d 	.word	0x0800433d
 80043e0:	0800433d 	.word	0x0800433d
 80043e4:	0800442b 	.word	0x0800442b
 80043e8:	3b45      	subs	r3, #69	; 0x45
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d8a6      	bhi.n	800433c <__svfiscanf_r+0x10c>
 80043ee:	2305      	movs	r3, #5
 80043f0:	e025      	b.n	800443e <__svfiscanf_r+0x20e>
 80043f2:	4621      	mov	r1, r4
 80043f4:	4630      	mov	r0, r6
 80043f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80043f8:	4798      	blx	r3
 80043fa:	2800      	cmp	r0, #0
 80043fc:	f43f af64 	beq.w	80042c8 <__svfiscanf_r+0x98>
 8004400:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004402:	07da      	lsls	r2, r3, #31
 8004404:	f140 80a4 	bpl.w	8004550 <__svfiscanf_r+0x320>
 8004408:	9844      	ldr	r0, [sp, #272]	; 0x110
 800440a:	2800      	cmp	r0, #0
 800440c:	d067      	beq.n	80044de <__svfiscanf_r+0x2ae>
 800440e:	89a3      	ldrh	r3, [r4, #12]
 8004410:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004414:	bf18      	it	ne
 8004416:	f04f 30ff 	movne.w	r0, #4294967295
 800441a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800441e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004422:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004424:	f042 0220 	orr.w	r2, r2, #32
 8004428:	9241      	str	r2, [sp, #260]	; 0x104
 800442a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800442c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004430:	9241      	str	r2, [sp, #260]	; 0x104
 8004432:	2210      	movs	r2, #16
 8004434:	2b6f      	cmp	r3, #111	; 0x6f
 8004436:	bf34      	ite	cc
 8004438:	2303      	movcc	r3, #3
 800443a:	2304      	movcs	r3, #4
 800443c:	9242      	str	r2, [sp, #264]	; 0x108
 800443e:	9347      	str	r3, [sp, #284]	; 0x11c
 8004440:	6863      	ldr	r3, [r4, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	dd4e      	ble.n	80044e4 <__svfiscanf_r+0x2b4>
 8004446:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004448:	065b      	lsls	r3, r3, #25
 800444a:	d404      	bmi.n	8004456 <__svfiscanf_r+0x226>
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	781a      	ldrb	r2, [r3, #0]
 8004450:	5cba      	ldrb	r2, [r7, r2]
 8004452:	0710      	lsls	r0, r2, #28
 8004454:	d456      	bmi.n	8004504 <__svfiscanf_r+0x2d4>
 8004456:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004458:	2b02      	cmp	r3, #2
 800445a:	dc65      	bgt.n	8004528 <__svfiscanf_r+0x2f8>
 800445c:	466b      	mov	r3, sp
 800445e:	4622      	mov	r2, r4
 8004460:	4630      	mov	r0, r6
 8004462:	a941      	add	r1, sp, #260	; 0x104
 8004464:	f000 f8b2 	bl	80045cc <_scanf_chars>
 8004468:	2801      	cmp	r0, #1
 800446a:	d079      	beq.n	8004560 <__svfiscanf_r+0x330>
 800446c:	2802      	cmp	r0, #2
 800446e:	f47f af12 	bne.w	8004296 <__svfiscanf_r+0x66>
 8004472:	e7c5      	b.n	8004400 <__svfiscanf_r+0x1d0>
 8004474:	220a      	movs	r2, #10
 8004476:	e7dd      	b.n	8004434 <__svfiscanf_r+0x204>
 8004478:	2300      	movs	r3, #0
 800447a:	9342      	str	r3, [sp, #264]	; 0x108
 800447c:	2303      	movs	r3, #3
 800447e:	e7de      	b.n	800443e <__svfiscanf_r+0x20e>
 8004480:	2308      	movs	r3, #8
 8004482:	9342      	str	r3, [sp, #264]	; 0x108
 8004484:	2304      	movs	r3, #4
 8004486:	e7da      	b.n	800443e <__svfiscanf_r+0x20e>
 8004488:	4629      	mov	r1, r5
 800448a:	4640      	mov	r0, r8
 800448c:	f000 fac4 	bl	8004a18 <__sccl>
 8004490:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004492:	4605      	mov	r5, r0
 8004494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004498:	9341      	str	r3, [sp, #260]	; 0x104
 800449a:	2301      	movs	r3, #1
 800449c:	e7cf      	b.n	800443e <__svfiscanf_r+0x20e>
 800449e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80044a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044a4:	9341      	str	r3, [sp, #260]	; 0x104
 80044a6:	2300      	movs	r3, #0
 80044a8:	e7c9      	b.n	800443e <__svfiscanf_r+0x20e>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e7c7      	b.n	800443e <__svfiscanf_r+0x20e>
 80044ae:	9841      	ldr	r0, [sp, #260]	; 0x104
 80044b0:	06c3      	lsls	r3, r0, #27
 80044b2:	f53f aef0 	bmi.w	8004296 <__svfiscanf_r+0x66>
 80044b6:	9b00      	ldr	r3, [sp, #0]
 80044b8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80044ba:	1d19      	adds	r1, r3, #4
 80044bc:	9100      	str	r1, [sp, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f010 0f01 	tst.w	r0, #1
 80044c4:	bf14      	ite	ne
 80044c6:	801a      	strhne	r2, [r3, #0]
 80044c8:	601a      	streq	r2, [r3, #0]
 80044ca:	e6e4      	b.n	8004296 <__svfiscanf_r+0x66>
 80044cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044ce:	07d8      	lsls	r0, r3, #31
 80044d0:	d405      	bmi.n	80044de <__svfiscanf_r+0x2ae>
 80044d2:	89a3      	ldrh	r3, [r4, #12]
 80044d4:	0599      	lsls	r1, r3, #22
 80044d6:	d402      	bmi.n	80044de <__svfiscanf_r+0x2ae>
 80044d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044da:	f7fe fdd7 	bl	800308c <__retarget_lock_release_recursive>
 80044de:	f04f 30ff 	mov.w	r0, #4294967295
 80044e2:	e79a      	b.n	800441a <__svfiscanf_r+0x1ea>
 80044e4:	4621      	mov	r1, r4
 80044e6:	4630      	mov	r0, r6
 80044e8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80044ea:	4798      	blx	r3
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d0aa      	beq.n	8004446 <__svfiscanf_r+0x216>
 80044f0:	e786      	b.n	8004400 <__svfiscanf_r+0x1d0>
 80044f2:	bf00      	nop
 80044f4:	08004cdd 	.word	0x08004cdd
 80044f8:	080048a9 	.word	0x080048a9
 80044fc:	080055f3 	.word	0x080055f3
 8004500:	080055aa 	.word	0x080055aa
 8004504:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004506:	3201      	adds	r2, #1
 8004508:	9245      	str	r2, [sp, #276]	; 0x114
 800450a:	6862      	ldr	r2, [r4, #4]
 800450c:	3a01      	subs	r2, #1
 800450e:	2a00      	cmp	r2, #0
 8004510:	6062      	str	r2, [r4, #4]
 8004512:	dd02      	ble.n	800451a <__svfiscanf_r+0x2ea>
 8004514:	3301      	adds	r3, #1
 8004516:	6023      	str	r3, [r4, #0]
 8004518:	e798      	b.n	800444c <__svfiscanf_r+0x21c>
 800451a:	4621      	mov	r1, r4
 800451c:	4630      	mov	r0, r6
 800451e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004520:	4798      	blx	r3
 8004522:	2800      	cmp	r0, #0
 8004524:	d092      	beq.n	800444c <__svfiscanf_r+0x21c>
 8004526:	e76b      	b.n	8004400 <__svfiscanf_r+0x1d0>
 8004528:	2b04      	cmp	r3, #4
 800452a:	dc06      	bgt.n	800453a <__svfiscanf_r+0x30a>
 800452c:	466b      	mov	r3, sp
 800452e:	4622      	mov	r2, r4
 8004530:	4630      	mov	r0, r6
 8004532:	a941      	add	r1, sp, #260	; 0x104
 8004534:	f000 f8a4 	bl	8004680 <_scanf_i>
 8004538:	e796      	b.n	8004468 <__svfiscanf_r+0x238>
 800453a:	4b0f      	ldr	r3, [pc, #60]	; (8004578 <__svfiscanf_r+0x348>)
 800453c:	2b00      	cmp	r3, #0
 800453e:	f43f aeaa 	beq.w	8004296 <__svfiscanf_r+0x66>
 8004542:	466b      	mov	r3, sp
 8004544:	4622      	mov	r2, r4
 8004546:	4630      	mov	r0, r6
 8004548:	a941      	add	r1, sp, #260	; 0x104
 800454a:	f3af 8000 	nop.w
 800454e:	e78b      	b.n	8004468 <__svfiscanf_r+0x238>
 8004550:	89a3      	ldrh	r3, [r4, #12]
 8004552:	0599      	lsls	r1, r3, #22
 8004554:	f53f af58 	bmi.w	8004408 <__svfiscanf_r+0x1d8>
 8004558:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800455a:	f7fe fd97 	bl	800308c <__retarget_lock_release_recursive>
 800455e:	e753      	b.n	8004408 <__svfiscanf_r+0x1d8>
 8004560:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004562:	07da      	lsls	r2, r3, #31
 8004564:	d405      	bmi.n	8004572 <__svfiscanf_r+0x342>
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	059b      	lsls	r3, r3, #22
 800456a:	d402      	bmi.n	8004572 <__svfiscanf_r+0x342>
 800456c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800456e:	f7fe fd8d 	bl	800308c <__retarget_lock_release_recursive>
 8004572:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004574:	e751      	b.n	800441a <__svfiscanf_r+0x1ea>
 8004576:	bf00      	nop
 8004578:	00000000 	.word	0x00000000

0800457c <_vfiscanf_r>:
 800457c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	4616      	mov	r6, r2
 8004584:	461f      	mov	r7, r3
 8004586:	4605      	mov	r5, r0
 8004588:	b118      	cbz	r0, 8004592 <_vfiscanf_r+0x16>
 800458a:	6983      	ldr	r3, [r0, #24]
 800458c:	b90b      	cbnz	r3, 8004592 <_vfiscanf_r+0x16>
 800458e:	f7fe fc8b 	bl	8002ea8 <__sinit>
 8004592:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <_vfiscanf_r+0x44>)
 8004594:	429c      	cmp	r4, r3
 8004596:	d108      	bne.n	80045aa <_vfiscanf_r+0x2e>
 8004598:	686c      	ldr	r4, [r5, #4]
 800459a:	463b      	mov	r3, r7
 800459c:	4632      	mov	r2, r6
 800459e:	4621      	mov	r1, r4
 80045a0:	4628      	mov	r0, r5
 80045a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045a6:	f7ff be43 	b.w	8004230 <__svfiscanf_r>
 80045aa:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <_vfiscanf_r+0x48>)
 80045ac:	429c      	cmp	r4, r3
 80045ae:	d101      	bne.n	80045b4 <_vfiscanf_r+0x38>
 80045b0:	68ac      	ldr	r4, [r5, #8]
 80045b2:	e7f2      	b.n	800459a <_vfiscanf_r+0x1e>
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <_vfiscanf_r+0x4c>)
 80045b6:	429c      	cmp	r4, r3
 80045b8:	bf08      	it	eq
 80045ba:	68ec      	ldreq	r4, [r5, #12]
 80045bc:	e7ed      	b.n	800459a <_vfiscanf_r+0x1e>
 80045be:	bf00      	nop
 80045c0:	08005560 	.word	0x08005560
 80045c4:	08005580 	.word	0x08005580
 80045c8:	08005540 	.word	0x08005540

080045cc <_scanf_chars>:
 80045cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045d0:	4615      	mov	r5, r2
 80045d2:	688a      	ldr	r2, [r1, #8]
 80045d4:	4680      	mov	r8, r0
 80045d6:	460c      	mov	r4, r1
 80045d8:	b932      	cbnz	r2, 80045e8 <_scanf_chars+0x1c>
 80045da:	698a      	ldr	r2, [r1, #24]
 80045dc:	2a00      	cmp	r2, #0
 80045de:	bf0c      	ite	eq
 80045e0:	2201      	moveq	r2, #1
 80045e2:	f04f 32ff 	movne.w	r2, #4294967295
 80045e6:	608a      	str	r2, [r1, #8]
 80045e8:	2700      	movs	r7, #0
 80045ea:	6822      	ldr	r2, [r4, #0]
 80045ec:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800467c <_scanf_chars+0xb0>
 80045f0:	06d1      	lsls	r1, r2, #27
 80045f2:	bf5f      	itttt	pl
 80045f4:	681a      	ldrpl	r2, [r3, #0]
 80045f6:	1d11      	addpl	r1, r2, #4
 80045f8:	6019      	strpl	r1, [r3, #0]
 80045fa:	6816      	ldrpl	r6, [r2, #0]
 80045fc:	69a0      	ldr	r0, [r4, #24]
 80045fe:	b188      	cbz	r0, 8004624 <_scanf_chars+0x58>
 8004600:	2801      	cmp	r0, #1
 8004602:	d107      	bne.n	8004614 <_scanf_chars+0x48>
 8004604:	682b      	ldr	r3, [r5, #0]
 8004606:	781a      	ldrb	r2, [r3, #0]
 8004608:	6963      	ldr	r3, [r4, #20]
 800460a:	5c9b      	ldrb	r3, [r3, r2]
 800460c:	b953      	cbnz	r3, 8004624 <_scanf_chars+0x58>
 800460e:	2f00      	cmp	r7, #0
 8004610:	d031      	beq.n	8004676 <_scanf_chars+0xaa>
 8004612:	e022      	b.n	800465a <_scanf_chars+0x8e>
 8004614:	2802      	cmp	r0, #2
 8004616:	d120      	bne.n	800465a <_scanf_chars+0x8e>
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8004620:	071b      	lsls	r3, r3, #28
 8004622:	d41a      	bmi.n	800465a <_scanf_chars+0x8e>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	3701      	adds	r7, #1
 8004628:	06da      	lsls	r2, r3, #27
 800462a:	bf5e      	ittt	pl
 800462c:	682b      	ldrpl	r3, [r5, #0]
 800462e:	781b      	ldrbpl	r3, [r3, #0]
 8004630:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004634:	682a      	ldr	r2, [r5, #0]
 8004636:	686b      	ldr	r3, [r5, #4]
 8004638:	3201      	adds	r2, #1
 800463a:	602a      	str	r2, [r5, #0]
 800463c:	68a2      	ldr	r2, [r4, #8]
 800463e:	3b01      	subs	r3, #1
 8004640:	3a01      	subs	r2, #1
 8004642:	606b      	str	r3, [r5, #4]
 8004644:	60a2      	str	r2, [r4, #8]
 8004646:	b142      	cbz	r2, 800465a <_scanf_chars+0x8e>
 8004648:	2b00      	cmp	r3, #0
 800464a:	dcd7      	bgt.n	80045fc <_scanf_chars+0x30>
 800464c:	4629      	mov	r1, r5
 800464e:	4640      	mov	r0, r8
 8004650:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004654:	4798      	blx	r3
 8004656:	2800      	cmp	r0, #0
 8004658:	d0d0      	beq.n	80045fc <_scanf_chars+0x30>
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	f013 0310 	ands.w	r3, r3, #16
 8004660:	d105      	bne.n	800466e <_scanf_chars+0xa2>
 8004662:	68e2      	ldr	r2, [r4, #12]
 8004664:	3201      	adds	r2, #1
 8004666:	60e2      	str	r2, [r4, #12]
 8004668:	69a2      	ldr	r2, [r4, #24]
 800466a:	b102      	cbz	r2, 800466e <_scanf_chars+0xa2>
 800466c:	7033      	strb	r3, [r6, #0]
 800466e:	2000      	movs	r0, #0
 8004670:	6923      	ldr	r3, [r4, #16]
 8004672:	443b      	add	r3, r7
 8004674:	6123      	str	r3, [r4, #16]
 8004676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800467a:	bf00      	nop
 800467c:	080055f3 	.word	0x080055f3

08004680 <_scanf_i>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	460c      	mov	r4, r1
 8004686:	4698      	mov	r8, r3
 8004688:	4b75      	ldr	r3, [pc, #468]	; (8004860 <_scanf_i+0x1e0>)
 800468a:	b087      	sub	sp, #28
 800468c:	4682      	mov	sl, r0
 800468e:	4616      	mov	r6, r2
 8004690:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004694:	ab03      	add	r3, sp, #12
 8004696:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800469a:	4b72      	ldr	r3, [pc, #456]	; (8004864 <_scanf_i+0x1e4>)
 800469c:	69a1      	ldr	r1, [r4, #24]
 800469e:	4a72      	ldr	r2, [pc, #456]	; (8004868 <_scanf_i+0x1e8>)
 80046a0:	4627      	mov	r7, r4
 80046a2:	2903      	cmp	r1, #3
 80046a4:	bf18      	it	ne
 80046a6:	461a      	movne	r2, r3
 80046a8:	68a3      	ldr	r3, [r4, #8]
 80046aa:	9201      	str	r2, [sp, #4]
 80046ac:	1e5a      	subs	r2, r3, #1
 80046ae:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80046b2:	bf81      	itttt	hi
 80046b4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80046b8:	eb03 0905 	addhi.w	r9, r3, r5
 80046bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80046c0:	60a3      	strhi	r3, [r4, #8]
 80046c2:	f857 3b1c 	ldr.w	r3, [r7], #28
 80046c6:	bf98      	it	ls
 80046c8:	f04f 0900 	movls.w	r9, #0
 80046cc:	463d      	mov	r5, r7
 80046ce:	f04f 0b00 	mov.w	fp, #0
 80046d2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	6831      	ldr	r1, [r6, #0]
 80046da:	ab03      	add	r3, sp, #12
 80046dc:	2202      	movs	r2, #2
 80046de:	7809      	ldrb	r1, [r1, #0]
 80046e0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80046e4:	f000 fbb4 	bl	8004e50 <memchr>
 80046e8:	b328      	cbz	r0, 8004736 <_scanf_i+0xb6>
 80046ea:	f1bb 0f01 	cmp.w	fp, #1
 80046ee:	d159      	bne.n	80047a4 <_scanf_i+0x124>
 80046f0:	6862      	ldr	r2, [r4, #4]
 80046f2:	b92a      	cbnz	r2, 8004700 <_scanf_i+0x80>
 80046f4:	2308      	movs	r3, #8
 80046f6:	6822      	ldr	r2, [r4, #0]
 80046f8:	6063      	str	r3, [r4, #4]
 80046fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046fe:	6022      	str	r2, [r4, #0]
 8004700:	6822      	ldr	r2, [r4, #0]
 8004702:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004706:	6022      	str	r2, [r4, #0]
 8004708:	68a2      	ldr	r2, [r4, #8]
 800470a:	1e51      	subs	r1, r2, #1
 800470c:	60a1      	str	r1, [r4, #8]
 800470e:	b192      	cbz	r2, 8004736 <_scanf_i+0xb6>
 8004710:	6832      	ldr	r2, [r6, #0]
 8004712:	1c51      	adds	r1, r2, #1
 8004714:	6031      	str	r1, [r6, #0]
 8004716:	7812      	ldrb	r2, [r2, #0]
 8004718:	f805 2b01 	strb.w	r2, [r5], #1
 800471c:	6872      	ldr	r2, [r6, #4]
 800471e:	3a01      	subs	r2, #1
 8004720:	2a00      	cmp	r2, #0
 8004722:	6072      	str	r2, [r6, #4]
 8004724:	dc07      	bgt.n	8004736 <_scanf_i+0xb6>
 8004726:	4631      	mov	r1, r6
 8004728:	4650      	mov	r0, sl
 800472a:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800472e:	4790      	blx	r2
 8004730:	2800      	cmp	r0, #0
 8004732:	f040 8085 	bne.w	8004840 <_scanf_i+0x1c0>
 8004736:	f10b 0b01 	add.w	fp, fp, #1
 800473a:	f1bb 0f03 	cmp.w	fp, #3
 800473e:	d1cb      	bne.n	80046d8 <_scanf_i+0x58>
 8004740:	6863      	ldr	r3, [r4, #4]
 8004742:	b90b      	cbnz	r3, 8004748 <_scanf_i+0xc8>
 8004744:	230a      	movs	r3, #10
 8004746:	6063      	str	r3, [r4, #4]
 8004748:	6863      	ldr	r3, [r4, #4]
 800474a:	4948      	ldr	r1, [pc, #288]	; (800486c <_scanf_i+0x1ec>)
 800474c:	6960      	ldr	r0, [r4, #20]
 800474e:	1ac9      	subs	r1, r1, r3
 8004750:	f000 f962 	bl	8004a18 <__sccl>
 8004754:	f04f 0b00 	mov.w	fp, #0
 8004758:	68a3      	ldr	r3, [r4, #8]
 800475a:	6822      	ldr	r2, [r4, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d03d      	beq.n	80047dc <_scanf_i+0x15c>
 8004760:	6831      	ldr	r1, [r6, #0]
 8004762:	6960      	ldr	r0, [r4, #20]
 8004764:	f891 c000 	ldrb.w	ip, [r1]
 8004768:	f810 000c 	ldrb.w	r0, [r0, ip]
 800476c:	2800      	cmp	r0, #0
 800476e:	d035      	beq.n	80047dc <_scanf_i+0x15c>
 8004770:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8004774:	d124      	bne.n	80047c0 <_scanf_i+0x140>
 8004776:	0510      	lsls	r0, r2, #20
 8004778:	d522      	bpl.n	80047c0 <_scanf_i+0x140>
 800477a:	f10b 0b01 	add.w	fp, fp, #1
 800477e:	f1b9 0f00 	cmp.w	r9, #0
 8004782:	d003      	beq.n	800478c <_scanf_i+0x10c>
 8004784:	3301      	adds	r3, #1
 8004786:	f109 39ff 	add.w	r9, r9, #4294967295
 800478a:	60a3      	str	r3, [r4, #8]
 800478c:	6873      	ldr	r3, [r6, #4]
 800478e:	3b01      	subs	r3, #1
 8004790:	2b00      	cmp	r3, #0
 8004792:	6073      	str	r3, [r6, #4]
 8004794:	dd1b      	ble.n	80047ce <_scanf_i+0x14e>
 8004796:	6833      	ldr	r3, [r6, #0]
 8004798:	3301      	adds	r3, #1
 800479a:	6033      	str	r3, [r6, #0]
 800479c:	68a3      	ldr	r3, [r4, #8]
 800479e:	3b01      	subs	r3, #1
 80047a0:	60a3      	str	r3, [r4, #8]
 80047a2:	e7d9      	b.n	8004758 <_scanf_i+0xd8>
 80047a4:	f1bb 0f02 	cmp.w	fp, #2
 80047a8:	d1ae      	bne.n	8004708 <_scanf_i+0x88>
 80047aa:	6822      	ldr	r2, [r4, #0]
 80047ac:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80047b0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80047b4:	d1bf      	bne.n	8004736 <_scanf_i+0xb6>
 80047b6:	2310      	movs	r3, #16
 80047b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047bc:	6063      	str	r3, [r4, #4]
 80047be:	e7a2      	b.n	8004706 <_scanf_i+0x86>
 80047c0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80047c4:	6022      	str	r2, [r4, #0]
 80047c6:	780b      	ldrb	r3, [r1, #0]
 80047c8:	f805 3b01 	strb.w	r3, [r5], #1
 80047cc:	e7de      	b.n	800478c <_scanf_i+0x10c>
 80047ce:	4631      	mov	r1, r6
 80047d0:	4650      	mov	r0, sl
 80047d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80047d6:	4798      	blx	r3
 80047d8:	2800      	cmp	r0, #0
 80047da:	d0df      	beq.n	800479c <_scanf_i+0x11c>
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	05db      	lsls	r3, r3, #23
 80047e0:	d50d      	bpl.n	80047fe <_scanf_i+0x17e>
 80047e2:	42bd      	cmp	r5, r7
 80047e4:	d909      	bls.n	80047fa <_scanf_i+0x17a>
 80047e6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80047ea:	4632      	mov	r2, r6
 80047ec:	4650      	mov	r0, sl
 80047ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047f2:	f105 39ff 	add.w	r9, r5, #4294967295
 80047f6:	4798      	blx	r3
 80047f8:	464d      	mov	r5, r9
 80047fa:	42bd      	cmp	r5, r7
 80047fc:	d02d      	beq.n	800485a <_scanf_i+0x1da>
 80047fe:	6822      	ldr	r2, [r4, #0]
 8004800:	f012 0210 	ands.w	r2, r2, #16
 8004804:	d113      	bne.n	800482e <_scanf_i+0x1ae>
 8004806:	702a      	strb	r2, [r5, #0]
 8004808:	4639      	mov	r1, r7
 800480a:	6863      	ldr	r3, [r4, #4]
 800480c:	4650      	mov	r0, sl
 800480e:	9e01      	ldr	r6, [sp, #4]
 8004810:	47b0      	blx	r6
 8004812:	6821      	ldr	r1, [r4, #0]
 8004814:	f8d8 3000 	ldr.w	r3, [r8]
 8004818:	f011 0f20 	tst.w	r1, #32
 800481c:	d013      	beq.n	8004846 <_scanf_i+0x1c6>
 800481e:	1d1a      	adds	r2, r3, #4
 8004820:	f8c8 2000 	str.w	r2, [r8]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6018      	str	r0, [r3, #0]
 8004828:	68e3      	ldr	r3, [r4, #12]
 800482a:	3301      	adds	r3, #1
 800482c:	60e3      	str	r3, [r4, #12]
 800482e:	2000      	movs	r0, #0
 8004830:	1bed      	subs	r5, r5, r7
 8004832:	44ab      	add	fp, r5
 8004834:	6925      	ldr	r5, [r4, #16]
 8004836:	445d      	add	r5, fp
 8004838:	6125      	str	r5, [r4, #16]
 800483a:	b007      	add	sp, #28
 800483c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004840:	f04f 0b00 	mov.w	fp, #0
 8004844:	e7ca      	b.n	80047dc <_scanf_i+0x15c>
 8004846:	1d1a      	adds	r2, r3, #4
 8004848:	f8c8 2000 	str.w	r2, [r8]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f011 0f01 	tst.w	r1, #1
 8004852:	bf14      	ite	ne
 8004854:	8018      	strhne	r0, [r3, #0]
 8004856:	6018      	streq	r0, [r3, #0]
 8004858:	e7e6      	b.n	8004828 <_scanf_i+0x1a8>
 800485a:	2001      	movs	r0, #1
 800485c:	e7ed      	b.n	800483a <_scanf_i+0x1ba>
 800485e:	bf00      	nop
 8004860:	0800551c 	.word	0x0800551c
 8004864:	08004c69 	.word	0x08004c69
 8004868:	08004b81 	.word	0x08004b81
 800486c:	080055f0 	.word	0x080055f0

08004870 <_read_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	4604      	mov	r4, r0
 8004874:	4608      	mov	r0, r1
 8004876:	4611      	mov	r1, r2
 8004878:	2200      	movs	r2, #0
 800487a:	4d05      	ldr	r5, [pc, #20]	; (8004890 <_read_r+0x20>)
 800487c:	602a      	str	r2, [r5, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	f7fc fb8a 	bl	8000f98 <_read>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_read_r+0x1e>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	b103      	cbz	r3, 800488e <_read_r+0x1e>
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	20000128 	.word	0x20000128

08004894 <lflush>:
 8004894:	8983      	ldrh	r3, [r0, #12]
 8004896:	f003 0309 	and.w	r3, r3, #9
 800489a:	2b09      	cmp	r3, #9
 800489c:	d101      	bne.n	80048a2 <lflush+0xe>
 800489e:	f7fe ba99 	b.w	8002dd4 <fflush>
 80048a2:	2000      	movs	r0, #0
 80048a4:	4770      	bx	lr
	...

080048a8 <__srefill_r>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	460c      	mov	r4, r1
 80048ac:	4605      	mov	r5, r0
 80048ae:	b118      	cbz	r0, 80048b8 <__srefill_r+0x10>
 80048b0:	6983      	ldr	r3, [r0, #24]
 80048b2:	b90b      	cbnz	r3, 80048b8 <__srefill_r+0x10>
 80048b4:	f7fe faf8 	bl	8002ea8 <__sinit>
 80048b8:	4b3c      	ldr	r3, [pc, #240]	; (80049ac <__srefill_r+0x104>)
 80048ba:	429c      	cmp	r4, r3
 80048bc:	d10a      	bne.n	80048d4 <__srefill_r+0x2c>
 80048be:	686c      	ldr	r4, [r5, #4]
 80048c0:	2300      	movs	r3, #0
 80048c2:	6063      	str	r3, [r4, #4]
 80048c4:	89a3      	ldrh	r3, [r4, #12]
 80048c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048ca:	069e      	lsls	r6, r3, #26
 80048cc:	d50c      	bpl.n	80048e8 <__srefill_r+0x40>
 80048ce:	f04f 30ff 	mov.w	r0, #4294967295
 80048d2:	e067      	b.n	80049a4 <__srefill_r+0xfc>
 80048d4:	4b36      	ldr	r3, [pc, #216]	; (80049b0 <__srefill_r+0x108>)
 80048d6:	429c      	cmp	r4, r3
 80048d8:	d101      	bne.n	80048de <__srefill_r+0x36>
 80048da:	68ac      	ldr	r4, [r5, #8]
 80048dc:	e7f0      	b.n	80048c0 <__srefill_r+0x18>
 80048de:	4b35      	ldr	r3, [pc, #212]	; (80049b4 <__srefill_r+0x10c>)
 80048e0:	429c      	cmp	r4, r3
 80048e2:	bf08      	it	eq
 80048e4:	68ec      	ldreq	r4, [r5, #12]
 80048e6:	e7eb      	b.n	80048c0 <__srefill_r+0x18>
 80048e8:	0758      	lsls	r0, r3, #29
 80048ea:	d449      	bmi.n	8004980 <__srefill_r+0xd8>
 80048ec:	06d9      	lsls	r1, r3, #27
 80048ee:	d405      	bmi.n	80048fc <__srefill_r+0x54>
 80048f0:	2309      	movs	r3, #9
 80048f2:	602b      	str	r3, [r5, #0]
 80048f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80048f8:	81a3      	strh	r3, [r4, #12]
 80048fa:	e7e8      	b.n	80048ce <__srefill_r+0x26>
 80048fc:	071a      	lsls	r2, r3, #28
 80048fe:	d50b      	bpl.n	8004918 <__srefill_r+0x70>
 8004900:	4621      	mov	r1, r4
 8004902:	4628      	mov	r0, r5
 8004904:	f7fe fa2a 	bl	8002d5c <_fflush_r>
 8004908:	2800      	cmp	r0, #0
 800490a:	d1e0      	bne.n	80048ce <__srefill_r+0x26>
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	60a0      	str	r0, [r4, #8]
 8004910:	f023 0308 	bic.w	r3, r3, #8
 8004914:	81a3      	strh	r3, [r4, #12]
 8004916:	61a0      	str	r0, [r4, #24]
 8004918:	89a3      	ldrh	r3, [r4, #12]
 800491a:	f043 0304 	orr.w	r3, r3, #4
 800491e:	81a3      	strh	r3, [r4, #12]
 8004920:	6923      	ldr	r3, [r4, #16]
 8004922:	b91b      	cbnz	r3, 800492c <__srefill_r+0x84>
 8004924:	4621      	mov	r1, r4
 8004926:	4628      	mov	r0, r5
 8004928:	f7fe ffe4 	bl	80038f4 <__smakebuf_r>
 800492c:	89a6      	ldrh	r6, [r4, #12]
 800492e:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004932:	07b3      	lsls	r3, r6, #30
 8004934:	d00f      	beq.n	8004956 <__srefill_r+0xae>
 8004936:	2301      	movs	r3, #1
 8004938:	81a3      	strh	r3, [r4, #12]
 800493a:	4b1f      	ldr	r3, [pc, #124]	; (80049b8 <__srefill_r+0x110>)
 800493c:	491f      	ldr	r1, [pc, #124]	; (80049bc <__srefill_r+0x114>)
 800493e:	6818      	ldr	r0, [r3, #0]
 8004940:	f006 0609 	and.w	r6, r6, #9
 8004944:	f7fe fb2e 	bl	8002fa4 <_fwalk>
 8004948:	2e09      	cmp	r6, #9
 800494a:	81a7      	strh	r7, [r4, #12]
 800494c:	d103      	bne.n	8004956 <__srefill_r+0xae>
 800494e:	4621      	mov	r1, r4
 8004950:	4628      	mov	r0, r5
 8004952:	f7fe f981 	bl	8002c58 <__sflush_r>
 8004956:	6922      	ldr	r2, [r4, #16]
 8004958:	4628      	mov	r0, r5
 800495a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800495c:	6963      	ldr	r3, [r4, #20]
 800495e:	6a21      	ldr	r1, [r4, #32]
 8004960:	6022      	str	r2, [r4, #0]
 8004962:	47b0      	blx	r6
 8004964:	2800      	cmp	r0, #0
 8004966:	6060      	str	r0, [r4, #4]
 8004968:	dc1d      	bgt.n	80049a6 <__srefill_r+0xfe>
 800496a:	bf18      	it	ne
 800496c:	2200      	movne	r2, #0
 800496e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004972:	bf16      	itet	ne
 8004974:	6062      	strne	r2, [r4, #4]
 8004976:	f043 0320 	orreq.w	r3, r3, #32
 800497a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800497e:	e7bb      	b.n	80048f8 <__srefill_r+0x50>
 8004980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004982:	2900      	cmp	r1, #0
 8004984:	d0cc      	beq.n	8004920 <__srefill_r+0x78>
 8004986:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800498a:	4299      	cmp	r1, r3
 800498c:	d002      	beq.n	8004994 <__srefill_r+0xec>
 800498e:	4628      	mov	r0, r5
 8004990:	f7fe fb86 	bl	80030a0 <_free_r>
 8004994:	2000      	movs	r0, #0
 8004996:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004998:	6360      	str	r0, [r4, #52]	; 0x34
 800499a:	6063      	str	r3, [r4, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0bf      	beq.n	8004920 <__srefill_r+0x78>
 80049a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80049a2:	6023      	str	r3, [r4, #0]
 80049a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049a6:	2000      	movs	r0, #0
 80049a8:	e7fc      	b.n	80049a4 <__srefill_r+0xfc>
 80049aa:	bf00      	nop
 80049ac:	08005560 	.word	0x08005560
 80049b0:	08005580 	.word	0x08005580
 80049b4:	08005540 	.word	0x08005540
 80049b8:	080055a0 	.word	0x080055a0
 80049bc:	08004895 	.word	0x08004895

080049c0 <__srget_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	460c      	mov	r4, r1
 80049c4:	4605      	mov	r5, r0
 80049c6:	b118      	cbz	r0, 80049d0 <__srget_r+0x10>
 80049c8:	6983      	ldr	r3, [r0, #24]
 80049ca:	b90b      	cbnz	r3, 80049d0 <__srget_r+0x10>
 80049cc:	f7fe fa6c 	bl	8002ea8 <__sinit>
 80049d0:	4b0e      	ldr	r3, [pc, #56]	; (8004a0c <__srget_r+0x4c>)
 80049d2:	429c      	cmp	r4, r3
 80049d4:	d10d      	bne.n	80049f2 <__srget_r+0x32>
 80049d6:	686c      	ldr	r4, [r5, #4]
 80049d8:	4621      	mov	r1, r4
 80049da:	4628      	mov	r0, r5
 80049dc:	f7ff ff64 	bl	80048a8 <__srefill_r>
 80049e0:	b988      	cbnz	r0, 8004a06 <__srget_r+0x46>
 80049e2:	6863      	ldr	r3, [r4, #4]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	6063      	str	r3, [r4, #4]
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	6022      	str	r2, [r4, #0]
 80049ee:	7818      	ldrb	r0, [r3, #0]
 80049f0:	bd38      	pop	{r3, r4, r5, pc}
 80049f2:	4b07      	ldr	r3, [pc, #28]	; (8004a10 <__srget_r+0x50>)
 80049f4:	429c      	cmp	r4, r3
 80049f6:	d101      	bne.n	80049fc <__srget_r+0x3c>
 80049f8:	68ac      	ldr	r4, [r5, #8]
 80049fa:	e7ed      	b.n	80049d8 <__srget_r+0x18>
 80049fc:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <__srget_r+0x54>)
 80049fe:	429c      	cmp	r4, r3
 8004a00:	bf08      	it	eq
 8004a02:	68ec      	ldreq	r4, [r5, #12]
 8004a04:	e7e8      	b.n	80049d8 <__srget_r+0x18>
 8004a06:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0a:	e7f1      	b.n	80049f0 <__srget_r+0x30>
 8004a0c:	08005560 	.word	0x08005560
 8004a10:	08005580 	.word	0x08005580
 8004a14:	08005540 	.word	0x08005540

08004a18 <__sccl>:
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	780b      	ldrb	r3, [r1, #0]
 8004a1c:	4604      	mov	r4, r0
 8004a1e:	2b5e      	cmp	r3, #94	; 0x5e
 8004a20:	bf13      	iteet	ne
 8004a22:	2200      	movne	r2, #0
 8004a24:	2201      	moveq	r2, #1
 8004a26:	784b      	ldrbeq	r3, [r1, #1]
 8004a28:	1c48      	addne	r0, r1, #1
 8004a2a:	bf08      	it	eq
 8004a2c:	1c88      	addeq	r0, r1, #2
 8004a2e:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004a32:	1e61      	subs	r1, r4, #1
 8004a34:	f801 2f01 	strb.w	r2, [r1, #1]!
 8004a38:	42a9      	cmp	r1, r5
 8004a3a:	d1fb      	bne.n	8004a34 <__sccl+0x1c>
 8004a3c:	b90b      	cbnz	r3, 8004a42 <__sccl+0x2a>
 8004a3e:	3801      	subs	r0, #1
 8004a40:	bd70      	pop	{r4, r5, r6, pc}
 8004a42:	f082 0201 	eor.w	r2, r2, #1
 8004a46:	4605      	mov	r5, r0
 8004a48:	54e2      	strb	r2, [r4, r3]
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8004a50:	292d      	cmp	r1, #45	; 0x2d
 8004a52:	d006      	beq.n	8004a62 <__sccl+0x4a>
 8004a54:	295d      	cmp	r1, #93	; 0x5d
 8004a56:	d0f3      	beq.n	8004a40 <__sccl+0x28>
 8004a58:	b909      	cbnz	r1, 8004a5e <__sccl+0x46>
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	e7f0      	b.n	8004a40 <__sccl+0x28>
 8004a5e:	460b      	mov	r3, r1
 8004a60:	e7f1      	b.n	8004a46 <__sccl+0x2e>
 8004a62:	786e      	ldrb	r6, [r5, #1]
 8004a64:	2e5d      	cmp	r6, #93	; 0x5d
 8004a66:	d0fa      	beq.n	8004a5e <__sccl+0x46>
 8004a68:	42b3      	cmp	r3, r6
 8004a6a:	dcf8      	bgt.n	8004a5e <__sccl+0x46>
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	3502      	adds	r5, #2
 8004a70:	3101      	adds	r1, #1
 8004a72:	428e      	cmp	r6, r1
 8004a74:	5462      	strb	r2, [r4, r1]
 8004a76:	dcfb      	bgt.n	8004a70 <__sccl+0x58>
 8004a78:	1af1      	subs	r1, r6, r3
 8004a7a:	3901      	subs	r1, #1
 8004a7c:	42b3      	cmp	r3, r6
 8004a7e:	bfa8      	it	ge
 8004a80:	2100      	movge	r1, #0
 8004a82:	1c58      	adds	r0, r3, #1
 8004a84:	1843      	adds	r3, r0, r1
 8004a86:	e7e0      	b.n	8004a4a <__sccl+0x32>

08004a88 <_strtol_l.constprop.0>:
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8e:	4680      	mov	r8, r0
 8004a90:	d001      	beq.n	8004a96 <_strtol_l.constprop.0+0xe>
 8004a92:	2b24      	cmp	r3, #36	; 0x24
 8004a94:	d906      	bls.n	8004aa4 <_strtol_l.constprop.0+0x1c>
 8004a96:	f7fe f8d9 	bl	8002c4c <__errno>
 8004a9a:	2316      	movs	r3, #22
 8004a9c:	6003      	str	r3, [r0, #0]
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa4:	460d      	mov	r5, r1
 8004aa6:	4f35      	ldr	r7, [pc, #212]	; (8004b7c <_strtol_l.constprop.0+0xf4>)
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004aae:	5de6      	ldrb	r6, [r4, r7]
 8004ab0:	f016 0608 	ands.w	r6, r6, #8
 8004ab4:	d1f8      	bne.n	8004aa8 <_strtol_l.constprop.0+0x20>
 8004ab6:	2c2d      	cmp	r4, #45	; 0x2d
 8004ab8:	d12f      	bne.n	8004b1a <_strtol_l.constprop.0+0x92>
 8004aba:	2601      	movs	r6, #1
 8004abc:	782c      	ldrb	r4, [r5, #0]
 8004abe:	1c85      	adds	r5, r0, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d057      	beq.n	8004b74 <_strtol_l.constprop.0+0xec>
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d109      	bne.n	8004adc <_strtol_l.constprop.0+0x54>
 8004ac8:	2c30      	cmp	r4, #48	; 0x30
 8004aca:	d107      	bne.n	8004adc <_strtol_l.constprop.0+0x54>
 8004acc:	7828      	ldrb	r0, [r5, #0]
 8004ace:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004ad2:	2858      	cmp	r0, #88	; 0x58
 8004ad4:	d149      	bne.n	8004b6a <_strtol_l.constprop.0+0xe2>
 8004ad6:	2310      	movs	r3, #16
 8004ad8:	786c      	ldrb	r4, [r5, #1]
 8004ada:	3502      	adds	r5, #2
 8004adc:	2700      	movs	r7, #0
 8004ade:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004ae2:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004ae6:	fbbe f9f3 	udiv	r9, lr, r3
 8004aea:	4638      	mov	r0, r7
 8004aec:	fb03 ea19 	mls	sl, r3, r9, lr
 8004af0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004af4:	f1bc 0f09 	cmp.w	ip, #9
 8004af8:	d814      	bhi.n	8004b24 <_strtol_l.constprop.0+0x9c>
 8004afa:	4664      	mov	r4, ip
 8004afc:	42a3      	cmp	r3, r4
 8004afe:	dd22      	ble.n	8004b46 <_strtol_l.constprop.0+0xbe>
 8004b00:	2f00      	cmp	r7, #0
 8004b02:	db1d      	blt.n	8004b40 <_strtol_l.constprop.0+0xb8>
 8004b04:	4581      	cmp	r9, r0
 8004b06:	d31b      	bcc.n	8004b40 <_strtol_l.constprop.0+0xb8>
 8004b08:	d101      	bne.n	8004b0e <_strtol_l.constprop.0+0x86>
 8004b0a:	45a2      	cmp	sl, r4
 8004b0c:	db18      	blt.n	8004b40 <_strtol_l.constprop.0+0xb8>
 8004b0e:	2701      	movs	r7, #1
 8004b10:	fb00 4003 	mla	r0, r0, r3, r4
 8004b14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b18:	e7ea      	b.n	8004af0 <_strtol_l.constprop.0+0x68>
 8004b1a:	2c2b      	cmp	r4, #43	; 0x2b
 8004b1c:	bf04      	itt	eq
 8004b1e:	782c      	ldrbeq	r4, [r5, #0]
 8004b20:	1c85      	addeq	r5, r0, #2
 8004b22:	e7cd      	b.n	8004ac0 <_strtol_l.constprop.0+0x38>
 8004b24:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004b28:	f1bc 0f19 	cmp.w	ip, #25
 8004b2c:	d801      	bhi.n	8004b32 <_strtol_l.constprop.0+0xaa>
 8004b2e:	3c37      	subs	r4, #55	; 0x37
 8004b30:	e7e4      	b.n	8004afc <_strtol_l.constprop.0+0x74>
 8004b32:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004b36:	f1bc 0f19 	cmp.w	ip, #25
 8004b3a:	d804      	bhi.n	8004b46 <_strtol_l.constprop.0+0xbe>
 8004b3c:	3c57      	subs	r4, #87	; 0x57
 8004b3e:	e7dd      	b.n	8004afc <_strtol_l.constprop.0+0x74>
 8004b40:	f04f 37ff 	mov.w	r7, #4294967295
 8004b44:	e7e6      	b.n	8004b14 <_strtol_l.constprop.0+0x8c>
 8004b46:	2f00      	cmp	r7, #0
 8004b48:	da07      	bge.n	8004b5a <_strtol_l.constprop.0+0xd2>
 8004b4a:	2322      	movs	r3, #34	; 0x22
 8004b4c:	4670      	mov	r0, lr
 8004b4e:	f8c8 3000 	str.w	r3, [r8]
 8004b52:	2a00      	cmp	r2, #0
 8004b54:	d0a4      	beq.n	8004aa0 <_strtol_l.constprop.0+0x18>
 8004b56:	1e69      	subs	r1, r5, #1
 8004b58:	e005      	b.n	8004b66 <_strtol_l.constprop.0+0xde>
 8004b5a:	b106      	cbz	r6, 8004b5e <_strtol_l.constprop.0+0xd6>
 8004b5c:	4240      	negs	r0, r0
 8004b5e:	2a00      	cmp	r2, #0
 8004b60:	d09e      	beq.n	8004aa0 <_strtol_l.constprop.0+0x18>
 8004b62:	2f00      	cmp	r7, #0
 8004b64:	d1f7      	bne.n	8004b56 <_strtol_l.constprop.0+0xce>
 8004b66:	6011      	str	r1, [r2, #0]
 8004b68:	e79a      	b.n	8004aa0 <_strtol_l.constprop.0+0x18>
 8004b6a:	2430      	movs	r4, #48	; 0x30
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1b5      	bne.n	8004adc <_strtol_l.constprop.0+0x54>
 8004b70:	2308      	movs	r3, #8
 8004b72:	e7b3      	b.n	8004adc <_strtol_l.constprop.0+0x54>
 8004b74:	2c30      	cmp	r4, #48	; 0x30
 8004b76:	d0a9      	beq.n	8004acc <_strtol_l.constprop.0+0x44>
 8004b78:	230a      	movs	r3, #10
 8004b7a:	e7af      	b.n	8004adc <_strtol_l.constprop.0+0x54>
 8004b7c:	080055f3 	.word	0x080055f3

08004b80 <_strtol_r>:
 8004b80:	f7ff bf82 	b.w	8004a88 <_strtol_l.constprop.0>

08004b84 <_strtoul_l.constprop.0>:
 8004b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b88:	4686      	mov	lr, r0
 8004b8a:	460d      	mov	r5, r1
 8004b8c:	4f35      	ldr	r7, [pc, #212]	; (8004c64 <_strtoul_l.constprop.0+0xe0>)
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b94:	5de6      	ldrb	r6, [r4, r7]
 8004b96:	f016 0608 	ands.w	r6, r6, #8
 8004b9a:	d1f8      	bne.n	8004b8e <_strtoul_l.constprop.0+0xa>
 8004b9c:	2c2d      	cmp	r4, #45	; 0x2d
 8004b9e:	d12f      	bne.n	8004c00 <_strtoul_l.constprop.0+0x7c>
 8004ba0:	2601      	movs	r6, #1
 8004ba2:	782c      	ldrb	r4, [r5, #0]
 8004ba4:	1c85      	adds	r5, r0, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d057      	beq.n	8004c5a <_strtoul_l.constprop.0+0xd6>
 8004baa:	2b10      	cmp	r3, #16
 8004bac:	d109      	bne.n	8004bc2 <_strtoul_l.constprop.0+0x3e>
 8004bae:	2c30      	cmp	r4, #48	; 0x30
 8004bb0:	d107      	bne.n	8004bc2 <_strtoul_l.constprop.0+0x3e>
 8004bb2:	7828      	ldrb	r0, [r5, #0]
 8004bb4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004bb8:	2858      	cmp	r0, #88	; 0x58
 8004bba:	d149      	bne.n	8004c50 <_strtoul_l.constprop.0+0xcc>
 8004bbc:	2310      	movs	r3, #16
 8004bbe:	786c      	ldrb	r4, [r5, #1]
 8004bc0:	3502      	adds	r5, #2
 8004bc2:	f04f 38ff 	mov.w	r8, #4294967295
 8004bc6:	fbb8 f8f3 	udiv	r8, r8, r3
 8004bca:	2700      	movs	r7, #0
 8004bcc:	fb03 f908 	mul.w	r9, r3, r8
 8004bd0:	4638      	mov	r0, r7
 8004bd2:	ea6f 0909 	mvn.w	r9, r9
 8004bd6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004bda:	f1bc 0f09 	cmp.w	ip, #9
 8004bde:	d814      	bhi.n	8004c0a <_strtoul_l.constprop.0+0x86>
 8004be0:	4664      	mov	r4, ip
 8004be2:	42a3      	cmp	r3, r4
 8004be4:	dd22      	ble.n	8004c2c <_strtoul_l.constprop.0+0xa8>
 8004be6:	2f00      	cmp	r7, #0
 8004be8:	db1d      	blt.n	8004c26 <_strtoul_l.constprop.0+0xa2>
 8004bea:	4580      	cmp	r8, r0
 8004bec:	d31b      	bcc.n	8004c26 <_strtoul_l.constprop.0+0xa2>
 8004bee:	d101      	bne.n	8004bf4 <_strtoul_l.constprop.0+0x70>
 8004bf0:	45a1      	cmp	r9, r4
 8004bf2:	db18      	blt.n	8004c26 <_strtoul_l.constprop.0+0xa2>
 8004bf4:	2701      	movs	r7, #1
 8004bf6:	fb00 4003 	mla	r0, r0, r3, r4
 8004bfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004bfe:	e7ea      	b.n	8004bd6 <_strtoul_l.constprop.0+0x52>
 8004c00:	2c2b      	cmp	r4, #43	; 0x2b
 8004c02:	bf04      	itt	eq
 8004c04:	782c      	ldrbeq	r4, [r5, #0]
 8004c06:	1c85      	addeq	r5, r0, #2
 8004c08:	e7cd      	b.n	8004ba6 <_strtoul_l.constprop.0+0x22>
 8004c0a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004c0e:	f1bc 0f19 	cmp.w	ip, #25
 8004c12:	d801      	bhi.n	8004c18 <_strtoul_l.constprop.0+0x94>
 8004c14:	3c37      	subs	r4, #55	; 0x37
 8004c16:	e7e4      	b.n	8004be2 <_strtoul_l.constprop.0+0x5e>
 8004c18:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004c1c:	f1bc 0f19 	cmp.w	ip, #25
 8004c20:	d804      	bhi.n	8004c2c <_strtoul_l.constprop.0+0xa8>
 8004c22:	3c57      	subs	r4, #87	; 0x57
 8004c24:	e7dd      	b.n	8004be2 <_strtoul_l.constprop.0+0x5e>
 8004c26:	f04f 37ff 	mov.w	r7, #4294967295
 8004c2a:	e7e6      	b.n	8004bfa <_strtoul_l.constprop.0+0x76>
 8004c2c:	2f00      	cmp	r7, #0
 8004c2e:	da07      	bge.n	8004c40 <_strtoul_l.constprop.0+0xbc>
 8004c30:	2322      	movs	r3, #34	; 0x22
 8004c32:	f04f 30ff 	mov.w	r0, #4294967295
 8004c36:	f8ce 3000 	str.w	r3, [lr]
 8004c3a:	b932      	cbnz	r2, 8004c4a <_strtoul_l.constprop.0+0xc6>
 8004c3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c40:	b106      	cbz	r6, 8004c44 <_strtoul_l.constprop.0+0xc0>
 8004c42:	4240      	negs	r0, r0
 8004c44:	2a00      	cmp	r2, #0
 8004c46:	d0f9      	beq.n	8004c3c <_strtoul_l.constprop.0+0xb8>
 8004c48:	b107      	cbz	r7, 8004c4c <_strtoul_l.constprop.0+0xc8>
 8004c4a:	1e69      	subs	r1, r5, #1
 8004c4c:	6011      	str	r1, [r2, #0]
 8004c4e:	e7f5      	b.n	8004c3c <_strtoul_l.constprop.0+0xb8>
 8004c50:	2430      	movs	r4, #48	; 0x30
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1b5      	bne.n	8004bc2 <_strtoul_l.constprop.0+0x3e>
 8004c56:	2308      	movs	r3, #8
 8004c58:	e7b3      	b.n	8004bc2 <_strtoul_l.constprop.0+0x3e>
 8004c5a:	2c30      	cmp	r4, #48	; 0x30
 8004c5c:	d0a9      	beq.n	8004bb2 <_strtoul_l.constprop.0+0x2e>
 8004c5e:	230a      	movs	r3, #10
 8004c60:	e7af      	b.n	8004bc2 <_strtoul_l.constprop.0+0x3e>
 8004c62:	bf00      	nop
 8004c64:	080055f3 	.word	0x080055f3

08004c68 <_strtoul_r>:
 8004c68:	f7ff bf8c 	b.w	8004b84 <_strtoul_l.constprop.0>

08004c6c <__submore>:
 8004c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c70:	460c      	mov	r4, r1
 8004c72:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004c74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c78:	4299      	cmp	r1, r3
 8004c7a:	d11b      	bne.n	8004cb4 <__submore+0x48>
 8004c7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c80:	f7fe fa76 	bl	8003170 <_malloc_r>
 8004c84:	b918      	cbnz	r0, 8004c8e <__submore+0x22>
 8004c86:	f04f 30ff 	mov.w	r0, #4294967295
 8004c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c92:	63a3      	str	r3, [r4, #56]	; 0x38
 8004c94:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004c98:	6360      	str	r0, [r4, #52]	; 0x34
 8004c9a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004c9e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004ca2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004ca6:	7043      	strb	r3, [r0, #1]
 8004ca8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004cac:	7003      	strb	r3, [r0, #0]
 8004cae:	6020      	str	r0, [r4, #0]
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	e7ea      	b.n	8004c8a <__submore+0x1e>
 8004cb4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004cb6:	0077      	lsls	r7, r6, #1
 8004cb8:	463a      	mov	r2, r7
 8004cba:	f000 f8ff 	bl	8004ebc <_realloc_r>
 8004cbe:	4605      	mov	r5, r0
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d0e0      	beq.n	8004c86 <__submore+0x1a>
 8004cc4:	eb00 0806 	add.w	r8, r0, r6
 8004cc8:	4601      	mov	r1, r0
 8004cca:	4632      	mov	r2, r6
 8004ccc:	4640      	mov	r0, r8
 8004cce:	f000 f8cd 	bl	8004e6c <memcpy>
 8004cd2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004cd6:	f8c4 8000 	str.w	r8, [r4]
 8004cda:	e7e9      	b.n	8004cb0 <__submore+0x44>

08004cdc <_ungetc_r>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4614      	mov	r4, r2
 8004ce0:	1c4a      	adds	r2, r1, #1
 8004ce2:	4606      	mov	r6, r0
 8004ce4:	460d      	mov	r5, r1
 8004ce6:	d103      	bne.n	8004cf0 <_ungetc_r+0x14>
 8004ce8:	f04f 35ff 	mov.w	r5, #4294967295
 8004cec:	4628      	mov	r0, r5
 8004cee:	bd70      	pop	{r4, r5, r6, pc}
 8004cf0:	b118      	cbz	r0, 8004cfa <_ungetc_r+0x1e>
 8004cf2:	6983      	ldr	r3, [r0, #24]
 8004cf4:	b90b      	cbnz	r3, 8004cfa <_ungetc_r+0x1e>
 8004cf6:	f7fe f8d7 	bl	8002ea8 <__sinit>
 8004cfa:	4b41      	ldr	r3, [pc, #260]	; (8004e00 <_ungetc_r+0x124>)
 8004cfc:	429c      	cmp	r4, r3
 8004cfe:	d11d      	bne.n	8004d3c <_ungetc_r+0x60>
 8004d00:	6874      	ldr	r4, [r6, #4]
 8004d02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d04:	07db      	lsls	r3, r3, #31
 8004d06:	d405      	bmi.n	8004d14 <_ungetc_r+0x38>
 8004d08:	89a3      	ldrh	r3, [r4, #12]
 8004d0a:	0598      	lsls	r0, r3, #22
 8004d0c:	d402      	bmi.n	8004d14 <_ungetc_r+0x38>
 8004d0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d10:	f7fe f9bb 	bl	800308a <__retarget_lock_acquire_recursive>
 8004d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d18:	f023 0320 	bic.w	r3, r3, #32
 8004d1c:	0759      	lsls	r1, r3, #29
 8004d1e:	81a3      	strh	r3, [r4, #12]
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	d42d      	bmi.n	8004d80 <_ungetc_r+0xa4>
 8004d24:	06d3      	lsls	r3, r2, #27
 8004d26:	d413      	bmi.n	8004d50 <_ungetc_r+0x74>
 8004d28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d2a:	07dd      	lsls	r5, r3, #31
 8004d2c:	d4dc      	bmi.n	8004ce8 <_ungetc_r+0xc>
 8004d2e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004d32:	d1d9      	bne.n	8004ce8 <_ungetc_r+0xc>
 8004d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d36:	f7fe f9a9 	bl	800308c <__retarget_lock_release_recursive>
 8004d3a:	e7d5      	b.n	8004ce8 <_ungetc_r+0xc>
 8004d3c:	4b31      	ldr	r3, [pc, #196]	; (8004e04 <_ungetc_r+0x128>)
 8004d3e:	429c      	cmp	r4, r3
 8004d40:	d101      	bne.n	8004d46 <_ungetc_r+0x6a>
 8004d42:	68b4      	ldr	r4, [r6, #8]
 8004d44:	e7dd      	b.n	8004d02 <_ungetc_r+0x26>
 8004d46:	4b30      	ldr	r3, [pc, #192]	; (8004e08 <_ungetc_r+0x12c>)
 8004d48:	429c      	cmp	r4, r3
 8004d4a:	bf08      	it	eq
 8004d4c:	68f4      	ldreq	r4, [r6, #12]
 8004d4e:	e7d8      	b.n	8004d02 <_ungetc_r+0x26>
 8004d50:	0710      	lsls	r0, r2, #28
 8004d52:	d511      	bpl.n	8004d78 <_ungetc_r+0x9c>
 8004d54:	4621      	mov	r1, r4
 8004d56:	4630      	mov	r0, r6
 8004d58:	f7fe f800 	bl	8002d5c <_fflush_r>
 8004d5c:	b130      	cbz	r0, 8004d6c <_ungetc_r+0x90>
 8004d5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d60:	07d9      	lsls	r1, r3, #31
 8004d62:	d4c1      	bmi.n	8004ce8 <_ungetc_r+0xc>
 8004d64:	89a3      	ldrh	r3, [r4, #12]
 8004d66:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004d6a:	e7e2      	b.n	8004d32 <_ungetc_r+0x56>
 8004d6c:	89a3      	ldrh	r3, [r4, #12]
 8004d6e:	60a0      	str	r0, [r4, #8]
 8004d70:	f023 0308 	bic.w	r3, r3, #8
 8004d74:	81a3      	strh	r3, [r4, #12]
 8004d76:	61a0      	str	r0, [r4, #24]
 8004d78:	89a3      	ldrh	r3, [r4, #12]
 8004d7a:	f043 0304 	orr.w	r3, r3, #4
 8004d7e:	81a3      	strh	r3, [r4, #12]
 8004d80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d82:	6862      	ldr	r2, [r4, #4]
 8004d84:	b2ed      	uxtb	r5, r5
 8004d86:	b1d3      	cbz	r3, 8004dbe <_ungetc_r+0xe2>
 8004d88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	dc05      	bgt.n	8004d9a <_ungetc_r+0xbe>
 8004d8e:	4621      	mov	r1, r4
 8004d90:	4630      	mov	r0, r6
 8004d92:	f7ff ff6b 	bl	8004c6c <__submore>
 8004d96:	2800      	cmp	r0, #0
 8004d98:	d1e1      	bne.n	8004d5e <_ungetc_r+0x82>
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	1e5a      	subs	r2, r3, #1
 8004d9e:	6022      	str	r2, [r4, #0]
 8004da0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004da4:	6863      	ldr	r3, [r4, #4]
 8004da6:	3301      	adds	r3, #1
 8004da8:	6063      	str	r3, [r4, #4]
 8004daa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004dac:	07da      	lsls	r2, r3, #31
 8004dae:	d49d      	bmi.n	8004cec <_ungetc_r+0x10>
 8004db0:	89a3      	ldrh	r3, [r4, #12]
 8004db2:	059b      	lsls	r3, r3, #22
 8004db4:	d49a      	bmi.n	8004cec <_ungetc_r+0x10>
 8004db6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004db8:	f7fe f968 	bl	800308c <__retarget_lock_release_recursive>
 8004dbc:	e796      	b.n	8004cec <_ungetc_r+0x10>
 8004dbe:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004dc0:	6920      	ldr	r0, [r4, #16]
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	f001 0101 	and.w	r1, r1, #1
 8004dc8:	b160      	cbz	r0, 8004de4 <_ungetc_r+0x108>
 8004dca:	4298      	cmp	r0, r3
 8004dcc:	d20a      	bcs.n	8004de4 <_ungetc_r+0x108>
 8004dce:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8004dd2:	42a8      	cmp	r0, r5
 8004dd4:	d106      	bne.n	8004de4 <_ungetc_r+0x108>
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	3201      	adds	r2, #1
 8004dda:	6023      	str	r3, [r4, #0]
 8004ddc:	6062      	str	r2, [r4, #4]
 8004dde:	2900      	cmp	r1, #0
 8004de0:	d184      	bne.n	8004cec <_ungetc_r+0x10>
 8004de2:	e7e5      	b.n	8004db0 <_ungetc_r+0xd4>
 8004de4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004de8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dec:	6363      	str	r3, [r4, #52]	; 0x34
 8004dee:	2303      	movs	r3, #3
 8004df0:	63a3      	str	r3, [r4, #56]	; 0x38
 8004df2:	4623      	mov	r3, r4
 8004df4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	6063      	str	r3, [r4, #4]
 8004dfe:	e7ee      	b.n	8004dde <_ungetc_r+0x102>
 8004e00:	08005560 	.word	0x08005560
 8004e04:	08005580 	.word	0x08005580
 8004e08:	08005540 	.word	0x08005540

08004e0c <_fstat_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	2300      	movs	r3, #0
 8004e10:	4d06      	ldr	r5, [pc, #24]	; (8004e2c <_fstat_r+0x20>)
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	4611      	mov	r1, r2
 8004e18:	602b      	str	r3, [r5, #0]
 8004e1a:	f7fc f901 	bl	8001020 <_fstat>
 8004e1e:	1c43      	adds	r3, r0, #1
 8004e20:	d102      	bne.n	8004e28 <_fstat_r+0x1c>
 8004e22:	682b      	ldr	r3, [r5, #0]
 8004e24:	b103      	cbz	r3, 8004e28 <_fstat_r+0x1c>
 8004e26:	6023      	str	r3, [r4, #0]
 8004e28:	bd38      	pop	{r3, r4, r5, pc}
 8004e2a:	bf00      	nop
 8004e2c:	20000128 	.word	0x20000128

08004e30 <_isatty_r>:
 8004e30:	b538      	push	{r3, r4, r5, lr}
 8004e32:	2300      	movs	r3, #0
 8004e34:	4d05      	ldr	r5, [pc, #20]	; (8004e4c <_isatty_r+0x1c>)
 8004e36:	4604      	mov	r4, r0
 8004e38:	4608      	mov	r0, r1
 8004e3a:	602b      	str	r3, [r5, #0]
 8004e3c:	f7fc f8ff 	bl	800103e <_isatty>
 8004e40:	1c43      	adds	r3, r0, #1
 8004e42:	d102      	bne.n	8004e4a <_isatty_r+0x1a>
 8004e44:	682b      	ldr	r3, [r5, #0]
 8004e46:	b103      	cbz	r3, 8004e4a <_isatty_r+0x1a>
 8004e48:	6023      	str	r3, [r4, #0]
 8004e4a:	bd38      	pop	{r3, r4, r5, pc}
 8004e4c:	20000128 	.word	0x20000128

08004e50 <memchr>:
 8004e50:	4603      	mov	r3, r0
 8004e52:	b510      	push	{r4, lr}
 8004e54:	b2c9      	uxtb	r1, r1
 8004e56:	4402      	add	r2, r0
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	d101      	bne.n	8004e62 <memchr+0x12>
 8004e5e:	2000      	movs	r0, #0
 8004e60:	e003      	b.n	8004e6a <memchr+0x1a>
 8004e62:	7804      	ldrb	r4, [r0, #0]
 8004e64:	3301      	adds	r3, #1
 8004e66:	428c      	cmp	r4, r1
 8004e68:	d1f6      	bne.n	8004e58 <memchr+0x8>
 8004e6a:	bd10      	pop	{r4, pc}

08004e6c <memcpy>:
 8004e6c:	440a      	add	r2, r1
 8004e6e:	4291      	cmp	r1, r2
 8004e70:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e74:	d100      	bne.n	8004e78 <memcpy+0xc>
 8004e76:	4770      	bx	lr
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e7e:	4291      	cmp	r1, r2
 8004e80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e84:	d1f9      	bne.n	8004e7a <memcpy+0xe>
 8004e86:	bd10      	pop	{r4, pc}

08004e88 <memmove>:
 8004e88:	4288      	cmp	r0, r1
 8004e8a:	b510      	push	{r4, lr}
 8004e8c:	eb01 0402 	add.w	r4, r1, r2
 8004e90:	d902      	bls.n	8004e98 <memmove+0x10>
 8004e92:	4284      	cmp	r4, r0
 8004e94:	4623      	mov	r3, r4
 8004e96:	d807      	bhi.n	8004ea8 <memmove+0x20>
 8004e98:	1e43      	subs	r3, r0, #1
 8004e9a:	42a1      	cmp	r1, r4
 8004e9c:	d008      	beq.n	8004eb0 <memmove+0x28>
 8004e9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ea2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ea6:	e7f8      	b.n	8004e9a <memmove+0x12>
 8004ea8:	4601      	mov	r1, r0
 8004eaa:	4402      	add	r2, r0
 8004eac:	428a      	cmp	r2, r1
 8004eae:	d100      	bne.n	8004eb2 <memmove+0x2a>
 8004eb0:	bd10      	pop	{r4, pc}
 8004eb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004eb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004eba:	e7f7      	b.n	8004eac <memmove+0x24>

08004ebc <_realloc_r>:
 8004ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec0:	4680      	mov	r8, r0
 8004ec2:	4614      	mov	r4, r2
 8004ec4:	460e      	mov	r6, r1
 8004ec6:	b921      	cbnz	r1, 8004ed2 <_realloc_r+0x16>
 8004ec8:	4611      	mov	r1, r2
 8004eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ece:	f7fe b94f 	b.w	8003170 <_malloc_r>
 8004ed2:	b92a      	cbnz	r2, 8004ee0 <_realloc_r+0x24>
 8004ed4:	f7fe f8e4 	bl	80030a0 <_free_r>
 8004ed8:	4625      	mov	r5, r4
 8004eda:	4628      	mov	r0, r5
 8004edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ee0:	f000 f81b 	bl	8004f1a <_malloc_usable_size_r>
 8004ee4:	4284      	cmp	r4, r0
 8004ee6:	4607      	mov	r7, r0
 8004ee8:	d802      	bhi.n	8004ef0 <_realloc_r+0x34>
 8004eea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004eee:	d812      	bhi.n	8004f16 <_realloc_r+0x5a>
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	f7fe f93c 	bl	8003170 <_malloc_r>
 8004ef8:	4605      	mov	r5, r0
 8004efa:	2800      	cmp	r0, #0
 8004efc:	d0ed      	beq.n	8004eda <_realloc_r+0x1e>
 8004efe:	42bc      	cmp	r4, r7
 8004f00:	4622      	mov	r2, r4
 8004f02:	4631      	mov	r1, r6
 8004f04:	bf28      	it	cs
 8004f06:	463a      	movcs	r2, r7
 8004f08:	f7ff ffb0 	bl	8004e6c <memcpy>
 8004f0c:	4631      	mov	r1, r6
 8004f0e:	4640      	mov	r0, r8
 8004f10:	f7fe f8c6 	bl	80030a0 <_free_r>
 8004f14:	e7e1      	b.n	8004eda <_realloc_r+0x1e>
 8004f16:	4635      	mov	r5, r6
 8004f18:	e7df      	b.n	8004eda <_realloc_r+0x1e>

08004f1a <_malloc_usable_size_r>:
 8004f1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f1e:	1f18      	subs	r0, r3, #4
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	bfbc      	itt	lt
 8004f24:	580b      	ldrlt	r3, [r1, r0]
 8004f26:	18c0      	addlt	r0, r0, r3
 8004f28:	4770      	bx	lr
	...

08004f2c <_init>:
 8004f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2e:	bf00      	nop
 8004f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f32:	bc08      	pop	{r3}
 8004f34:	469e      	mov	lr, r3
 8004f36:	4770      	bx	lr

08004f38 <_fini>:
 8004f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3a:	bf00      	nop
 8004f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f3e:	bc08      	pop	{r3}
 8004f40:	469e      	mov	lr, r3
 8004f42:	4770      	bx	lr
