---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
--- 
========Conference==========  
[8] Shuangfeng Kong, Fengjun Chen, **_Zhiqiang Huang_** , “A Single-Side-Band Frequency Translated 64-QAM Backscatter Communication IC with Phase-Rotation Time-Variant Reflector and LUT-Based Digital Predistortion,” IEEE Symposium on Radio Frequency Integrated Circuits (RFIC) (**_RFIC_**), June 2025  
[7] **_Zhiqiang Huang_** , Shuangfeng Kong, Fengjun Chen, “A 6.4GHz Fractional-N PLL with 96.6fsrms Jitter and -257.4dB FoM,” IEEE Symposium on VLSI Circuits and Technology (**_VLSI_**), June 2025  
[6] **_Zhiqiang Huang_** , Fengjun Chen, Shuangfeng Kong, “A 5GHz Fractional-N PLL with 97fsrms Jitter and -255.3dB FoM,” IEEE Symposium on VLSI Circuits and Technology (**_VLSI_**), June 2024  
[5] Xiaolong Liu, **_Zhiqiang Huang_**, Jun Yin, Howard C Luong, “Magnetic-Tuning Millimeter-Wave CMOS Oscillators,” IEEE Custom Integrated Circuits Conference (**_CICC_**), April 2019  
[4] **_Zhiqiang Huang_** , Howard C. Luong, “An 82-to-108GHz -181dB-FOMT ADPLL Employing a DCO with Split-Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC,” IEEE Int. Solid-State Circuits Conf. (**_ISSCC_**) Dig. Tech. Papers,  Feb. 2018  
[3] **_Zhiqiang Huang_** , Bingwei Jiang, Lianming Li, Howard C. Luong, “A 4.2μs-Settling-Time 3rd-Order 2.1GHz Phase-Noise-Rejection PLL Using a Cascaded Time-Amplified Clock-Skew Sub-Sampling DLL,” IEEE Int. Solid-State Circuits Conf. (**_ISSCC_**) Dig. Tech. Papers, Feb. 2016  
[2] **_Zhiqiang Huang_** , Howard C. Luong, “A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using An Exponentially-Scaling C-2C Switched-Capacitor Ladder,” IEEE Symposium on VLSI Circuits (**_VLSI_**), June 2015  
[1] **_Zhiqiang Huang_** , Howard C. Luong, Baoyong Chi, Zhihua Wang and Haikun Jia, “A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter,” IEEE Int. Solid-State Circuits Conf. (**_ISSCC_**) Dig. Tech. Papers, Feb. 2015  

========Journal=========  
[3]**_Zhiqiang Huang_** , Howard C. Luong, “An 82–107.6-GHz Integer-N ADPLL Employing a DCO With Split Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta–Sigma TDC,” IEEE J. Solid-State Circuits (**_JSSC_**), vol. 54, no.2, pp.358-367, Feb. 2019.  
[2]**_Zhiqiang Huang_** , Bingwei Jiang, Howard C. Luong, “A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector,” IEEE Trans. on Circuits Syst. I Reg. Papers (**_TCAS-I_**), vol. 65, no.7, pp.2118 - 2126, July 2018.  
[1]**_Zhiqiang Huang_** , Howard C. Luong, “Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators With C-2C Exponentially Scaling Switched-Capacitor Ladder,” IEEE Trans. on Circuits Syst. I Reg. Papers (**_TCAS-I_**), vol. 64, no.6, pp.1299–1307, June 2017. 
