Analysis & Synthesis report for SIMD_Proc
Wed May 18 13:23:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |ALU_Vec
 12. Parameter Settings for User Entity Instance: ALU_NBITS:alu1
 13. Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd
 14. Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux1
 15. Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux2
 16. Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux3
 17. Parameter Settings for User Entity Instance: ALU_NBITS:alu2
 18. Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd
 19. Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux1
 20. Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux2
 21. Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux3
 22. Parameter Settings for User Entity Instance: ALU_NBITS:alu3
 23. Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd
 24. Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux1
 25. Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux2
 26. Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux3
 27. Parameter Settings for User Entity Instance: ALU_NBITS:alu4
 28. Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd
 29. Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux1
 30. Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux2
 31. Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux3
 32. Parameter Settings for User Entity Instance: ALU_NBITS:alu5
 33. Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd
 34. Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux1
 35. Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux2
 36. Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux3
 37. Parameter Settings for User Entity Instance: ALU_NBITS:alu6
 38. Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd
 39. Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux1
 40. Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux2
 41. Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux3
 42. Parameter Settings for User Entity Instance: ALU_NBITS:alu7
 43. Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd
 44. Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux1
 45. Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux2
 46. Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux3
 47. Parameter Settings for User Entity Instance: ALU_NBITS:alu8
 48. Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd
 49. Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux1
 50. Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux2
 51. Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux3
 52. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu1|lpm_divide:Div0
 53. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu2|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu3|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu4|lpm_divide:Div0
 56. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu5|lpm_divide:Div0
 57. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu6|lpm_divide:Div0
 58. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu7|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu8|lpm_divide:Div0
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 18 13:23:53 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SIMD_Proc                                   ;
; Top-level Entity Name           ; ALU_Vec                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 770                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 16                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ALU_Vec            ; SIMD_Proc          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; hdl/generic_blocks/mux_4to1.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_4to1.sv  ;         ;
; hdl/generic_blocks/mux_2to1.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_2to1.sv  ;         ;
; hdl/generic_blocks/ALU_Vec.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_Vec.sv   ;         ;
; hdl/generic_blocks/ALU_NBITS.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                               ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/lpm_divide_3dm.tdf           ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/sign_div_unsign_9nh.tdf      ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/alt_u_div_o2f.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5052           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 9800           ;
;     -- 7 input functions                    ; 112            ;
;     -- 6 input functions                    ; 192            ;
;     -- 5 input functions                    ; 4072           ;
;     -- 4 input functions                    ; 3528           ;
;     -- <=3 input functions                  ; 1896           ;
;                                             ;                ;
; Dedicated logic registers                   ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 770            ;
;                                             ;                ;
; Total DSP Blocks                            ; 16             ;
;                                             ;                ;
; Maximum fan-out node                        ; selec[0]~input ;
; Maximum fan-out                             ; 256            ;
; Total fan-out                               ; 46362          ;
; Average fan-out                             ; 4.08           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ALU_Vec                                  ; 9800 (0)            ; 0 (0)                     ; 0                 ; 16         ; 770  ; 0            ; |ALU_Vec                                                                                                                ; ALU_Vec             ; work         ;
;    |ALU_NBITS:alu1|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu2|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu3|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu4|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu5|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu6|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu7|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
;    |ALU_NBITS:alu8|                       ; 1225 (78)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8                                                                                                 ; ALU_NBITS           ; work         ;
;       |lpm_divide:Div0|                   ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1115 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |mux_4to1:muxd|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd                                                                                   ; mux_4to1            ; work         ;
;          |mux_2to1:mux3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Vec|ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux3                                                                     ; mux_2to1            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 8           ;
; Sum of two 18x18                ; 8           ;
; Total number of DSP blocks      ; 16          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 24          ;
+---------------------------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |ALU_Vec|ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux3|Y[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALU_Vec ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu2|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu3|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu4|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu5|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu6|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu7|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_NBITS:alu8|mux_4to1:muxd|mux_2to1:mux3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu2|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu3|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu4|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu5|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu6|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu7|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU_NBITS:alu8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 9800                        ;
;     arith             ; 5008                        ;
;         0 data inputs ; 464                         ;
;         2 data inputs ; 600                         ;
;         5 data inputs ; 3944                        ;
;     extend            ; 112                         ;
;         7 data inputs ; 112                         ;
;     normal            ; 4352                        ;
;         2 data inputs ; 272                         ;
;         3 data inputs ; 256                         ;
;         4 data inputs ; 3504                        ;
;         5 data inputs ; 128                         ;
;         6 data inputs ; 192                         ;
;     shared            ; 328                         ;
;         0 data inputs ; 24                          ;
;         2 data inputs ; 280                         ;
;         4 data inputs ; 24                          ;
; arriav_mac            ; 16                          ;
; boundary_port         ; 770                         ;
;                       ;                             ;
; Max LUT depth         ; 90.60                       ;
; Average LUT depth     ; 75.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 18 13:23:25 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tests/alu_vec_test.sv
    Info (12023): Found entity 1: alu_vec_test File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/alu_vec_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/memories/ramv.v
    Info (12023): Found entity 1: RamV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RamV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hdl/memories/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tests/stop_counter_test.sv
    Info (12023): Found entity 1: StopCounter_testbench File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/stop_counter_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/pipeline_test.sv
    Info (12023): Found entity 1: testbench_Pipeline File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/pipeline_test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tests/imem_test.sv
    Info (12023): Found entity 1: MemInst_testbench File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/imem_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/hazard_test.sv
    Info (12023): Found entity 1: tb_Hazard_Unit File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/hazard_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tests/fetch_test.sv
    Info (12023): Found entity 1: Fetch_testbench File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/fetch_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/extend_test.sv
    Info (12023): Found entity 1: Extend_TB File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/extend_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/alu_test.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/alu_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regmwv.sv
    Info (12023): Found entity 1: RegMWV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegMWV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regmw.sv
    Info (12023): Found entity 1: RegMW File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegMW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regfdv.sv
    Info (12023): Found entity 1: RegFDV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegFDV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regfd.sv
    Info (12023): Found entity 1: RegFD File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegFD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regemv.sv
    Info (12023): Found entity 1: RegEMV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegEMV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regem.sv
    Info (12023): Found entity 1: RegEM File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regdev.sv
    Info (12023): Found entity 1: RegDEV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegDEV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/regde.sv
    Info (12023): Found entity 1: RegDE File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegDE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/pcreg.sv
    Info (12023): Found entity 1: PCreg File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/PCreg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/instselector.sv
    Info (12023): Found entity 1: InstSelector File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/InstSelector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/hazard_unit.sv
    Info (12023): Found entity 1: Hazard_Unit File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Hazard_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/executev.sv
    Info (12023): Found entity 1: ExecuteV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/ExecuteV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/decodev.sv
    Info (12023): Found entity 1: DecodeV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/DecodeV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/control_unitv.sv
    Info (12023): Found entity 1: Control_UnitV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_UnitV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/microarch/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_Unit.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unitv.sv
    Info (12023): Found entity 1: Condition_UnitV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_UnitV.sv Line: 1
    Info (12023): Found entity 2: condcheckV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_UnitV.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unit.sv
    Info (12023): Found entity 1: Condition_Unit File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_Unit.sv Line: 1
    Info (12023): Found entity 2: condcheck File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_Unit.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file hdl/memories/memory.sv
    Info (12023): Found entity 1: Memory File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/memories/meminst.sv
    Info (12023): Found entity 1: MemInst File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/MemInst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/vecgen.sv
    Info (12023): Found entity 1: VecGen File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/VecGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_completo_tb.sv
    Info (12023): Found entity 1: Sumador_Completo_tb File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_Completo_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_completo.sv
    Info (12023): Found entity 1: Sumador_Completo File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_Completo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_1bit.sv
    Info (12023): Found entity 1: Sumador_1bit File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/stopcounter.sv
    Info (12023): Found entity 1: StopCounter File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/StopCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux3.sv
    Info (12023): Found entity 1: Mux3 File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux2.sv
    Info (12023): Found entity 1: Mux2 File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flipflop_sr.sv
    Info (12023): Found entity 1: FlipFlop_SR File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/FlipFlop_SR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extendv.sv
    Info (12023): Found entity 1: ExtendV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ExtendV.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extend.sv
    Info (12023): Found entity 1: Extend File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Extend.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistrosv.sv
    Info (12023): Found entity 1: BancoRegistrosV File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/BancoRegistrosV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistros.sv
    Info (12023): Found entity 1: BancoRegistros File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/BancoRegistros.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_vec.sv
    Info (12023): Found entity 1: ALU_Vec File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_Vec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_nbits.sv
    Info (12023): Found entity 1: ALU_NBITS File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/pipeline_simd.sv
    Info (12023): Found entity 1: Pipeline_SIMD File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(34): created implicit net for "Stuck" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 34
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(34): created implicit net for "StopCont" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 34
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for "PCSrcW" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for "BranchTakenE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for "StallF" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for "StallD" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for "FlushD" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(86): created implicit net for "RegWriteW" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(86): created implicit net for "FlushE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "PCSrcD" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "PCSrcE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "RegWriteE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "MemtoRegE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "MemWriteE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "BranchE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for "ALUSrcE" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(95): created implicit net for "RegWriteWV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 95
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(95): created implicit net for "FlushEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 95
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "PCSrcDV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "PCSrcEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "RegWriteEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "MemtoRegEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "MemWriteEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "BranchEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for "ALUSrcEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for "PCSrcM" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for "RegWriteM" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for "MemWriteM" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for "MemtoRegM" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for "PCSrcMV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for "RegWriteMV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for "MemWriteMV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for "MemtoRegMV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for "BranchTakenEV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(123): created implicit net for "clock_vga" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 123
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(127): created implicit net for "VGAArd" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 127
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(131): created implicit net for "VGAArdV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 131
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(132): created implicit net for "MemtoRegW" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 132
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(135): created implicit net for "PCSrcWV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 135
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(135): created implicit net for "MemtoRegWV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 135
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for "StallFV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for "StallDV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for "FlushDV" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv Line: 168
Info (12127): Elaborating entity "ALU_Vec" for the top level hierarchy
Info (12128): Elaborating entity "ALU_NBITS" for hierarchy "ALU_NBITS:alu1" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_Vec.sv Line: 8
Info (12128): Elaborating entity "mux_4to1" for hierarchy "ALU_NBITS:alu1|mux_4to1:muxd" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 17
Info (12128): Elaborating entity "mux_2to1" for hierarchy "ALU_NBITS:alu1|mux_4to1:muxd|mux_2to1:mux1" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_4to1.sv Line: 5
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu1|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu2|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu3|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu4|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu5|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu6|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu7|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU_NBITS:alu8|Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
Info (12130): Elaborated megafunction instantiation "ALU_NBITS:alu1|lpm_divide:Div0" File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
Info (12133): Instantiated megafunction "ALU_NBITS:alu1|lpm_divide:Div0" with the following parameter: File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/alt_u_div_o2f.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10586 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 514 input pins
    Info (21059): Implemented 256 output pins
    Info (21061): Implemented 9800 logic cells
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Wed May 18 13:23:54 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.map.smsg.


