<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\ready[0]</gate>
		<simgen>timing_adapter_0_ready_0_1q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
