Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 24 19:43:27 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          19          
TIMING-18  Warning           Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: m_fpga_reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.885      -30.259                     20                 2366        0.059        0.000                      0                 2366       10.367        0.000                       0                  1398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {1.000 13.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          7.681        0.000                      0                 2220        0.059        0.000                      0                 2220       11.646        0.000                       0                  1343  
  sys_clk          19.772        0.000                      0                  121        0.093        0.000                      0                  121       10.367        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk         11.303        0.000                      0                   21        1.892        0.000                      0                   21  
m_fpga_clk    sys_clk            -1.885      -30.259                     20                   39       15.937        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               9.376        0.000                      0                   16       13.156        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.261ns (26.372%)  route 3.521ns (73.628%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 r  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 f  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.958     8.133    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.118     8.251 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=21, routed)          1.185     9.435    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.283     9.718 r  clk_gen/CNT0/s_CNT3_U[11]_i_1/O
                         net (fo=1, routed)           0.000     9.718    clk_gen/CNT0/s_CNT3_U[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.321    17.160    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.401    
                         clock uncertainty           -0.035    17.365    
    SLICE_X1Y116         FDRE (Setup_fdre_C_D)        0.034    17.399    clk_gen/CNT0/s_CNT3_U_reg[11]
  -------------------------------------------------------------------
                         required time                         17.399    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.261ns (26.372%)  route 3.521ns (73.628%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 r  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 f  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.958     8.133    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.118     8.251 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=21, routed)          1.185     9.435    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.283     9.718 r  clk_gen/CNT0/s_CNT3_U[7]_i_1/O
                         net (fo=1, routed)           0.000     9.718    clk_gen/CNT0/s_CNT3_U[7]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.321    17.160    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y116         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.401    
                         clock uncertainty           -0.035    17.365    
    SLICE_X1Y116         FDSE (Setup_fdse_C_D)        0.036    17.401    clk_gen/CNT0/s_CNT3_U_reg[7]
  -------------------------------------------------------------------
                         required time                         17.401    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.242ns (26.328%)  route 3.475ns (73.672%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 r  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 f  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.967     8.142    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.118     8.260 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          1.130     9.390    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I1_O)        0.264     9.654 r  clk_gen/CNT0/s_CNT3_D[5]_i_1/O
                         net (fo=1, routed)           0.000     9.654    clk_gen/CNT0/p_3_in[5]
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.034    17.414    clk_gen/CNT0/s_CNT3_D_reg[5]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.242ns (26.328%)  route 3.475ns (73.672%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 r  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 f  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.967     8.142    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.118     8.260 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          1.130     9.390    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I1_O)        0.264     9.654 r  clk_gen/CNT0/s_CNT3_D[6]_i_1/O
                         net (fo=1, routed)           0.000     9.654    clk_gen/CNT0/p_3_in[6]
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)        0.036    17.416    clk_gen/CNT0/s_CNT3_D_reg[6]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.261ns (27.441%)  route 3.334ns (72.559%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 r  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 f  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.958     8.133    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.118     8.251 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=21, routed)          0.998     9.249    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.283     9.532 r  clk_gen/CNT0/s_CNT3_U[10]_i_1/O
                         net (fo=1, routed)           0.000     9.532    clk_gen/CNT0/s_CNT3_U[10]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)        0.076    17.440    clk_gen/CNT0/s_CNT3_U_reg[10]
  -------------------------------------------------------------------
                         required time                         17.440    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.242ns (27.919%)  route 3.207ns (72.081%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 r  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 f  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.967     8.142    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.118     8.260 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          0.862     9.121    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I1_O)        0.264     9.385 r  clk_gen/CNT0/s_CNT3_D[3]_i_1/O
                         net (fo=1, routed)           0.000     9.385    clk_gen/CNT0/p_3_in[3]
    SLICE_X7Y113         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.418    
                         clock uncertainty           -0.035    17.382    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)        0.036    17.418    clk_gen/CNT0/s_CNT3_D_reg[3]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.242ns (27.944%)  route 3.203ns (72.056%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 r  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 f  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.967     8.142    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.118     8.260 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          0.858     9.117    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I1_O)        0.264     9.381 r  clk_gen/CNT0/s_CNT3_D[2]_i_1/O
                         net (fo=1, routed)           0.000     9.381    clk_gen/CNT0/p_3_in[2]
    SLICE_X7Y113         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.418    
                         clock uncertainty           -0.035    17.382    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)        0.034    17.416    clk_gen/CNT0/s_CNT3_D_reg[2]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.261ns (28.556%)  route 3.155ns (71.444%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 r  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 f  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.958     8.133    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.118     8.251 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=21, routed)          0.819     9.070    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.283     9.353 r  clk_gen/CNT0/s_CNT3_D[7]_i_1/O
                         net (fo=1, routed)           0.000     9.353    clk_gen/CNT0/p_3_in[7]
    SLICE_X7Y115         FDSE                                         r  clk_gen/CNT0/s_CNT3_D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y115         FDSE                                         r  clk_gen/CNT0/s_CNT3_D_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X7Y115         FDSE (Setup_fdse_C_D)        0.036    17.416    clk_gen/CNT0/s_CNT3_D_reg[7]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.221ns (27.796%)  route 3.172ns (72.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     5.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     5.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     6.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.878     6.999    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.283     7.282 r  ADDR_LATCH/s_CNT3_D[1]_i_3/O
                         net (fo=5, routed)           0.940     8.222    clk_gen/CNT0/s_CNT3_D_reg[0]_0
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.115     8.337 r  clk_gen/CNT0/s_CNT3_D[14]_i_4/O
                         net (fo=7, routed)           0.728     9.066    clk_gen/CNT0/s_CNT3_D[14]_i_4_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I2_O)        0.264     9.330 r  clk_gen/CNT0/s_CNT3_D[13]_i_1/O
                         net (fo=1, routed)           0.000     9.330    clk_gen/CNT0/p_3_in[13]
    SLICE_X3Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.321    17.160    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.401    
                         clock uncertainty           -0.035    17.365    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.036    17.401    clk_gen/CNT0/s_CNT3_D_reg[13]
  -------------------------------------------------------------------
                         required time                         17.401    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.242ns (28.331%)  route 3.142ns (71.669%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     4.937    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  PC_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.348     5.285 r  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=8, routed)           0.896     6.181    ADDR_LATCH/s_addr_reg[1][2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I2_O)        0.245     6.426 f  ADDR_LATCH/s_CNT3_U[14]_i_13/O
                         net (fo=3, routed)           0.481     6.907    ADDR_LATCH/s_CNT3_U[14]_i_13_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.267     7.174 r  ADDR_LATCH/s_CNT3_U[14]_i_4/O
                         net (fo=9, routed)           0.967     8.142    clk_gen/CNT0/s_CNT3_UD_reg_0
    SLICE_X2Y114         LUT3 (Prop_lut3_I1_O)        0.118     8.260 f  clk_gen/CNT0/s_CNT3_U[14]_i_9/O
                         net (fo=21, routed)          0.797     9.057    clk_gen/CNT0/s_CNT3_U[14]_i_9_n_0
    SLICE_X1Y117         LUT6 (Prop_lut6_I4_O)        0.264     9.321 r  clk_gen/CNT0/s_CNT3_U[14]_i_2/O
                         net (fo=1, routed)           0.000     9.321    clk_gen/CNT0/s_CNT3_U[14]_i_2_n_0
    SLICE_X1Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.036    17.400    clk_gen/CNT0/s_CNT3_U_reg[14]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  8.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X8Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=1, routed)           0.103     1.934    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[10]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X9Y131         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.864    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[0]
    SLICE_X8Y131         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X8Y131         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism             -0.509     1.681    
    SLICE_X8Y131         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.798    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.559     1.666    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y129         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/Q
                         net (fo=1, routed)           0.159     1.966    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[2]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.234%)  route 0.158ns (52.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X9Y132         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.158     1.967    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[13]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.566%)  route 0.162ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.558     1.665    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y128         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.162     1.968    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[4]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.659%)  route 0.166ns (50.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.561     1.668    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  ADRAM_CTRL/counter/cnt_reg[5]/Q
                         net (fo=4, routed)           0.166     1.998    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.870     2.231    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.508     1.722    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.905    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y132         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.159     1.969    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[13]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.563     1.670    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X9Y133         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/Q
                         net (fo=1, routed)           0.159     1.970    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[16]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.303%)  route 0.164ns (53.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.559     1.666    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y129         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/Q
                         net (fo=1, routed)           0.164     1.970    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[6]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.639%)  route 0.161ns (53.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y132         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=1, routed)           0.161     1.971    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[15]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y47   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y49   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y50   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y50   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48   PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48   PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y127   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y127   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y133   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y133   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y122  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y122  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y127   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y127   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y133   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y133   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y122  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y122  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       19.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.772ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.738ns  (logic 1.397ns (29.488%)  route 3.341ns (70.512%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 31.522 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457    18.851    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248    31.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              7.488    39.010    
                         clock uncertainty           -0.035    38.975    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.352    38.623    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                 19.772    

Slack (MET) :             19.772ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.738ns  (logic 1.397ns (29.488%)  route 3.341ns (70.512%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 31.522 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457    18.851    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248    31.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              7.488    39.010    
                         clock uncertainty           -0.035    38.975    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.352    38.623    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                 19.772    

Slack (MET) :             19.874ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.562ns  (logic 1.397ns (30.620%)  route 3.165ns (69.380%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.520ns = ( 31.520 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.282    18.676    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y121         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.246    31.520    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y121         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              7.488    39.008    
                         clock uncertainty           -0.035    38.973    
    SLICE_X8Y121         FDRE (Setup_fdre_C_R)       -0.423    38.550    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 19.874    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.704ns  (logic 1.397ns (29.699%)  route 3.307ns (70.301%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 31.585 - 26.000 ) 
    Source Clock Delay      (SCD):    13.113ns = ( 14.113 - 1.000 ) 
    Clock Pessimism Removal (CPR):    7.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.417    14.113    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.348    14.461 f  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=7, routed)           1.177    15.638    OPTRAM_CTRL/counter/cnt_reg[10]_0[3]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.240    15.878 f  OPTRAM_CTRL/counter/cnt[10]_i_4__1/O
                         net (fo=8, routed)           0.798    16.676    OPTRAM_CTRL/counter/cnt[10]_i_4__1_n_0
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.115    16.791 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.424    17.215    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.275    17.490 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.490    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.804 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.485    18.289    ADDR_LATCH/eqOp_carry_n_0_alias
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.105    18.394 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423    18.817    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207    29.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084    29.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311    31.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              7.528    39.113    
                         clock uncertainty           -0.035    39.078    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352    38.726    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 19.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.001%)  route 0.187ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 r  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.187     3.747    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.189     3.471    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.654    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=7, routed)           0.189     3.750    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.189     3.471    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.654    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.881%)  route 0.157ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.657ns = ( 7.657 - 1.000 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 3.416 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.559     3.416    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128     3.544 r  OPTRAM_CTRL/counter/cnt_reg[7]/Q
                         net (fo=8, routed)           0.157     3.702    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.865     7.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.189     3.468    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     3.598    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.147%)  route 0.202ns (58.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=9, routed)           0.202     3.762    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.189     3.471    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.654    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.986%)  route 0.236ns (59.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y117        FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.164     3.583 r  ADRAM_CTRL/counter/max_reg[10]/Q
                         net (fo=4, routed)           0.236     3.819    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.168     3.492    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.675    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.389%)  route 0.374ns (72.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 3.420 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.563     3.420    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X15Y116        FDRE                                         r  AD_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDRE (Prop_fdre_C_Q)         0.141     3.561 r  AD_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.374     3.935    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.168     3.492    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.788    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 3.420 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.563     3.420    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y116         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     3.561 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=11, routed)          0.241     3.803    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.189     3.471    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.654    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.482%)  route 0.222ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.657ns = ( 7.657 - 1.000 ) 
    Source Clock Delay      (SCD):    2.415ns = ( 3.415 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.558     3.415    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y121         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     3.579 r  OPTRAM_CTRL/counter/cnt_reg[9]/Q
                         net (fo=4, routed)           0.222     3.801    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.865     7.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.189     3.468    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.637%)  route 0.244ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.657ns = ( 7.657 - 1.000 ) 
    Source Clock Delay      (SCD):    2.441ns = ( 3.441 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.584     3.441    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     3.582 r  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=9, routed)           0.244     3.826    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.865     7.657    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y49         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -4.168     3.489    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.672    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.055%)  route 0.245ns (59.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 7.660 - 1.000 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 3.420 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.563     3.420    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y116        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164     3.584 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=10, routed)          0.245     3.830    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.868     7.660    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.168     3.492    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.675    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 1.000 13.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y47   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y49   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y117  ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y116  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X10Y117  ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X10Y116  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.381      12.881     SLICE_X10Y117  ADRAM_CTRL/counter/max_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X10Y117  ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y116   ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X10Y116  ADRAM_CTRL/counter/max_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X9Y117   ADRAM_CTRL/counter/max_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.867      10.367     SLICE_X10Y117  ADRAM_CTRL/counter/max_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.944ns  (logic 1.257ns (31.874%)  route 2.687ns (68.126%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.417    18.001    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.727    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.423    29.304    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.944ns  (logic 1.257ns (31.874%)  route 2.687ns (68.126%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.417    18.001    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.727    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.423    29.304    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.944ns  (logic 1.257ns (31.874%)  route 2.687ns (68.126%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.417    18.001    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.727    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.423    29.304    ADRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.944ns  (logic 1.257ns (31.874%)  route 2.687ns (68.126%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.417    18.001    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.727    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.423    29.304    ADRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.944ns  (logic 1.257ns (31.874%)  route 2.687ns (68.126%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.417    18.001    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              0.174    29.763    
                         clock uncertainty           -0.035    29.727    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.423    29.304    ADRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.936ns  (logic 1.257ns (31.937%)  route 2.679ns (68.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.409    17.993    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.174    29.764    
                         clock uncertainty           -0.035    29.728    
    SLICE_X8Y118         FDRE (Setup_fdre_C_R)       -0.423    29.305    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.936ns  (logic 1.257ns (31.937%)  route 2.679ns (68.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.409    17.993    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.174    29.764    
                         clock uncertainty           -0.035    29.728    
    SLICE_X8Y118         FDRE (Setup_fdre_C_R)       -0.423    29.305    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.936ns  (logic 1.257ns (31.937%)  route 2.679ns (68.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.409    17.993    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.174    29.764    
                         clock uncertainty           -0.035    29.728    
    SLICE_X8Y118         FDRE (Setup_fdre_C_R)       -0.423    29.305    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.383ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.936ns  (logic 1.257ns (31.937%)  route 2.679ns (68.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.409    17.993    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.174    29.764    
                         clock uncertainty           -0.035    29.728    
    SLICE_X9Y118         FDRE (Setup_fdre_C_R)       -0.352    29.376    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.376    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 11.383    

Slack (MET) :             11.383ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.936ns  (logic 1.257ns (31.937%)  route 2.679ns (68.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 29.589 - 25.000 ) 
    Source Clock Delay      (SCD):    13.057ns = ( 14.057 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.348    14.405 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.677    15.082    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X9Y118         LUT5 (Prop_lut5_I2_O)        0.242    15.324 f  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.657    15.981    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.105    16.086 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.086    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.543 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.936    17.479    ADRAM_CTRL/counter/CO[0]
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.409    17.993    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.174    29.764    
                         clock uncertainty           -0.035    29.728    
    SLICE_X9Y118         FDRE (Setup_fdre_C_R)       -0.352    29.376    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.376    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 11.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/request_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.458%)  route 0.387ns (67.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     3.560 r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.279     3.839    main_ctrl/ad_ctrl/state[2]
    SLICE_X12Y118        LUT5 (Prop_lut5_I0_O)        0.045     3.884 r  main_ctrl/ad_ctrl/request_reset_i_1/O
                         net (fo=1, routed)           0.108     3.992    main_ctrl/ad_ctrl/request_reset_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    main_ctrl/ad_ctrl/m_debug_header_OBUF[0]
    SLICE_X12Y118        FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X12Y118        FDRE (Hold_fdre_C_D)         0.063     2.100    main_ctrl/ad_ctrl/request_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.025%)  route 0.657ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.307    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.828     2.189    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -0.188     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X8Y119         FDRE (Hold_fdre_C_R)         0.009     2.045    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.025%)  route 0.657ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.307    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.828     2.189    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism             -0.188     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X8Y119         FDRE (Hold_fdre_C_R)         0.009     2.045    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.025%)  route 0.657ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.307    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.828     2.189    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism             -0.188     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X8Y119         FDRE (Hold_fdre_C_R)         0.009     2.045    ADRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.025%)  route 0.657ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.307    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.828     2.189    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism             -0.188     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X8Y119         FDRE (Hold_fdre_C_R)         0.009     2.045    ADRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.888ns  (logic 0.231ns (26.025%)  route 0.657ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.187     4.307    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.828     2.189    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y119         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism             -0.188     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X8Y119         FDRE (Hold_fdre_C_R)         0.009     2.045    ADRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.265ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.902%)  route 0.661ns (74.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.191     4.311    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.902%)  route 0.661ns (74.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.191     4.311    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.902%)  route 0.661ns (74.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.191     4.311    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.292ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.902%)  route 0.661ns (74.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.419ns = ( 3.419 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.562     3.419    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y117         FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     3.560 f  ADRAM_CTRL/counter/max_reg[2]/Q
                         net (fo=9, routed)           0.382     3.943    ADRAM_CTRL/counter/max_reg[10]_0[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     3.988 r  ADRAM_CTRL/counter/cnt[10]_i_4__0/O
                         net (fo=1, routed)           0.088     4.075    ADRAM_CTRL/counter/cnt[10]_i_4__0_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.045     4.120 r  ADRAM_CTRL/counter/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.191     4.311    ADRAM_CTRL/counter/cnt[10]_i_1__0_n_0
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X9Y118         FDRE (Hold_fdre_C_R)        -0.018     2.019    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  2.292    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :           20  Failing Endpoints,  Worst Slack       -1.885ns,  Total Violation      -30.259ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.799ns (25.383%)  route 2.349ns (74.617%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 6.522 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457     8.086    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248     6.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.066     6.588    
                         clock uncertainty           -0.035     6.553    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.352     6.201    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 -1.885    

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.799ns (25.383%)  route 2.349ns (74.617%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 6.522 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457     8.086    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248     6.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.066     6.588    
                         clock uncertainty           -0.035     6.553    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.352     6.201    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 -1.885    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.799ns (25.657%)  route 2.315ns (74.343%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 f  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 f  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 r  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.365     6.802    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.105     6.907 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     7.524    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     7.629 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     8.052    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.066     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X7Y124         FDRE (Setup_fdre_C_R)       -0.352     6.264    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.937ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.458ns  (logic 0.304ns (66.311%)  route 0.154ns (33.689%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.304    29.894 r  main_ctrl/len_latch/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.154    30.049    main_ctrl/ad_ctrl/max_count_reg[7]_1[3]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[3]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.194    14.112    main_ctrl/ad_ctrl/max_count_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.112    
                         arrival time                          30.049    
  -------------------------------------------------------------------
                         slack                                 15.937    

Slack (MET) :             15.954ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.481ns  (logic 0.304ns (63.143%)  route 0.177ns (36.857%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.304    29.894 r  main_ctrl/len_latch/latched_input_reg[0]/Q
                         net (fo=1, routed)           0.177    30.072    main_ctrl/ad_ctrl/max_count_reg[7]_1[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[0]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.200    14.118    main_ctrl/ad_ctrl/max_count_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.118    
                         arrival time                          30.072    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             16.078ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.493ns  (logic 0.279ns (56.546%)  route 0.214ns (43.454%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.279    29.869 r  main_ctrl/len_latch/latched_input_reg[6]/Q
                         net (fo=1, routed)           0.214    30.084    main_ctrl/ad_ctrl/max_count_reg[7]_1[6]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[6]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.088    14.006    main_ctrl/ad_ctrl/max_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.006    
                         arrival time                          30.084    
  -------------------------------------------------------------------
                         slack                                 16.078    

Slack (MET) :             16.086ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.595ns  (logic 0.304ns (51.054%)  route 0.291ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.304    29.894 r  main_ctrl/len_latch/latched_input_reg[1]/Q
                         net (fo=1, routed)           0.291    30.186    main_ctrl/ad_ctrl/max_count_reg[7]_1[1]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[1]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.182    14.100    main_ctrl/ad_ctrl/max_count_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.100    
                         arrival time                          30.186    
  -------------------------------------------------------------------
                         slack                                 16.086    

Slack (MET) :             16.088ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.595ns  (logic 0.304ns (51.054%)  route 0.291ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.304    29.894 r  main_ctrl/len_latch/latched_input_reg[2]/Q
                         net (fo=1, routed)           0.291    30.186    main_ctrl/ad_ctrl/max_count_reg[7]_1[2]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[2]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.180    14.098    main_ctrl/ad_ctrl/max_count_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.098    
                         arrival time                          30.186    
  -------------------------------------------------------------------
                         slack                                 16.088    

Slack (MET) :             16.091ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.496ns  (logic 0.279ns (56.284%)  route 0.217ns (43.716%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.279    29.869 r  main_ctrl/len_latch/latched_input_reg[5]/Q
                         net (fo=1, routed)           0.217    30.086    main_ctrl/ad_ctrl/max_count_reg[7]_1[5]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[5]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.077    13.995    main_ctrl/ad_ctrl/max_count_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.995    
                         arrival time                          30.086    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.107ns  (arrival time - required time)
  Source:                 main_ctrl/len_latch/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/max_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.520ns  (logic 0.279ns (53.667%)  route 0.241ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.057ns = ( 14.057 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.251    29.590    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y118        FDRE                                         r  main_ctrl/len_latch/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.279    29.869 r  main_ctrl/len_latch/latched_input_reg[4]/Q
                         net (fo=1, routed)           0.241    30.110    main_ctrl/ad_ctrl/max_count_reg[7]_1[4]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.361    14.057    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X10Y118        FDRE                                         r  main_ctrl/ad_ctrl/max_count_reg[4]/C
                         clock pessimism             -0.174    13.883    
                         clock uncertainty            0.035    13.918    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.085    14.003    main_ctrl/ad_ctrl/max_count_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.003    
                         arrival time                          30.110    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.210ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.763ns  (logic 0.431ns (56.519%)  route 0.332ns (43.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.058ns = ( 14.058 - 1.000 ) 
    Source Clock Delay      (SCD):    4.588ns = ( 29.588 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347    29.935 r  main_ctrl/s_hot_reg[4]/Q
                         net (fo=12, routed)          0.332    30.267    main_ctrl/ad_ctrl/Q[0]
    SLICE_X11Y117        LUT6 (Prop_lut6_I3_O)        0.084    30.351 r  main_ctrl/ad_ctrl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    30.351    main_ctrl/ad_ctrl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.362    14.058    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.174    13.884    
                         clock uncertainty            0.035    13.919    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.222    14.141    main_ctrl/ad_ctrl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.141    
                         arrival time                          30.351    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.214ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.765ns  (logic 0.431ns (56.372%)  route 0.334ns (43.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.058ns = ( 14.058 - 1.000 ) 
    Source Clock Delay      (SCD):    4.588ns = ( 29.588 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249    29.588    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.347    29.935 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=12, routed)          0.334    30.269    main_ctrl/ad_ctrl/Q[0]
    SLICE_X11Y117        LUT6 (Prop_lut6_I3_O)        0.084    30.353 r  main_ctrl/ad_ctrl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    30.353    main_ctrl/ad_ctrl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.362    14.058    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.174    13.884    
                         clock uncertainty            0.035    13.919    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.220    14.139    main_ctrl/ad_ctrl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.139    
                         arrival time                          30.353    
  -------------------------------------------------------------------
                         slack                                 16.214    

Slack (MET) :             16.222ns  (arrival time - required time)
  Source:                 main_ctrl/ad_ctrl/request_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.774ns  (logic 0.431ns (55.687%)  route 0.343ns (44.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.058ns = ( 14.058 - 1.000 ) 
    Source Clock Delay      (SCD):    4.589ns = ( 29.589 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250    29.589    main_ctrl/ad_ctrl/m_debug_header_OBUF[0]
    SLICE_X12Y118        FDRE                                         r  main_ctrl/ad_ctrl/request_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.347    29.936 f  main_ctrl/ad_ctrl/request_reset_reg/Q
                         net (fo=5, routed)           0.343    30.279    main_ctrl/ad_ctrl/request_reset
    SLICE_X11Y117        LUT6 (Prop_lut6_I5_O)        0.084    30.363 r  main_ctrl/ad_ctrl/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    30.363    main_ctrl/ad_ctrl/FSM_sequential_state[2]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.362    14.058    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]_2[0]
    SLICE_X11Y117        FDRE                                         r  main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.174    13.884    
                         clock uncertainty            0.035    13.919    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.222    14.141    main_ctrl/ad_ctrl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.141    
                         arrival time                          30.363    
  -------------------------------------------------------------------
                         slack                                 16.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.694ns (25.301%)  route 2.049ns (74.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 17.162 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.769     7.681    clk_gen/CNT0/m_reset
    SLICE_X4Y112         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.323    17.162    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.419    
                         clock uncertainty           -0.035    17.383    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.327    17.056    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.694ns (25.301%)  route 2.049ns (74.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 17.162 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.769     7.681    clk_gen/CNT0/m_reset
    SLICE_X4Y112         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.323    17.162    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.419    
                         clock uncertainty           -0.035    17.383    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.327    17.056    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.694ns (25.301%)  route 2.049ns (74.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 17.162 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.769     7.681    clk_gen/CNT0/m_reset
    SLICE_X4Y112         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.323    17.162    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.419    
                         clock uncertainty           -0.035    17.383    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.327    17.056    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.694ns (25.301%)  route 2.049ns (74.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 17.162 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.769     7.681    clk_gen/CNT0/m_reset
    SLICE_X4Y112         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.323    17.162    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.419    
                         clock uncertainty           -0.035    17.383    
    SLICE_X4Y112         FDPE (Recov_fdpe_C_PRE)     -0.288    17.095    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.694ns (26.863%)  route 1.889ns (73.137%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.610     7.521    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X4Y115         FDCE (Recov_fdce_C_CLR)     -0.327    17.053    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.694ns (26.863%)  route 1.889ns (73.137%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.610     7.521    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X4Y115         FDCE (Recov_fdce_C_CLR)     -0.327    17.053    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.694ns (26.863%)  route 1.889ns (73.137%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.610     7.521    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X4Y115         FDCE (Recov_fdce_C_CLR)     -0.327    17.053    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.694ns (26.863%)  route 1.889ns (73.137%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.610     7.521    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.416    
                         clock uncertainty           -0.035    17.380    
    SLICE_X4Y115         FDCE (Recov_fdce_C_CLR)     -0.327    17.053    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.694ns (28.214%)  route 1.766ns (71.786%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.486     7.398    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.321    17.160    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.417    
                         clock uncertainty           -0.035    17.381    
    SLICE_X4Y114         FDCE (Recov_fdce_C_CLR)     -0.327    17.054    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.694ns (28.214%)  route 1.766ns (71.786%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 17.160 - 12.500 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X5Y119         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=7, routed)           0.533     5.849    ADDR_LATCH/sel0[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.954 r  ADDR_LATCH/s_hot[8]_i_5/O
                         net (fo=10, routed)          0.377     6.332    ADDR_LATCH/s_hot[8]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.437 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=8, routed)           0.370     6.807    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.105     6.912 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.486     7.398    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.321    17.160    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.256    17.417    
                         clock uncertainty           -0.035    17.381    
    SLICE_X4Y114         FDCE (Recov_fdce_C_CLR)     -0.327    17.054    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  9.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.156ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.757%)  route 0.439ns (70.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.191    27.321    clk_gen/CNT0/m_reset
    SLICE_X4Y113         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y113         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y113         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.321    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.156ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.757%)  route 0.439ns (70.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.191    27.321    clk_gen/CNT0/m_reset
    SLICE_X4Y113         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y113         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y113         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.321    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.156ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.757%)  route 0.439ns (70.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.191    27.321    clk_gen/CNT0/m_reset
    SLICE_X4Y113         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y113         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y113         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.321    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.156ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.757%)  route 0.439ns (70.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.191    27.321    clk_gen/CNT0/m_reset
    SLICE_X4Y113         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y113         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y113         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.321    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.217ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.101%)  route 0.500ns (72.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.252    27.382    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y114         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.382    
  -------------------------------------------------------------------
                         slack                                 13.217    

Slack (MET) :             13.217ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.101%)  route 0.500ns (72.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.252    27.382    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y114         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.382    
  -------------------------------------------------------------------
                         slack                                 13.217    

Slack (MET) :             13.217ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.101%)  route 0.500ns (72.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.252    27.382    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y114         FDCE (Remov_fdce_C_CLR)     -0.085    14.165    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.165    
                         arrival time                          27.382    
  -------------------------------------------------------------------
                         slack                                 13.217    

Slack (MET) :             13.220ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.101%)  route 0.500ns (72.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 14.724 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.252    27.382    clk_gen/CNT0/m_reset
    SLICE_X4Y114         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.863    14.724    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.215    
                         clock uncertainty            0.035    14.250    
    SLICE_X4Y114         FDPE (Remov_fdpe_C_PRE)     -0.088    14.162    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.162    
                         arrival time                          27.382    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.286ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.668%)  route 0.568ns (75.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 14.723 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.320    27.450    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.214    
                         clock uncertainty            0.035    14.249    
    SLICE_X4Y115         FDCE (Remov_fdce_C_CLR)     -0.085    14.164    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                        -14.164    
                         arrival time                          27.450    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.668%)  route 0.568ns (75.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 14.723 - 12.500 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 26.696 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.589    26.696    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y119         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141    26.837 f  EDGE_1/reg_reg[0]/Q
                         net (fo=4, routed)           0.248    27.085    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.045    27.130 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=82, routed)          0.320    27.450    clk_gen/CNT0/m_reset
    SLICE_X4Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.214    
                         clock uncertainty            0.035    14.249    
    SLICE_X4Y115         FDCE (Remov_fdce_C_CLR)     -0.085    14.164    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                        -14.164    
                         arrival time                          27.450    
  -------------------------------------------------------------------
                         slack                                 13.286    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.839ns (56.760%)  route 3.686ns (43.240%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.383     5.219    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.524 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.524    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.831ns (57.535%)  route 3.566ns (42.465%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.263     5.099    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.397 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.397    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 4.832ns (58.367%)  route 3.447ns (41.633%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.144     4.980    m_data_IOBUF[1]_inst/T
    L7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.299     8.279 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.279    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 4.849ns (59.302%)  route 3.328ns (40.698%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.025     4.861    m_data_IOBUF[4]_inst/T
    L5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.316     8.177 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.177    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.850ns (60.181%)  route 3.209ns (39.819%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.906     4.743    m_data_IOBUF[3]_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.317     8.059 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.059    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.841ns (61.036%)  route 3.090ns (38.964%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.787     4.624    m_data_IOBUF[6]_inst/T
    N6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.307     7.931 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.931    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.834ns (61.931%)  route 2.971ns (38.069%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.668     4.505    m_data_IOBUF[5]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.301     7.805 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.805    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.701ns  (logic 4.843ns (62.891%)  route 2.858ns (37.109%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.731    m_ren_IBUF
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.105     2.836 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.555     4.391    m_data_IOBUF[7]_inst/T
    M4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.310     7.701 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.701    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 1.762ns (25.311%)  route 5.201ns (74.689%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.959     4.393    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     4.498 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.547     5.044    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     5.149 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           1.091     6.240    clk_gen/CNT0/m_cw19_out
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.119     6.359 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.604     6.963    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 1.762ns (25.311%)  route 5.201ns (74.689%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.959     4.393    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     4.498 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.547     5.044    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     5.149 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           1.091     6.240    clk_gen/CNT0/m_cw19_out
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.119     6.359 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.604     6.963    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X5Y115         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.249ns (60.217%)  route 0.165ns (39.783%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.165     0.313    clk_gen/CNT0/s_wr_L
    SLICE_X8Y115         LUT3 (Prop_lut3_I2_O)        0.101     0.414 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     0.414    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.640%)  route 0.169ns (40.360%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.169     0.317    clk_gen/CNT0/s_wr_L
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.101     0.418 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.418    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.209ns (47.530%)  route 0.231ns (52.470%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.231     0.395    clk_gen/CNT0/s_wr_M
    SLICE_X8Y115         LUT3 (Prop_lut3_I2_O)        0.045     0.440 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.440    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.247ns (41.434%)  route 0.349ns (58.566%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.350 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.246     0.596    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X7Y114         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.247ns (41.403%)  route 0.350ns (58.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.350 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.246     0.597    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.247ns (41.403%)  route 0.350ns (58.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.350 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.246     0.597    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.247ns (41.403%)  route 0.350ns (58.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.350 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.246     0.597    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.247ns (41.403%)  route 0.350ns (58.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.350 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.246     0.597    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.251ns (41.686%)  route 0.351ns (58.314%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.103     0.354 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.248     0.602    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.251ns (41.686%)  route 0.351ns (58.314%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.103     0.251    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.103     0.354 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.248     0.602    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 3.673ns (38.082%)  route 5.971ns (61.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y120        FDRE                                         r  DA_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.379     5.252 r  DA_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           5.971    11.223    m_dac_d_OBUF[6]
    AD13                 OBUF (Prop_obuf_I_O)         3.294    14.517 r  m_dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.517    m_dac_d[6]
    AD13                                                              r  m_dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 3.661ns (38.122%)  route 5.943ns (61.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y120        FDRE                                         r  DA_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.379     5.252 r  DA_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           5.943    11.195    m_dac_d_OBUF[7]
    AB11                 OBUF (Prop_obuf_I_O)         3.282    14.477 r  m_dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.477    m_dac_d[7]
    AB11                                                              r  m_dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 3.671ns (38.766%)  route 5.798ns (61.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y120        FDRE                                         r  DA_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.379     5.252 r  DA_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           5.798    11.050    m_dac_d_OBUF[5]
    AD14                 OBUF (Prop_obuf_I_O)         3.292    14.342 r  m_dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.342    m_dac_d[5]
    AD14                                                              r  m_dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 3.715ns (42.291%)  route 5.069ns (57.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y119         FDRE                                         r  DA_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  DA_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           5.069    10.386    m_dac_d_OBUF[1]
    AF3                  OBUF (Prop_obuf_I_O)         3.336    13.722 r  m_dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.722    m_dac_d[1]
    AF3                                                               r  m_dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 3.710ns (42.890%)  route 4.940ns (57.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y119         FDRE                                         r  DA_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  DA_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           4.940    10.257    m_dac_d_OBUF[3]
    AC3                  OBUF (Prop_obuf_I_O)         3.331    13.588 r  m_dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.588    m_dac_d[3]
    AC3                                                               r  m_dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 3.712ns (43.692%)  route 4.784ns (56.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.424     4.938    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y119         FDRE                                         r  DA_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.379     5.317 r  DA_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           4.784    10.101    m_dac_d_OBUF[2]
    AF2                  OBUF (Prop_obuf_I_O)         3.333    13.434 r  m_dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.434    m_dac_d[2]
    AF2                                                               r  m_dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 3.706ns (44.081%)  route 4.701ns (55.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y119         FDRE                                         r  DA_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.379     5.252 r  DA_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           4.701     9.953    m_dac_d_OBUF[0]
    AF4                  OBUF (Prop_obuf_I_O)         3.327    13.280 r  m_dac_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.280    m_dac_d[0]
    AF4                                                               r  m_dac_d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 3.704ns (44.247%)  route 4.667ns (55.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y120        FDRE                                         r  DA_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.379     5.252 r  DA_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           4.667     9.918    m_dac_d_OBUF[4]
    AC2                  OBUF (Prop_obuf_I_O)         3.325    13.243 r  m_dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.243    m_dac_d[4]
    AC2                                                               r  m_dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.885%)  route 0.173ns (55.115%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.590     1.697    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y118         FDRE                                         r  clk_gen/s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.838 r  clk_gen/s_data_reg[6]/Q
                         net (fo=4, routed)           0.173     2.011    clk_gen/CNT0/s_REG_reg[7]_0[6]
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_mode_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.125%)  route 0.208ns (49.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.208     2.041    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  clk_gen/CNT0/s_mode_i_1/O
                         net (fo=1, routed)           0.000     2.086    clk_gen/CNT0/s_mode_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  clk_gen/CNT0/s_mode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.148ns (35.225%)  route 0.272ns (64.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.148     1.817 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.272     2.089    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.148ns (32.660%)  route 0.305ns (67.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.148     1.817 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.305     2.122    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.164ns (31.196%)  route 0.362ns (68.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.362     2.195    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X6Y116         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.247ns (46.231%)  route 0.287ns (53.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.148     1.817 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.287     2.104    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.099     2.203 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     2.203    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.164ns (29.446%)  route 0.393ns (70.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.393     2.226    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X5Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.148ns (25.924%)  route 0.423ns (74.076%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.148     1.817 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.423     2.240    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.164ns (28.608%)  route 0.409ns (71.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.409     2.242    clk_gen/CNT0/s_REG_reg[7]_0[2]
    SLICE_X5Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.164ns (28.343%)  route 0.415ns (71.657%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.562     1.669    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.415     2.247    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.873%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.429    18.443    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.384    18.827 f  clk_gen/CNT0/s_CNT2_reg[9]/Q
                         net (fo=3, routed)           0.823    19.650    clk_gen/CNT0/s_CNT2_reg[9]
    SLICE_X7Y114         LUT4 (Prop_lut4_I3_O)        0.105    19.755 f  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.456    20.211    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I4_O)        0.105    20.316 f  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.528    20.844    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.105    20.949 f  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.840    22.790    clk_gen/CNT0/s_sys_clk_g_i_2_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    22.895 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    23.481    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.562 f  s_sys_clk_g/O
                         net (fo=56, routed)          2.658    26.221    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    29.506 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.506    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.429    18.443    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.384    18.827 f  clk_gen/CNT0/s_CNT2_reg[9]/Q
                         net (fo=3, routed)           0.823    19.650    clk_gen/CNT0/s_CNT2_reg[9]
    SLICE_X7Y114         LUT4 (Prop_lut4_I3_O)        0.105    19.755 f  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.456    20.211    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I4_O)        0.105    20.316 f  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.528    20.844    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.105    20.949 f  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.840    22.790    clk_gen/CNT0/s_sys_clk_g_i_2_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    22.895 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    23.481    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.562 f  s_sys_clk_g/O
                         net (fo=56, routed)          2.661    26.224    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    29.005 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    29.005    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 3.706ns (53.064%)  route 3.278ns (46.936%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.421    14.117    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.433    14.550 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           3.278    17.828    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    21.102 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.102    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.711ns (53.679%)  route 3.203ns (46.321%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.421    14.117    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.433    14.550 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           3.203    17.753    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       3.278    21.031 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.031    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 3.663ns (53.889%)  route 3.135ns (46.111%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.423    14.119    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.379    14.498 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           3.135    17.633    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    20.917 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.917    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.645ns (53.683%)  route 3.145ns (46.317%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.423    14.119    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.379    14.498 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           3.145    17.643    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    20.909 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.909    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.702ns (54.790%)  route 3.055ns (45.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.421    14.117    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.433    14.550 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           3.055    17.605    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       3.269    20.874 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.874    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.655ns (54.853%)  route 3.008ns (45.147%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.423    14.119    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X4Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    14.498 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           3.008    17.506    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    20.782 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.782    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 3.646ns (57.463%)  route 2.699ns (42.537%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.421    14.117    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.379    14.496 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           2.699    17.195    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    20.463 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.463    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.664ns (59.015%)  route 2.545ns (40.985%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.423     5.937    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     6.370 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.626     6.996    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.126     7.122 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.538     7.659    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.283     7.942 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.217     8.160    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.671     8.936    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.379     9.315 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.352     9.667    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.772 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.777    10.549    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.105    10.654 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.270    11.923    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.105    12.028 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    12.615    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    12.696 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.423    14.119    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.379    14.498 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           2.545    17.043    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    20.328 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.328    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.818     3.676    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     4.867 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.867    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.825     3.683    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     4.923 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.923    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.381ns (58.980%)  route 0.961ns (41.020%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.588     3.445    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     3.586 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.961     4.547    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     5.787 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.787    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.364ns (55.573%)  route 1.090ns (44.427%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.444    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X7Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     3.585 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           1.090     4.676    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     5.898 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.898    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.372ns (52.953%)  route 1.219ns (47.047%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.588     3.445    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X4Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     3.586 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           1.219     4.805    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     6.036 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.036    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.388ns (51.763%)  route 1.294ns (48.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.444    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164     3.608 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           1.294     4.902    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     6.126 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.126    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.362ns (50.679%)  route 1.326ns (49.321%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.588     3.445    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     3.586 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.326     4.912    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     6.134 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.134    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.380ns (51.298%)  route 1.311ns (48.702%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.588     3.445    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     3.586 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           1.311     4.897    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     6.136 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.136    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.398ns (50.689%)  route 1.360ns (49.311%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.444    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164     3.608 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           1.360     4.968    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     6.201 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.201    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.393ns (49.282%)  route 1.433ns (50.718%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.241     2.529    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.832    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.858 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.587     3.444    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164     3.608 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           1.433     5.042    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     6.270 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.270    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.917ns (23.561%)  route 6.220ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.653     8.138    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249     4.588    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.917ns (23.561%)  route 6.220ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.653     8.138    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249     4.588    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.917ns (23.561%)  route 6.220ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.653     8.138    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249     4.588    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[8]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.917ns (23.561%)  route 6.220ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.653     8.138    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249     4.588    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X14Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[9]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.945%)  route 6.090ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.523     8.007    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250     4.589    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.945%)  route 6.090ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.523     8.007    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250     4.589    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.945%)  route 6.090ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.523     8.007    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250     4.589    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.945%)  route 6.090ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.523     8.007    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250     4.589    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.917ns (23.945%)  route 6.090ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.523     8.007    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.250     4.589    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.917ns (24.245%)  route 5.991ns (75.755%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.673     5.107    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=11, routed)          1.296     6.508    ADDR_LATCH/latched_input_reg[5]_1[0]
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.115     6.623 r  ADDR_LATCH/max[10]_i_1/O
                         net (fo=12, routed)          0.598     7.221    ADDR_LATCH/s_hot_reg[2][0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.264     7.485 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.424     7.908    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X13Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        1.249     4.588    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.279ns (49.250%)  route 0.288ns (50.750%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.288     0.452    clk_gen/CNT0/Q[0]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045     0.497 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.497    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.567 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.567    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_7
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.864    14.725    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.315ns (52.282%)  route 0.288ns (47.718%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.288     0.452    clk_gen/CNT0/Q[0]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045     0.497 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.497    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.603 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.603    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_6
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.864    14.725    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.254ns (41.424%)  route 0.359ns (58.576%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.221     0.385    clk_gen/CNT0/Q[0]
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           0.138     0.568    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.613 r  clk_gen/CNT0/s_CNT3_D[14]_i_2/O
                         net (fo=1, routed)           0.000     0.613    clk_gen/CNT0/p_3_in[14]
    SLICE_X3Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.254ns (39.711%)  route 0.386ns (60.289%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.221     0.385    clk_gen/CNT0/Q[0]
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           0.164     0.595    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.640 r  clk_gen/CNT0/s_CNT3_D[9]_i_1/O
                         net (fo=1, routed)           0.000     0.640    clk_gen/CNT0/p_3_in[9]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.254ns (39.698%)  route 0.386ns (60.302%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.221     0.385    clk_gen/CNT0/Q[0]
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           0.165     0.595    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.640 r  clk_gen/CNT0/s_CNT3_D[11]_i_1/O
                         net (fo=1, routed)           0.000     0.640    clk_gen/CNT0/p_3_in[11]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.254ns (39.687%)  route 0.386ns (60.313%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.221     0.385    clk_gen/CNT0/Q[0]
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           0.165     0.595    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.640 r  clk_gen/CNT0/s_CNT3_D[8]_i_1/O
                         net (fo=1, routed)           0.000     0.640    clk_gen/CNT0/p_3_in[8]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/D
                            (falling edge-triggered cell FDPE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.355ns (55.253%)  route 0.288ns (44.747%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.288     0.452    clk_gen/CNT0/Q[0]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045     0.497 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.497    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.643 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.643    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_5
    SLICE_X4Y112         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.864    14.725    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y112         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.505%)  route 0.434ns (67.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.434     0.598    clk_gen/CNT0/Q[0]
    SLICE_X2Y112         LUT5 (Prop_lut5_I4_O)        0.045     0.643 r  clk_gen/CNT0/s_CNT3_D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.643    clk_gen/CNT0/s_CNT3_D[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.865    14.726    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.484%)  route 0.389ns (60.516%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.221     0.385    clk_gen/CNT0/Q[0]
    SLICE_X2Y116         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  clk_gen/CNT0/s_CNT3_D[14]_i_3/O
                         net (fo=7, routed)           0.168     0.598    clk_gen/CNT0/s_CNT3_D[14]_i_3_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.643 r  clk_gen/CNT0/s_CNT3_D[10]_i_1/O
                         net (fo=1, routed)           0.000     0.643    clk_gen/CNT0/p_3_in[10]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.254%)  route 0.439ns (67.746%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=14, routed)          0.439     0.603    clk_gen/CNT0/Q[0]
    SLICE_X2Y112         LUT5 (Prop_lut5_I4_O)        0.045     0.648 r  clk_gen/CNT0/s_CNT3_D[1]_i_1/O
                         net (fo=1, routed)           0.000     0.648    clk_gen/CNT0/s_CNT3_D[1]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.865    14.726    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.138ns  (logic 1.643ns (26.772%)  route 4.495ns (73.228%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 6.522 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457     6.138    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248     6.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.138ns  (logic 1.643ns (26.772%)  route 4.495ns (73.228%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 6.522 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.457     6.138    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.248     6.522    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.643ns (26.920%)  route 4.461ns (73.080%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 6.585 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          3.421     4.855    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.617     5.577    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.105     5.682 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.423     6.105    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.207     4.593    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.677 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.197    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.274 r  s_sys_clk_g/O
                         net (fo=56, routed)          1.311     6.585    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X7Y124         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.271ns (13.145%)  route 1.791ns (86.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.624ns = ( 7.624 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           1.791     2.063    AD_LATCH/D[6]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.831     7.624    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.198ns  (logic 0.273ns (12.433%)  route 1.925ns (87.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.624ns = ( 7.624 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.925     2.198    AD_LATCH/D[7]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.831     7.624    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.290ns (13.078%)  route 1.926ns (86.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.624ns = ( 7.624 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           1.926     2.216    AD_LATCH/D[4]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.831     7.624    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X14Y116        FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.278ns  (logic 0.298ns (13.074%)  route 1.980ns (86.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns = ( 7.627 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.980     2.278    AD_LATCH/D[2]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.834     7.627    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[2]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.322ns  (logic 0.269ns (11.606%)  route 2.052ns (88.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns = ( 7.627 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         0.269     0.269 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           2.052     2.322    AD_LATCH/D[1]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.834     7.627    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.337ns  (logic 0.299ns (12.798%)  route 2.038ns (87.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.624ns = ( 7.624 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           2.038     2.337    AD_LATCH/D[3]
    SLICE_X15Y116        FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.831     7.624    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X15Y116        FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.403ns  (logic 0.267ns (11.127%)  route 2.136ns (88.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns = ( 7.627 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         0.267     0.267 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           2.136     2.403    AD_LATCH/D[0]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.834     7.627    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y112        FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.464ns  (logic 0.360ns (14.611%)  route 2.104ns (85.389%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 7.619 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.662     1.932    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.307     2.284    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.135     2.464    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y121         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.826     7.619    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y121         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.527ns  (logic 0.360ns (14.246%)  route 2.167ns (85.754%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        6.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 7.620 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.662     1.932    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.307     2.284    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.198     2.527    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.827     7.620    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.527ns  (logic 0.360ns (14.246%)  route 2.167ns (85.754%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        6.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.620ns = ( 7.620 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.662     1.932    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=14, routed)          0.307     2.284    ADDR_LATCH/latched_input_reg[6]_3[0]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.198     2.527    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1344, routed)        0.857     3.218    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.204     3.422 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=4, routed)           0.318     3.740    ADDR_LATCH/sel0[5]
    SLICE_X6Y120         LUT4 (Prop_lut4_I1_O)        0.058     3.798 r  ADDR_LATCH/s_hot[8]_i_4/O
                         net (fo=7, routed)           0.281     4.079    ADDR_LATCH/s_hot[8]_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.147     4.226 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=4, routed)           0.111     4.337    clk_gen/CNT0/s_sys_clk_g
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.056     4.393 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.401     4.794    clk_gen/CNT0/s_wr
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.175     4.969 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=7, routed)           0.198     5.167    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y116         LUT4 (Prop_lut4_I3_O)        0.056     5.223 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.403     5.626    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.056     5.682 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.734     6.416    clk_gen/CNT0/s_sys_clk_g_i_4_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I4_O)        0.056     6.472 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     6.763    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.792 r  s_sys_clk_g/O
                         net (fo=56, routed)          0.827     7.620    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C





