wb_dma_ch_pri_enc/wire_pri27_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.176945 1.802042 -1.714491 0.530098 -0.396972 1.470033 -1.844772 0.201452 -0.772395 2.288764 0.993980 0.301701 1.175229 -2.854822 4.327600 0.595854 1.527653 1.333478 2.806220 -2.597636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.333738 2.673586 -0.155427 1.175550 0.628857 -0.359103 -2.528180 0.464741 2.517979 -2.901757 -1.756866 2.949533 -0.119120 -1.559098 2.666843 -0.748653 1.294668 -1.906414 0.304973 -0.958711
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.393387 -1.051768 -0.033500 -2.108896 1.244401 2.090511 2.967269 1.206557 -1.473396 -1.258850 1.330642 0.445919 -4.442427 -0.476815 1.373325 -2.788055 0.832430 0.789254 2.502118 -0.627326
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_rf/assign_1_ch_adr0 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_rf/reg_ch_busy 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
wb_dma_wb_slv/always_5 -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_wb_slv/always_4 -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_wb_slv/always_3 -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_wb_slv/always_1 -1.671393 1.625790 5.877732 -2.357389 -3.219941 -4.862342 -1.242321 3.614752 1.915348 1.618409 0.932218 1.605697 1.088137 -0.527699 1.775826 -4.241353 -4.864505 -0.462662 0.627571 -0.345694
wb_dma_ch_sel/always_44/case_1/cond -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma_rf/wire_ch0_csr 1.349498 2.450211 -0.725392 1.229809 -1.242348 -0.906677 -2.111571 -0.879455 1.611118 -1.012187 -1.448648 2.388473 6.026008 1.461903 0.968525 -2.608856 -2.625967 -0.047856 -6.315084 3.061787
wb_dma_de/wire_done 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_pri_enc/wire_pri11_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.803732 3.426998 -0.963739 1.769668 3.517515 3.687599 1.257107 -2.793511 0.507386 -1.441920 1.200757 3.051675 0.504931 1.937959 1.030926 -0.398260 -1.673007 0.113544 -1.760542 1.877154
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma_de/always_13/stmt_1 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_de/always_4/if_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_arb/input_req -1.486317 -0.069133 -1.388850 -1.201275 0.104898 2.445180 2.669497 1.318197 -4.983938 -1.855425 2.243464 -1.168179 -2.013597 -1.137143 0.222353 -4.079649 2.477989 -0.357484 -1.573642 2.437693
wb_dma_wb_mast/input_mast_din -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_ch_pri_enc/wire_pri20_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_rf/always_26/if_1/if_1 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.111060 -2.942617 0.778217 0.953192 1.054953 0.669374 -2.274755 -0.369305 1.225730 1.406675 0.074155 -1.073544 0.847128 0.425211 0.182300 0.784855 -3.431479 0.014641 3.488580 -2.433935
wb_dma_ch_sel/assign_145_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_ch_sel/wire_ch_sel 2.552856 0.936438 -0.864953 -1.588486 -1.412970 -1.793462 2.175824 -1.200979 -0.763508 -3.070805 -0.943850 0.568468 -1.206650 -2.233358 -0.890015 -4.888544 2.014949 -0.182586 -4.440237 1.988856
wb_dma_rf/inst_u19 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u18 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u17 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u16 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u15 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u14 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u13 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u12 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u11 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u10 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.172063 0.242972 5.419970 1.183999 0.297248 3.398856 4.608902 -1.546557 0.209581 -2.846663 -2.572364 -0.371799 1.435436 -0.683980 -0.386596 0.400801 -4.077945 -1.259992 -2.701399 -1.106055
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.126098 -2.455353 -0.214129 1.374765 -1.164609 1.707376 -0.733227 1.636832 -3.282997 -0.701305 -1.556943 -5.050208 2.634614 -4.894633 1.982478 -0.075870 -0.451326 -1.347638 3.071810 -0.351652
wb_dma/input_wb1_ack_i -1.477496 -0.718064 1.039362 0.668799 2.177301 -0.462971 -0.098480 2.454313 -1.020987 -1.030701 0.378341 0.950367 -1.725573 1.471888 1.112757 -1.035563 -1.995309 -0.507599 -1.023306 0.159436
wb_dma/wire_slv0_we -0.502698 2.590681 1.765038 -2.205765 -2.494527 -0.931123 4.958836 0.451396 -1.665196 0.568443 0.362147 -0.193098 -1.135163 -1.008827 0.811404 -2.823055 2.378222 2.069324 -3.971863 0.470107
wb_dma_ch_rf/reg_ch_sz_inf 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_rf 0.470078 2.233303 2.346303 -1.261122 -2.554835 -1.293084 2.104803 -0.082985 1.593110 -0.389711 -2.839333 -0.418399 -0.028677 -2.165658 -0.317468 -1.498941 2.825193 -0.164645 -2.329351 0.607784
wb_dma_ch_sel/wire_gnt_p1_d 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.231467 4.013463 -1.877144 1.706301 0.698917 3.687482 0.025574 -3.776838 -1.196458 1.631749 0.797794 0.798598 1.107476 -2.725990 1.881791 -0.509999 1.657243 0.890147 -0.416867 -0.827179
wb_dma_ch_sel/input_ch1_txsz 0.819767 0.240503 0.299342 -0.384872 0.197804 1.168274 -2.694753 2.324925 -0.783902 1.278761 1.934482 2.079085 0.584146 0.642177 4.236183 0.653183 -2.506016 1.221858 3.005852 -1.199432
wb_dma/wire_ch3_txsz 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/assign_7_pri2 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_pri_enc/inst_u30 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/assign_3_dma_nd -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_rf/assign_6_pointer 2.607244 -0.937729 1.002038 -0.491090 -1.774648 3.278874 0.191902 -2.355102 -3.997613 1.346845 0.407063 -0.720686 1.200607 -4.416148 -1.294760 -2.216674 -3.247182 -0.704678 4.672860 -0.372508
wb_dma_ch_rf/wire_ch_adr0_dewe -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_pri_enc/always_2/if_1/cond 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_sel/input_ch0_txsz 0.395524 3.264714 -2.102853 2.483344 0.609828 2.628886 -1.634319 -2.258300 -0.536416 1.169321 -0.244231 1.171356 2.727252 -1.925213 3.000944 0.335959 0.961974 0.642539 -1.139520 -1.949557
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.552856 0.936438 -0.864953 -1.588486 -1.412970 -1.793462 2.175824 -1.200979 -0.763508 -3.070805 -0.943850 0.568468 -1.206650 -2.233358 -0.890015 -4.888544 2.014949 -0.182586 -4.440237 1.988856
wb_dma_ch_sel/always_3 -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_rf/input_de_txsz_we -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/assign_145_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/always_3/if_1/if_1/cond -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_rf/always_1/case_1 0.798630 -1.103987 3.124463 1.606683 1.302509 -1.194891 -0.128961 -2.109673 4.538849 0.731830 -0.158872 2.400511 -0.514480 1.258783 -1.040706 0.068005 -2.023875 -0.000314 1.557247 -2.288657
wb_dma_rf/always_2/if_1/if_1/stmt_1 1.009774 -0.405224 0.007627 1.478817 1.537822 -4.669500 -1.367244 0.259132 1.834589 -0.749899 -0.162182 -0.733487 0.149928 -1.677060 1.122012 -0.140274 -3.935142 -1.498537 1.880975 -3.457993
wb_dma_ch_sel/assign_99_valid/expr_1 -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_wb_slv/reg_slv_adr -1.671393 1.625790 5.877732 -2.357389 -3.219941 -4.862342 -1.242321 3.614752 1.915348 1.618409 0.932218 1.605697 1.088137 -0.527699 1.775826 -4.241353 -4.864505 -0.462662 0.627571 -0.345694
wb_dma_ch_sel/assign_8_pri2 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_wb_mast/wire_wb_cyc_o 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_paused -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/assign_67_dma_done_all -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.363907 1.962516 0.351360 -0.358512 -0.530087 0.816055 -0.265313 0.919282 0.195890 -4.297166 0.595054 0.975191 -0.193067 -1.621067 0.306564 -2.537248 3.339190 -2.621913 -1.230602 4.776704
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -4.461996 0.493077 -0.674885 -0.356332 0.469026 2.215657 3.765938 0.533134 -1.928341 -0.173234 1.327354 -2.417698 -0.465240 -1.842545 0.825746 -4.199271 2.707646 -0.055154 -1.001637 0.852656
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/always_39/case_1/stmt_4 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_pri_enc/wire_pri14_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_39/case_1/stmt_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_rf/wire_ch6_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -3.715646 0.385478 2.045117 2.330340 1.957481 0.258190 -0.809720 -0.030240 1.754305 -0.026763 0.861441 -0.476955 1.968901 0.376021 1.765990 -3.845031 -3.534345 -0.949750 -1.609386 -1.211666
wb_dma_wb_if/input_wb_we_i -4.361101 -1.796027 3.709599 1.223333 0.530646 -0.607754 0.068102 5.104847 0.834754 -2.764067 -1.517493 -1.505730 2.582699 1.311633 3.406103 1.180674 -3.846612 -1.450708 -1.634609 -1.322868
wb_dma_ch_sel/assign_141_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.229066 -3.351234 -0.928318 0.395872 0.662667 0.465771 -0.719456 0.336574 2.208487 -2.559474 1.469723 -1.151703 2.514093 1.561712 0.648284 -4.720579 0.714442 0.390494 -2.645723 2.691264
wb_dma_ch_sel_checker 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_rf/reg_ch_dis 0.612381 2.740713 -2.257297 0.684459 -0.836909 -1.191526 -0.112259 1.281742 -1.295903 -2.318653 -2.191375 1.734484 0.979175 -2.776329 3.244295 -1.932104 2.772478 -0.544844 -3.410357 -1.698583
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_rf/wire_ch0_am1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_rf/wire_pointer_we -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_wb_slv/always_3/stmt_1 -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_ch_rf/always_2/if_1/if_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_pri_enc_sub/assign_1_pri_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/input_ch0_adr0 -0.647332 -2.433860 -0.313985 -0.788659 -2.017089 -3.161984 -0.602149 0.177721 2.908572 0.909365 -0.069134 -1.340585 2.527782 -2.214939 1.333580 -1.710804 0.116072 0.935799 2.073573 -1.057996
wb_dma_ch_sel/input_ch0_adr1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_wb_slv/assign_4 -2.800655 -2.725615 -0.072288 0.360871 3.374466 -2.025767 0.251653 -0.857481 2.292977 1.824866 4.099024 -2.367484 -0.395718 1.035926 -0.556125 0.171753 -3.456053 0.693558 2.058938 2.640497
wb_dma_wb_mast/input_wb_data_i -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma_de/wire_adr1_cnt_next1 -1.245420 1.058810 -0.829518 -0.769048 1.453617 2.442142 2.659363 -1.551749 4.343533 -0.451775 1.808275 1.510765 2.207132 1.926132 1.578751 0.412297 -0.054530 1.890968 2.544776 2.835964
wb_dma_ch_sel/inst_u2 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/inst_u1 -1.849431 -0.606027 -2.826325 -2.252379 -1.425154 2.169183 4.204141 -0.130108 -1.820222 -1.807850 2.061035 -0.889489 1.383051 -1.445508 1.047623 -3.127367 4.023270 1.868685 -1.065974 3.217033
wb_dma_ch_sel/inst_u0 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_adr0 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma/wire_adr1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/assign_131_req_p0/expr_1 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_rf/assign_18_pointer_we -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/wire_req_p0 -1.937667 -0.848116 -3.460761 -0.793081 -0.073426 2.167535 2.749975 -0.535155 -4.399519 -1.171075 2.632100 -2.295033 -0.165357 -1.609864 -0.253222 -3.269950 3.412464 0.654365 -2.014636 2.413470
wb_dma_ch_sel/wire_req_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma/wire_ndnr -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_de/reg_mast0_drdy_r -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_sel/assign_137_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/always_23/block_1/case_1/block_11 -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_rf/wire_pointer2 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_rf/wire_pointer3 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_rf/wire_pointer0 1.844769 0.113409 1.808360 0.382897 -0.372408 4.107445 -0.305044 -3.113515 -2.889628 1.704649 0.066652 -0.854207 -0.710702 -3.994381 -1.927444 -3.049216 -2.004762 -1.683467 3.832498 -1.095824
wb_dma_rf/wire_pointer1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_rf/wire_sw_pointer0 0.755303 -0.514350 -1.236534 -0.767213 1.174933 -2.450876 1.691280 -0.220139 2.402065 0.544426 0.224410 0.973726 -1.196053 0.269565 1.188255 0.530702 -0.988225 1.553407 2.247091 -3.148061
wb_dma_de/always_21/stmt_1 -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.806761 3.361548 -0.958216 0.324243 -0.601991 4.736727 0.046386 -1.023653 -1.752605 2.166653 2.627605 0.447744 1.097702 -3.384980 4.650888 -1.812381 3.782461 2.198447 1.521501 0.086112
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.099689 1.483182 1.575470 2.276210 0.210851 0.076985 -1.991210 -0.425324 -0.024668 1.157342 -0.458849 -0.118272 2.987901 -1.908737 2.584260 -2.055125 -4.010902 -0.803021 -1.260628 -2.981810
wb_dma_ch_arb/input_advance -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_de/always_7/stmt_1 -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/always_3/if_1/cond -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -3.229066 -3.351234 -0.928318 0.395872 0.662667 0.465771 -0.719456 0.336574 2.208487 -2.559474 1.469723 -1.151703 2.514093 1.561712 0.648284 -4.720579 0.714442 0.390494 -2.645723 2.691264
wb_dma_ch_sel/assign_101_valid -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_sel/assign_98_valid -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_rf/wire_ch7_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_sel/reg_csr 0.094830 -2.403476 1.723091 0.580460 -2.060043 3.388917 -2.527682 0.989435 -0.838925 -2.006315 -2.573899 1.129373 5.131797 1.499336 0.852278 -2.947811 -2.258166 0.255107 -4.858374 1.765955
wb_dma_de/reg_next_state 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.123158 -3.176975 5.087314 -0.024062 -3.100042 4.967903 2.613132 -2.401705 -2.797621 -0.770065 -0.802034 -1.735971 4.388413 -2.738109 0.045447 -3.430789 -4.178420 1.730559 -2.166785 1.080159
wb_dma_de/always_11/stmt_1/expr_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_rf/input_ptr_set 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/assign_12_pri3 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_de/assign_65_done/expr_1/expr_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_pri_enc/wire_pri8_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
assert_wb_dma_ch_sel/input_valid 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma/input_wb0_stb_i -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma/wire_ch1_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_rf/assign_5_pause_req 3.669076 -0.669113 -0.748321 0.214218 0.663199 -3.422832 -0.885074 0.715348 -2.220045 -3.736318 -0.929612 1.132093 -1.524316 -1.438371 -0.719697 -3.092216 -3.176665 -2.414583 -1.608416 -0.468391
wb_dma_de/always_12/stmt_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_wb_if/wire_wb_ack_o -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_rf/always_5/if_1/block_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_arb/assign_1_gnt -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_rf/input_dma_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma/wire_wb0_addr_o -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/assign_73_dma_busy/expr_1 5.414344 0.084762 -3.224174 0.541232 2.365138 -2.747686 0.216888 -4.846130 -0.151171 -0.890462 0.798680 -0.064038 -2.202333 -1.650690 -1.870703 -2.257307 -2.571402 0.054241 -1.498581 -1.215883
wb_dma/input_dma_nd_i -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_3_pri0 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_de/always_23/block_1/stmt_8 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_de/always_23/block_1/stmt_1 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_de/always_23/block_1/stmt_2 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_de/always_23/block_1/stmt_4 1.502659 0.114091 -2.887676 1.007854 -1.377546 -0.449348 -1.712138 -1.045308 -1.917798 -0.183561 -0.655634 -0.529064 2.611119 -3.650842 2.155639 -1.080650 1.440029 0.642845 -1.731791 -1.798876
wb_dma_de/always_23/block_1/stmt_5 -2.391425 -2.383533 2.912126 1.703954 -0.698239 5.026389 -0.078662 0.239430 -3.802444 0.178739 0.596546 -1.790200 3.426221 -0.204895 1.348057 -3.125668 -2.974813 0.492318 -3.413796 -0.292038
wb_dma_de/always_23/block_1/stmt_6 -3.715646 0.385478 2.045117 2.330340 1.957481 0.258190 -0.809720 -0.030240 1.754305 -0.026763 0.861441 -0.476955 1.968901 0.376021 1.765990 -3.845031 -3.534345 -0.949750 -1.609386 -1.211666
wb_dma_ch_rf/wire_ch_am1_we 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_wb_mast/input_mast_go 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.000218 0.906210 -0.003859 2.405975 2.092896 -0.429161 -0.940645 -1.842975 2.365375 0.114991 -0.632455 0.292657 1.639385 0.598880 0.307022 -0.758646 -2.619828 -0.694149 -1.507628 -1.776487
wb_dma_ch_sel/assign_125_de_start/expr_1 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.035082 -1.593827 -1.074882 0.359337 2.280255 -3.819486 -0.560085 -1.465069 2.554508 -2.375030 0.742882 -0.669055 -0.974169 -0.481245 -1.674991 -0.952496 -3.330156 -1.827098 1.927111 0.216138
wb_dma_ch_sel/assign_151_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.573854 0.409620 -0.536571 0.042859 -0.127392 2.181886 -0.680832 2.884863 -2.397167 -1.429317 1.194177 0.530994 0.190249 -1.700948 4.617416 -3.697767 1.832129 0.154307 -0.607203 -0.453496
wb_dma_wb_mast/reg_mast_dout -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_100_valid -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_sel/assign_131_req_p0 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_sel/assign_135_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_rf/input_dma_done_all -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_pri_enc_sub/wire_pri_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/input_wb_rf_din -2.565188 2.411524 3.922126 -0.108805 -3.169309 1.837802 -0.560336 -1.205787 1.454413 4.800420 -0.460725 -2.334628 2.609715 -3.525579 1.712794 -2.479776 -1.163105 0.002662 0.197057 -2.087251
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_sel/assign_157_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_139_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/always_38/case_1 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma/constraint_wb0_cyc_o 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma/input_wb0_addr_i -2.612577 0.793124 5.128125 -1.718872 -1.741677 -6.003433 -2.494166 4.758612 1.167766 1.625338 0.950888 2.154006 -0.470187 0.245044 1.627238 -3.370415 -4.745436 -0.554366 -0.290412 0.271395
wb_dma_de/input_mast1_drdy -0.536297 -0.409757 2.049562 -0.120589 1.047771 0.320329 0.329568 2.100603 0.617612 -1.483454 -0.235194 1.328735 -1.282748 1.600159 1.110102 -1.668180 -1.566947 -0.490566 -0.127264 -0.213826
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_wb_if/input_wb_ack_i -0.676590 -1.172186 -0.932563 1.282999 -0.857936 1.061476 -4.040249 3.626820 -6.373921 0.361874 2.136535 -1.356618 0.829294 -2.583467 4.063269 0.363353 1.035647 0.265473 -1.043584 1.200032
wb_dma_ch_sel/wire_pri_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_3_ch_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_rf/input_ch_sel 5.061812 -1.693921 -5.097913 -0.869415 -1.580859 -3.810291 -3.207230 -2.869024 -1.569027 -0.179783 1.694476 -0.738375 2.636296 -2.162750 -0.045502 -3.173694 -2.138225 1.646243 -1.935312 0.966836
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 2.393874 -5.406783 0.708760 0.759089 0.603536 -1.552284 -0.777465 -0.893938 2.624659 -3.029714 -2.053532 -2.496569 -1.456822 -0.814316 -1.040779 -0.769413 0.928480 -0.233113 -1.418101 -2.524056
wb_dma_de/always_23/block_1/case_1 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma/wire_pause_req 3.669076 -0.669113 -0.748321 0.214218 0.663199 -3.422832 -0.885074 0.715348 -2.220045 -3.736318 -0.929612 1.132093 -1.524316 -1.438371 -0.719697 -3.092216 -3.176665 -2.414583 -1.608416 -0.468391
wb_dma_wb_if/input_mast_go 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/input_de_csr 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/input_mast0_din -0.912727 -2.998492 -0.476735 -1.006367 -3.366546 1.067846 -2.866441 2.515201 -2.870792 0.785753 2.087657 -1.539777 4.430430 -1.746457 3.755187 -2.329313 -0.558337 2.070331 0.467317 0.614519
wb_dma_pri_enc_sub/always_3 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_pri_enc_sub/always_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/reg_adr0 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma_ch_sel/reg_adr1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/assign_1_pri0 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_pri_enc/wire_pri26_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.330578 0.730231 0.829353 -1.536588 -2.698781 -0.033142 0.567657 0.037998 1.347483 -0.981557 -0.125911 -1.191313 5.446509 -2.362020 1.832919 -1.116574 -3.989253 -1.166776 -0.004811 0.481464
wb_dma/wire_ptr_set 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma_de/reg_ptr_set 2.604856 1.430478 -3.062809 0.011151 -1.081607 -1.256605 -2.308519 -1.111322 3.623514 -0.292131 -0.889718 0.398239 1.722316 -4.396740 4.407997 0.684905 3.636724 0.823340 2.515082 -2.720936
wb_dma/wire_dma_nd -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_rf/assign_3_csr -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_rf/assign_4_dma_abort -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_123_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.017387 -1.807604 0.306043 0.904729 1.785276 3.287545 0.508042 -0.810483 2.425879 -2.232237 1.284322 -0.141577 2.098145 2.820074 0.320787 -3.697765 -0.170464 0.408006 -2.479319 2.865166
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_rf/wire_ch4_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_pri_enc/wire_pri0_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_10_ch_enable 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma_wb_slv/reg_slv_we -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_wb_if/wire_mast_dout -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_rf/wire_ch_enable 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma_rf/wire_csr_we 2.050490 -1.203299 0.316233 0.240702 -0.836967 -2.274821 0.727741 0.872681 -3.483282 -1.187997 -1.885230 -0.040768 -0.340681 -1.807753 0.446240 -3.073187 -2.648247 -0.152466 -3.366179 -3.084086
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel_checker/input_dma_busy 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_9_ch_txsz 1.348227 5.438122 2.516088 0.505553 0.310861 3.147683 0.622993 -0.783572 -2.466198 2.374881 1.163394 2.405121 -1.737615 -1.648660 2.895149 -1.927068 -1.267128 0.509012 -0.036647 -1.760680
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/assign_65_done 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.585435 1.734802 -2.256176 -1.280566 -1.480197 -2.308871 0.605060 4.612035 -1.419761 -1.482637 0.570789 1.305853 1.532017 -2.622509 5.355544 -0.566522 2.010114 0.436161 1.844081 -0.322473
wb_dma_de/always_2/if_1/if_1 0.585365 -3.949113 -0.308609 -1.934094 -0.213448 0.471333 1.986270 -0.323653 5.483167 -2.556629 -0.239042 -1.242640 1.417252 0.383869 1.432243 0.620530 1.264964 2.111059 2.763749 0.613640
wb_dma_ch_sel/assign_154_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_156_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_112_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_de/always_23/block_1/case_1/block_8 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_de/always_23/block_1/case_1/block_9 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/assign_28_this_ptr_set 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_rf/always_22 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_de/always_23/block_1/case_1/block_1 -0.497006 3.944893 2.175793 1.442355 -1.110330 2.316088 -1.013210 1.679373 -0.870508 -4.710638 -0.924674 3.004294 1.535804 -1.238211 2.245390 -2.576307 2.527340 -2.892680 -3.759544 2.682121
wb_dma_de/always_23/block_1/case_1/block_2 2.035082 -1.593827 -1.074882 0.359337 2.280255 -3.819486 -0.560085 -1.465069 2.554508 -2.375030 0.742882 -0.669055 -0.974169 -0.481245 -1.674991 -0.952496 -3.330156 -1.827098 1.927111 0.216138
wb_dma_de/always_23/block_1/case_1/block_3 0.030544 2.372159 4.322125 -0.582370 -0.332710 5.201611 3.021305 -1.183941 2.062552 -2.794403 0.244928 2.722313 1.776010 1.538344 1.207394 -2.238601 -0.805088 0.350101 -2.474542 3.793288
wb_dma_de/always_23/block_1/case_1/block_4 1.992134 0.944033 4.694135 -0.670933 -0.774138 5.101585 0.761234 -1.091196 2.976151 -3.062451 0.389548 3.056249 1.132488 1.702776 1.868845 -2.462827 -0.277012 0.867997 -2.061052 3.150520
wb_dma_ch_rf/always_27 0.612381 2.740713 -2.257297 0.684459 -0.836909 -1.191526 -0.112259 1.281742 -1.295903 -2.318653 -2.191375 1.734484 0.979175 -2.776329 3.244295 -1.932104 2.772478 -0.544844 -3.410357 -1.698583
wb_dma_de/always_23/block_1/case_1/block_7 0.537319 0.070569 -1.693646 0.392398 -2.075458 0.758196 -2.773139 1.075357 -1.736449 1.320257 0.493128 -2.489284 2.424341 -5.042255 4.084643 0.436607 2.298287 0.490093 3.437984 -0.944520
wb_dma/assign_4_dma_rest 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_ch_rf/always_23/if_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/reg_ndr_r -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_de/assign_66_dma_done/expr_1 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_ch_sel/reg_req_r 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_rf/reg_pointer_r 0.912853 -4.046804 0.993142 -0.347793 0.944155 1.247861 -0.460517 -0.645580 1.208518 2.252447 0.178106 -2.620802 -0.373650 0.372260 -0.125115 1.061127 -2.486171 1.450697 4.765165 -2.081509
wb_dma_ch_sel/assign_105_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_pri_enc/wire_pri5_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_39/case_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/always_6 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_sel/always_7 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/always_4 0.002374 3.518331 -1.019488 1.006644 0.266238 -0.733150 0.519923 0.385800 1.366700 -2.090938 -2.118280 1.744806 0.261181 -2.291242 3.080447 -1.880928 2.706277 -0.845308 -2.296533 -1.871280
wb_dma_ch_sel/always_5 2.333738 2.673586 -0.155427 1.175550 0.628857 -0.359103 -2.528180 0.464741 2.517979 -2.901757 -1.756866 2.949533 -0.119120 -1.559098 2.666843 -0.748653 1.294668 -1.906414 0.304973 -0.958711
wb_dma_ch_sel/always_2 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/assign_120_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_sel/always_1 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/always_8 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_sel/always_9 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_ch1_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_ch_rf/wire_ch_txsz 1.348227 5.438122 2.516088 0.505553 0.310861 3.147683 0.622993 -0.783572 -2.466198 2.374881 1.163394 2.405121 -1.737615 -1.648660 2.895149 -1.927068 -1.267128 0.509012 -0.036647 -1.760680
wb_dma_ch_sel/assign_99_valid -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.080094 1.520536 1.849725 -1.436362 -2.292475 0.995621 2.092574 0.564100 0.263915 -1.288626 1.393728 -0.315813 0.909203 -0.521186 0.472821 -4.676782 3.224222 0.241363 -3.897082 4.809565
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.293493 2.032666 0.036068 0.241312 0.944374 -2.075872 0.787562 2.857579 0.896054 -0.158338 -2.367388 -0.504613 0.615352 -0.822436 3.030546 -0.446495 -3.179131 -1.750876 -0.264196 -3.151147
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma/wire_ch2_txsz 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.992134 0.944033 4.694135 -0.670933 -0.774138 5.101585 0.761234 -1.091196 2.976151 -3.062451 0.389548 3.056249 1.132488 1.702776 1.868845 -2.462827 -0.277012 0.867997 -2.061052 3.150520
wb_dma_de/always_23/block_1 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_ch_rf/always_22/if_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_de/wire_mast1_dout -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_de/always_8/stmt_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_rf/wire_ch_done_we 0.024428 1.340172 -0.984009 1.201481 0.700466 1.890764 -0.474923 0.842347 -1.809825 -2.706414 -0.274603 1.359195 0.623137 -1.590540 3.298774 -3.836068 0.802135 -0.714980 -2.822875 -0.611394
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_wb_slv/wire_wb_ack_o -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma_de/reg_ld_desc_sel 2.649662 -1.337123 1.393818 2.661450 1.214371 1.612049 2.615309 -5.624225 1.494052 -4.290445 -1.656108 -1.681624 1.050121 -1.956365 -2.579872 -2.543335 -0.354989 -1.000468 -4.774173 0.405584
wb_dma_wb_mast/assign_2_mast_pt_out -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_de/assign_83_wr_ack 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma/wire_dma_done_all -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
assert_wb_dma_rf/input_ch0_am1 0.755303 -0.514350 -1.236534 -0.767213 1.174933 -2.450876 1.691280 -0.220139 2.402065 0.544426 0.224410 0.973726 -1.196053 0.269565 1.188255 0.530702 -0.988225 1.553407 2.247091 -3.148061
wb_dma_ch_arb/reg_state -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_sel/input_ch0_csr -0.478649 1.180443 -0.064618 0.729077 -1.508429 0.548173 -2.346100 1.975071 1.086022 -3.701127 -3.677222 4.443359 4.642003 1.085250 1.599087 -2.055872 -0.241780 -1.440436 -4.518516 0.660188
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.030544 2.372159 4.322125 -0.582370 -0.332710 5.201611 3.021305 -1.183941 2.062552 -2.794403 0.244928 2.722313 1.776010 1.538344 1.207394 -2.238601 -0.805088 0.350101 -2.474542 3.793288
wb_dma/wire_pt0_sel_i 1.022835 -0.434514 0.567870 0.240400 1.894447 3.093279 -0.870139 0.669507 0.868717 -0.704992 0.550967 2.385156 -1.507930 3.487659 0.686344 -0.064180 -1.937490 -0.026399 2.742192 -1.439852
wb_dma_wb_mast -4.000225 0.172342 -1.161917 0.779702 -0.478355 0.352563 -2.094876 4.536953 -4.982230 0.041005 2.038317 -1.243888 1.906154 -1.920258 3.901171 0.112995 1.068304 -0.571888 -0.704517 2.066586
wb_dma_ch_sel/assign_124_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_de/always_18/stmt_1 -3.809836 0.295158 -1.198135 2.080749 1.583873 1.651879 0.305304 -0.690615 0.643368 1.597082 0.893774 -4.077750 1.274625 -2.366065 1.034949 2.034870 1.617032 -0.997660 3.326817 -0.831769
wb_dma_ch_rf/wire_ch_csr_dewe -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_ch_pri_enc/input_pri2 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/input_pri3 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/input_pri0 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_pri_enc/input_pri1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_if/input_slv_pt_in -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma/wire_de_adr1_we -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_sel/assign_6_pri1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/input_de_csr_we -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_ch_sel/assign_129_req_p0/expr_1 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_rf/wire_csr -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_sel/assign_147_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/always_37/if_1 5.144613 -0.483036 -0.665826 -2.730613 -2.381777 -0.981081 0.979366 -1.408593 -0.639380 -2.816578 -0.251550 0.866631 -1.413976 -2.427912 -0.358433 -4.886636 1.941923 1.028229 -2.532306 2.670003
wb_dma_de/always_6/if_1/cond -0.844855 3.398673 -0.851087 2.469611 0.053404 1.061752 -3.027936 -0.905532 -0.879690 2.536983 0.464224 0.667860 3.351904 -2.526142 3.826542 -0.384861 -1.326129 0.163230 -0.231749 -2.696747
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.030544 2.372159 4.322125 -0.582370 -0.332710 5.201611 3.021305 -1.183941 2.062552 -2.794403 0.244928 2.722313 1.776010 1.538344 1.207394 -2.238601 -0.805088 0.350101 -2.474542 3.793288
wb_dma_ch_rf/always_8/stmt_1 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
wb_dma_ch_sel/assign_108_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_pri_enc/wire_pri9_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/wire_pri2 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/wire_pri3 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/wire_pri0 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/wire_pri1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_rf/input_ptr_set 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_rf/always_2/if_1/if_1 1.802546 -1.433280 1.063639 0.976100 -0.549831 -2.268893 -1.497078 2.852887 -3.360367 -2.994414 -2.423109 0.463165 -0.260343 -2.090803 0.564263 -2.567233 -3.033202 -2.760806 -1.164809 -2.847042
wb_dma_de/assign_77_read_hold 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_slv/always_5/stmt_1 -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -3.037935 -2.046704 -0.304130 0.591107 1.172157 4.738198 0.476653 -0.005925 0.968654 -2.546540 1.075496 -0.249092 2.407414 2.183422 1.330163 -4.185962 1.017942 0.681035 -2.719158 2.922537
wb_dma_ch_rf/always_27/stmt_1 0.612381 2.740713 -2.257297 0.684459 -0.836909 -1.191526 -0.112259 1.281742 -1.295903 -2.318653 -2.191375 1.734484 0.979175 -2.776329 3.244295 -1.932104 2.772478 -0.544844 -3.410357 -1.698583
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.040820 0.451181 -0.566783 0.089392 1.883003 1.796744 -3.515863 1.183571 0.922520 1.045697 4.402816 2.779076 1.330699 6.167707 1.267473 -1.755302 -3.004079 1.390940 -0.674112 4.577070
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_sel/wire_valid 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/wire_chunk_cnt_is_0_d 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/assign_109_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.322685 -0.211140 0.558767 0.824180 1.441186 -5.821572 2.177227 0.162499 1.501227 -0.524840 -0.024419 -2.705816 -0.158316 -1.554824 -0.713946 -3.978498 -3.375145 -1.671421 -1.539960 -2.219990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_de/assign_75_mast1_dout -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma/constraint_csr 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_rf/always_5/if_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_pri_enc/wire_pri21_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_157_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_wb_mast/assign_1/expr_1 -4.900621 1.933155 1.234440 -0.660270 0.703930 2.156758 0.186424 4.336717 0.708001 -0.142949 2.596452 1.176210 3.424068 1.492031 5.100664 1.291475 -2.186327 -0.036582 2.945807 2.768655
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_de/reg_mast1_adr -1.552201 -2.378046 -3.901603 -1.051612 0.514580 -3.440212 -0.477170 1.603236 4.144484 -3.912045 2.645111 0.429335 2.577596 1.605963 2.214933 -0.828883 1.726672 0.981162 0.949453 3.385275
wb_dma/wire_dma_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_141_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/input_ch2_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_rf/assign_13_ch_txsz_we 1.231467 4.013463 -1.877144 1.706301 0.698917 3.687482 0.025574 -3.776838 -1.196458 1.631749 0.797794 0.798598 1.107476 -2.725990 1.881791 -0.509999 1.657243 0.890147 -0.416867 -0.827179
wb_dma_ch_sel/assign_130_req_p0 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_sel/assign_106_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.000218 0.906210 -0.003859 2.405975 2.092896 -0.429161 -0.940645 -1.842975 2.365375 0.114991 -0.632455 0.292657 1.639385 0.598880 0.307022 -0.758646 -2.619828 -0.694149 -1.507628 -1.776487
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_11/if_1/if_1 -2.208000 0.736610 0.267594 1.171547 3.712645 2.233094 1.845741 0.638859 0.494513 -2.988963 1.260974 1.474046 -1.136981 2.041199 1.593400 -4.178612 -1.601040 -0.910160 -1.512469 0.814172
wb_dma_wb_if/wire_slv_adr -1.671393 1.625790 5.877732 -2.357389 -3.219941 -4.862342 -1.242321 3.614752 1.915348 1.618409 0.932218 1.605697 1.088137 -0.527699 1.775826 -4.241353 -4.864505 -0.462662 0.627571 -0.345694
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/input_ch1_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma/wire_pt1_sel_i -2.895569 -0.565800 -0.157528 -0.125974 -0.617849 3.155744 -1.245729 0.194515 0.820185 1.031963 3.536643 -0.156652 4.939130 0.920213 3.403874 -0.174514 -0.576315 2.245759 0.696868 2.986883
wb_dma_ch_sel/always_47/case_1/stmt_1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma/wire_pt1_sel_o 1.022835 -0.434514 0.567870 0.240400 1.894447 3.093279 -0.870139 0.669507 0.868717 -0.704992 0.550967 2.385156 -1.507930 3.487659 0.686344 -0.064180 -1.937490 -0.026399 2.742192 -1.439852
wb_dma_ch_sel/assign_127_req_p0/expr_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_pri_enc/inst_u16 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/assign_116_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_sel/input_ch7_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
assert_wb_dma_rf/input_ch0_txsz -2.235377 1.107531 1.300827 0.323568 0.977151 -0.253253 1.503660 -0.250376 0.356827 3.144792 1.731507 -0.694083 -0.463231 -0.475198 1.848346 -0.327003 -2.217246 1.334849 1.614907 -3.451237
assert_wb_dma_rf -1.139323 1.104321 0.317010 -0.347751 0.753549 -2.434405 1.885379 0.034971 2.180403 2.284809 0.659197 0.573381 -0.820688 -0.384482 1.919556 0.224029 -1.466112 1.515065 2.058728 -4.158363
wb_dma_ch_rf/reg_ch_am0_r -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_rf/always_4/if_1 0.912853 -4.046804 0.993142 -0.347793 0.944155 1.247861 -0.460517 -0.645580 1.208518 2.252447 0.178106 -2.620802 -0.373650 0.372260 -0.125115 1.061127 -2.486171 1.450697 4.765165 -2.081509
wb_dma_de/always_4/if_1/if_1/stmt_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_de/always_14/stmt_1/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/wire_use_ed 2.125074 -4.573560 4.867270 0.163810 -3.287167 4.278823 0.348403 -1.718642 -1.698957 -1.696020 -0.313011 -1.458906 4.991160 -1.436044 0.686916 -3.712564 -3.824970 1.890366 -3.361818 1.114483
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.035082 -1.593827 -1.074882 0.359337 2.280255 -3.819486 -0.560085 -1.465069 2.554508 -2.375030 0.742882 -0.669055 -0.974169 -0.481245 -1.674991 -0.952496 -3.330156 -1.827098 1.927111 0.216138
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/input_nd_i -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
assert_wb_dma_ch_sel/input_req_i 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/reg_ch_rl 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_de/reg_paused -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_wb_if/wire_mast_drdy -1.303097 -1.196482 2.146537 2.423802 0.710839 5.255939 -2.939864 2.966927 -2.346840 -1.070414 -1.271556 -2.557791 -1.306413 -1.669372 2.975380 -0.933952 3.061602 -2.012165 0.553396 -0.923083
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.529220 -3.062269 -2.992438 0.184063 0.682585 -1.164668 0.907615 -0.306607 0.730025 -2.067204 0.201095 -2.547080 0.619533 -2.908565 1.879888 -2.995816 1.713818 0.499089 0.146521 -1.783024
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.754320 1.063645 -1.107365 0.573011 1.074927 3.731691 -0.239459 1.879063 -3.241639 -1.281945 1.654301 1.591681 0.196472 -0.697000 4.523350 -3.140933 0.371119 0.499435 -0.490879 -0.372909
wb_dma_ch_sel/assign_100_valid/expr_1 -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_wb_if/inst_u1 -1.099659 2.448987 2.245375 -2.894695 -1.591063 -0.532634 1.794929 2.362306 -0.616385 0.771003 1.891153 0.744191 -2.492185 -0.007054 0.332248 -2.747689 1.301908 0.384892 1.805034 3.009070
wb_dma_wb_if/inst_u0 -4.000225 0.172342 -1.161917 0.779702 -0.478355 0.352563 -2.094876 4.536953 -4.982230 0.041005 2.038317 -1.243888 1.906154 -1.920258 3.901171 0.112995 1.068304 -0.571888 -0.704517 2.066586
wb_dma_ch_sel 1.839247 1.276673 -0.072646 0.203665 -1.303752 -0.000114 -0.350352 -0.336877 -0.375496 -3.666858 -2.377492 0.787104 0.711426 -1.820147 -0.665676 -2.202514 2.099295 -1.933498 -3.631698 2.209790
wb_dma_rf/input_de_csr_we -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_rf/wire_ch0_adr0 -0.399537 -4.091662 2.773086 0.210558 -1.757579 -1.754456 -0.971707 -0.403718 4.895334 -1.289932 -1.698372 -2.685736 3.641111 -1.895051 1.114314 -1.934362 -1.417219 0.327245 -0.143097 -1.284967
wb_dma_rf/wire_ch0_adr1 -4.241472 2.451525 0.623909 0.834962 1.514841 -0.061370 2.679925 -0.374527 0.812545 2.893641 0.833040 -1.247210 -0.219856 -0.947803 1.268763 0.189027 -0.699136 0.240027 1.750575 -3.328123
wb_dma_de/always_9/stmt_1/expr_1 -1.347014 2.227740 -2.006824 3.401702 2.547580 2.416578 -1.838436 -3.011384 2.133004 -0.144098 0.441259 1.410834 3.540885 1.466723 1.498037 0.270953 -0.439349 0.173899 -2.604031 -0.081664
wb_dma_ch_sel/always_42/case_1/cond 4.127968 -2.546346 -2.979095 -0.143273 -0.546907 -0.522201 -2.265455 0.485451 -1.926670 -2.788388 -1.212002 0.763277 0.421776 -1.260210 1.496477 -1.284543 0.061085 0.225462 -1.367844 -1.359275
wb_dma_wb_slv/input_wb_cyc_i -5.651032 0.190420 -2.526932 0.229269 -0.444135 -0.846943 -4.194752 2.338080 1.104594 1.869061 3.549062 0.183841 2.283935 4.037817 0.855546 -3.348252 1.487102 0.637850 -0.672730 1.852344
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_de/reg_tsz_cnt 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_sel/reg_ndr -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_de/assign_83_wr_ack/expr_1 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_de/reg_de_txsz_we -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_ch_rf/reg_pointer_sr -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_rf/input_de_adr1_we -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.992134 0.944033 4.694135 -0.670933 -0.774138 5.101585 0.761234 -1.091196 2.976151 -3.062451 0.389548 3.056249 1.132488 1.702776 1.868845 -2.462827 -0.277012 0.867997 -2.061052 3.150520
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_43/case_1/cond 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_rf/reg_ch_adr0_r 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_pri_enc/input_valid 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_pri_enc/reg_pri_out1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.684152 -1.349164 -0.285986 1.548173 0.636621 2.343783 -1.301698 -0.342979 0.472503 0.978603 1.591301 -3.881276 1.383312 -2.378402 1.762463 1.822854 1.323556 -0.290508 3.879442 0.214944
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.393387 -1.051768 -0.033500 -2.108896 1.244401 2.090511 2.967269 1.206557 -1.473396 -1.258850 1.330642 0.445919 -4.442427 -0.476815 1.373325 -2.788055 0.832430 0.789254 2.502118 -0.627326
wb_dma_ch_sel/input_req_i 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_rf/assign_4_dma_abort/expr_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/always_1/case_1/stmt_8 2.649919 -2.280314 1.440127 0.497569 0.011969 0.265732 0.017954 -2.386360 2.692220 -0.306954 -0.632507 0.788245 0.273572 -0.313371 -0.353713 -0.800743 -0.765329 0.873801 0.675956 -1.413654
wb_dma_ch_rf/wire_ptr_inv 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.686433 0.421969 2.876379 0.372740 0.541201 0.177352 -0.835450 2.596833 0.161195 -0.247800 0.425417 0.785303 0.136634 0.443276 2.577458 -2.364199 -3.163999 -0.778299 0.275873 -0.963729
wb_dma_ch_sel/assign_138_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_rf/always_1/case_1/stmt_1 -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_rf/always_1/case_1/stmt_6 -1.232619 -2.045444 1.319828 0.535034 2.225564 -2.593435 1.370974 -2.299688 4.111205 0.921161 2.283149 -2.221313 -0.087594 2.363004 -2.128157 -2.989317 -4.423683 0.254167 -0.165142 0.340005
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_sel/always_43/case_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_sel/assign_9_pri2 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_pri_enc_sub/always_1/case_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_rf/always_2/if_1 1.802546 -1.433280 1.063639 0.976100 -0.549831 -2.268893 -1.497078 2.852887 -3.360367 -2.994414 -2.423109 0.463165 -0.260343 -2.090803 0.564263 -2.567233 -3.033202 -2.760806 -1.164809 -2.847042
wb_dma/wire_dma_abort -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_wb_if/input_wb_stb_i -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_rf/input_de_txsz -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_ch_pri_enc/wire_pri3_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/wire_gnt_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/wire_gnt_p0 -1.849431 -0.606027 -2.826325 -2.252379 -1.425154 2.169183 4.204141 -0.130108 -1.820222 -1.807850 2.061035 -0.889489 1.383051 -1.445508 1.047623 -3.127367 4.023270 1.868685 -1.065974 3.217033
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma/input_wb0_err_i -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/always_44/case_1/stmt_4 0.706450 -5.366071 -1.436296 -1.635284 0.932663 -0.592892 1.833288 -0.271653 1.593314 -2.290329 1.412742 -2.100219 -1.358104 0.532782 -0.722367 -1.383399 0.314584 1.198267 1.809230 0.395095
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.647332 -2.433860 -0.313985 -0.788659 -2.017089 -3.161984 -0.602149 0.177721 2.908572 0.909365 -0.069134 -1.340585 2.527782 -2.214939 1.333580 -1.710804 0.116072 0.935799 2.073573 -1.057996
wb_dma_wb_mast/wire_wb_data_o -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_de/always_6/if_1/if_1/stmt_1 0.803732 3.426998 -0.963739 1.769668 3.517515 3.687599 1.257107 -2.793511 0.507386 -1.441920 1.200757 3.051675 0.504931 1.937959 1.030926 -0.398260 -1.673007 0.113544 -1.760542 1.877154
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_sel/always_38/case_1/cond 0.002374 3.518331 -1.019488 1.006644 0.266238 -0.733150 0.519923 0.385800 1.366700 -2.090938 -2.118280 1.744806 0.261181 -2.291242 3.080447 -1.880928 2.706277 -0.845308 -2.296533 -1.871280
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.176945 1.802042 -1.714491 0.530098 -0.396972 1.470033 -1.844772 0.201452 -0.772395 2.288764 0.993980 0.301701 1.175229 -2.854822 4.327600 0.595854 1.527653 1.333478 2.806220 -2.597636
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_de/assign_4_use_ed 2.125074 -4.573560 4.867270 0.163810 -3.287167 4.278823 0.348403 -1.718642 -1.698957 -1.696020 -0.313011 -1.458906 4.991160 -1.436044 0.686916 -3.712564 -3.824970 1.890366 -3.361818 1.114483
assert_wb_dma_wb_if/assert_a_wb_stb -0.247934 -1.711704 -0.695715 0.376848 1.710170 3.160606 -0.703250 -0.553109 1.377162 -0.130519 1.449087 0.685698 -0.273619 2.920706 -0.171361 0.307212 -1.041547 0.361088 3.360950 -0.822528
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.623993 1.367460 -1.820972 2.746846 3.152840 1.968740 0.812131 -2.687520 1.364954 -2.185243 -0.339461 0.615651 1.443023 -0.403220 1.463333 -2.852208 -0.713583 -0.622122 -2.669944 -1.136916
wb_dma_ch_sel/assign_132_req_p0 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_rf/always_25/if_1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_de/wire_rd_ack 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma/wire_slv0_adr -0.563050 2.615554 5.099436 -2.160055 -3.194778 -3.834486 -1.179804 1.579253 2.049141 2.169733 0.286319 1.878548 1.850357 -0.632262 0.952721 -3.711145 -5.638918 -0.627885 0.073385 -0.858553
wb_dma_rf/input_dma_busy 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
wb_dma_ch_sel/assign_96_valid/expr_1 -1.112098 1.251302 1.397196 1.104209 -1.377861 -1.874618 4.085318 2.618905 -0.278950 -3.001241 -5.995022 -1.795169 3.269186 -4.051427 2.344047 -1.239741 -0.750191 -1.608669 -1.771266 -0.701885
wb_dma_ch_sel/always_4/stmt_1 0.002374 3.518331 -1.019488 1.006644 0.266238 -0.733150 0.519923 0.385800 1.366700 -2.090938 -2.118280 1.744806 0.261181 -2.291242 3.080447 -1.880928 2.706277 -0.845308 -2.296533 -1.871280
wb_dma_rf/wire_pointer2_s -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_de/reg_chunk_dec 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/reg_chunk_cnt_is_0_r 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma/wire_wb0_cyc_o 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.886391 -0.722298 -1.114238 -3.119648 -2.232364 0.444205 1.298069 0.977281 -1.545833 -2.756310 2.473152 -0.368739 -0.215263 -2.080844 0.502825 -2.633289 3.088159 0.472058 0.510901 5.830613
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.426955 -1.442471 -1.308079 -1.429759 -1.545285 3.158405 0.068618 -0.485861 -4.194805 -1.599502 0.284633 -0.753819 -1.273121 -1.856124 -0.728716 -6.097481 2.795844 -0.067765 -3.106456 2.185122
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_rf/reg_ch_adr1_r -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma/input_wb0_cyc_i -4.549311 0.317907 -1.881946 0.505456 0.306423 -2.805594 -2.621699 1.016966 0.243141 2.600977 4.592638 -0.992066 3.981970 0.418543 2.585913 -2.176820 -1.378719 1.579478 -2.270782 4.273805
wb_dma_ch_sel/always_8/stmt_1 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_wb_slv -1.099659 2.448987 2.245375 -2.894695 -1.591063 -0.532634 1.794929 2.362306 -0.616385 0.771003 1.891153 0.744191 -2.492185 -0.007054 0.332248 -2.747689 1.301908 0.384892 1.805034 3.009070
wb_dma_de/inst_u0 0.585365 -3.949113 -0.308609 -1.934094 -0.213448 0.471333 1.986270 -0.323653 5.483167 -2.556629 -0.239042 -1.242640 1.417252 0.383869 1.432243 0.620530 1.264964 2.111059 2.763749 0.613640
wb_dma_de/inst_u1 -1.245420 1.058810 -0.829518 -0.769048 1.453617 2.442142 2.659363 -1.551749 4.343533 -0.451775 1.808275 1.510765 2.207132 1.926132 1.578751 0.412297 -0.054530 1.890968 2.544776 2.835964
wb_dma_pri_enc_sub/input_pri_in 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/assign_146_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/reg_de_adr1_we -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.585435 1.734802 -2.256176 -1.280566 -1.480197 -2.308871 0.605060 4.612035 -1.419761 -1.482637 0.570789 1.305853 1.532017 -2.622509 5.355544 -0.566522 2.010114 0.436161 1.844081 -0.322473
wb_dma_ch_sel/always_46/case_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_rf/assign_11_ch_csr_we -2.080094 1.520536 1.849725 -1.436362 -2.292475 0.995621 2.092574 0.564100 0.263915 -1.288626 1.393728 -0.315813 0.909203 -0.521186 0.472821 -4.676782 3.224222 0.241363 -3.897082 4.809565
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.426136 1.034569 -3.852044 2.269224 2.315485 3.359107 -1.302240 -3.474823 -0.526808 -0.007787 0.509796 1.623460 1.942322 0.101069 1.812211 1.202929 -0.605996 1.212973 -0.473001 -1.531159
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma/wire_de_adr0_we -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_wb_slv/wire_rf_sel -4.590881 -1.109527 -2.217859 1.959337 3.539581 -5.190309 0.445765 0.363861 -0.832863 -0.978534 0.954499 -2.546163 -1.375195 0.035334 -2.382853 -2.784201 -2.846870 -2.648601 -1.973707 -0.635951
assert_wb_dma_wb_if -0.247934 -1.711704 -0.695715 0.376848 1.710170 3.160606 -0.703250 -0.553109 1.377162 -0.130519 1.449087 0.685698 -0.273619 2.920706 -0.171361 0.307212 -1.041547 0.361088 3.360950 -0.822528
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma/wire_wb1s_data_o -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_de/wire_adr0_cnt_next1 0.585365 -3.949113 -0.308609 -1.934094 -0.213448 0.471333 1.986270 -0.323653 5.483167 -2.556629 -0.239042 -1.242640 1.417252 0.383869 1.432243 0.620530 1.264964 2.111059 2.763749 0.613640
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma/wire_pt0_sel_o -2.895569 -0.565800 -0.157528 -0.125974 -0.617849 3.155744 -1.245729 0.194515 0.820185 1.031963 3.536643 -0.156652 4.939130 0.920213 3.403874 -0.174514 -0.576315 2.245759 0.696868 2.986883
wb_dma_ch_sel/assign_153_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/always_11 -2.208000 0.736610 0.267594 1.171547 3.712645 2.233094 1.845741 0.638859 0.494513 -2.988963 1.260974 1.474046 -1.136981 2.041199 1.593400 -4.178612 -1.601040 -0.910160 -1.512469 0.814172
wb_dma_ch_rf/always_10 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_17 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_rf/always_19 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.489223 1.027688 -0.286250 -0.546758 -0.951274 -0.708681 -2.864896 3.710406 -0.423011 1.144969 0.683993 0.640244 -0.663695 -2.461890 5.435396 -0.866473 1.867021 0.490513 2.717492 -2.803052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -2.417614 -0.049096 0.817819 1.562048 1.868045 0.109095 -0.026080 -0.422012 1.543221 -0.307926 0.605302 -0.369787 1.030690 0.522295 0.862280 -2.569792 -2.291993 -0.523780 -0.982722 -0.811961
wb_dma_wb_if/wire_slv_dout -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.956468 2.619769 0.128107 2.330382 0.828509 -0.384644 -3.972617 1.291685 -0.197891 -1.643602 -1.320257 2.358218 0.486178 -1.577504 2.801905 -1.226641 -0.669798 -2.454025 -0.873554 -1.865196
wb_dma/wire_pointer 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_de/assign_75_mast1_dout/expr_1 -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma/wire_ch3_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_rf/assign_27_ptr_inv 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma_de/reg_adr1_inc -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_sel/input_ch6_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_de/input_mast0_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/assign_68_de_txsz/expr_1 0.272686 3.813103 -2.635679 3.433044 2.015602 1.958707 -2.036447 -3.600327 1.634704 0.765439 -0.272332 1.658111 2.807531 -0.545915 2.092956 0.921648 0.819807 0.357498 -1.802486 -1.399939
wb_dma/wire_ch2_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_rf/input_ndnr -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/always_19/stmt_1 -1.552201 -2.378046 -3.901603 -1.051612 0.514580 -3.440212 -0.477170 1.603236 4.144484 -3.912045 2.645111 0.429335 2.577596 1.605963 2.214933 -0.828883 1.726672 0.981162 0.949453 3.385275
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.122946 0.640209 1.277194 1.651644 -0.117990 0.122970 -1.475371 -0.651881 0.241881 0.730146 -0.989816 -0.214175 2.330130 -1.835631 1.997548 -1.192016 -3.113796 -0.466045 -0.826593 -2.967503
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.039880 1.861884 3.045859 -1.199334 -1.889035 2.186598 2.913136 0.090165 1.800424 -1.682768 -0.888364 0.413731 3.278588 -1.414610 2.571995 0.601916 -3.980449 -0.796533 1.757398 0.014309
wb_dma_ch_sel/assign_139_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/assign_78_mast0_go/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma/assign_6_pt1_sel_i -2.895569 -0.565800 -0.157528 -0.125974 -0.617849 3.155744 -1.245729 0.194515 0.820185 1.031963 3.536643 -0.156652 4.939130 0.920213 3.403874 -0.174514 -0.576315 2.245759 0.696868 2.986883
wb_dma/wire_mast1_adr -1.552201 -2.378046 -3.901603 -1.051612 0.514580 -3.440212 -0.477170 1.603236 4.144484 -3.912045 2.645111 0.429335 2.577596 1.605963 2.214933 -0.828883 1.726672 0.981162 0.949453 3.385275
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_wb_slv/input_wb_stb_i -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_de/reg_adr1_cnt -3.002638 2.478535 -1.499638 -0.248709 1.914610 1.113162 3.434051 -1.456670 3.869590 0.263435 1.725950 0.297681 1.451683 0.641515 1.074510 0.914087 0.841241 0.741752 2.951287 1.880228
wb_dma_ch_sel/always_42/case_1/stmt_4 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_ch_sel/always_42/case_1/stmt_2 1.300131 0.986865 -1.383085 0.523136 1.470784 2.915606 -1.442992 1.049877 -2.588635 0.135031 1.597946 2.287740 -0.528721 0.136138 3.646431 -0.395382 -1.098657 0.797328 1.560816 -1.396573
wb_dma_ch_sel/always_42/case_1/stmt_3 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.739247 -2.507053 1.779996 1.371387 -1.767301 5.248439 -2.872318 -1.224211 1.740751 -1.628852 -2.627005 0.378281 5.395510 1.043501 0.888216 -3.428384 0.523748 0.618477 -5.747985 0.901956
wb_dma_ch_rf/always_4/if_1/block_1/if_1 0.912853 -4.046804 0.993142 -0.347793 0.944155 1.247861 -0.460517 -0.645580 1.208518 2.252447 0.178106 -2.620802 -0.373650 0.372260 -0.125115 1.061127 -2.486171 1.450697 4.765165 -2.081509
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.718951 0.956507 -2.785338 -0.492827 -1.023507 -1.511306 1.392622 -2.772067 1.996493 0.464776 0.381907 -1.658235 4.789624 -2.082540 -0.814943 -1.400650 -1.291108 -0.626884 -0.018607 0.662368
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.705222 2.231380 1.939015 -2.116391 -2.011897 2.359459 2.130601 0.161289 2.231222 -0.901845 -0.950474 0.646695 3.576032 -0.781511 2.122509 -0.895015 -4.135254 -0.852973 2.085901 1.240896
wb_dma_ch_sel/always_3/stmt_1/expr_1 -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.017387 -1.807604 0.306043 0.904729 1.785276 3.287545 0.508042 -0.810483 2.425879 -2.232237 1.284322 -0.141577 2.098145 2.820074 0.320787 -3.697765 -0.170464 0.408006 -2.479319 2.865166
wb_dma/wire_txsz 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_de/always_14/stmt_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_wb_slv/reg_rf_ack -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.002374 3.518331 -1.019488 1.006644 0.266238 -0.733150 0.519923 0.385800 1.366700 -2.090938 -2.118280 1.744806 0.261181 -2.291242 3.080447 -1.880928 2.706277 -0.845308 -2.296533 -1.871280
wb_dma/wire_de_csr_we -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -4.590881 -1.109527 -2.217859 1.959337 3.539581 -5.190309 0.445765 0.363861 -0.832863 -0.978534 0.954499 -2.546163 -1.375195 0.035334 -2.382853 -2.784201 -2.846870 -2.648601 -1.973707 -0.635951
wb_dma/wire_ch1_txsz 0.819767 0.240503 0.299342 -0.384872 0.197804 1.168274 -2.694753 2.324925 -0.783902 1.278761 1.934482 2.079085 0.584146 0.642177 4.236183 0.653183 -2.506016 1.221858 3.005852 -1.199432
wb_dma_rf/inst_u9 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u8 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u7 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_rf/inst_u6 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_rf/inst_u5 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_rf/inst_u4 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_rf/inst_u3 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_rf/inst_u1 -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_rf/inst_u0 0.398425 2.517008 1.917657 0.087170 -2.176978 -1.466950 -0.190092 -0.206030 1.705173 -1.874325 -2.728594 0.697624 1.202402 -2.075124 -0.674331 -1.691460 1.686014 -2.015288 -2.756433 1.159637
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.030544 2.372159 4.322125 -0.582370 -0.332710 5.201611 3.021305 -1.183941 2.062552 -2.794403 0.244928 2.722313 1.776010 1.538344 1.207394 -2.238601 -0.805088 0.350101 -2.474542 3.793288
wb_dma_inc30r/assign_2_out -0.273868 0.892897 -0.012267 0.002024 2.123253 2.273705 3.054245 -3.277327 5.994725 -0.616663 0.349701 2.202744 2.461394 2.395587 0.260058 0.787277 -0.957137 1.854102 1.737161 2.497730
wb_dma/wire_mast1_din -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_ch_sel/assign_2_pri0 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_rf/input_de_adr0_we -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_sel/always_48/case_1/cond 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_rf/input_wb_rf_we -0.502698 2.590681 1.765038 -2.205765 -2.494527 -0.931123 4.958836 0.451396 -1.665196 0.568443 0.362147 -0.193098 -1.135163 -1.008827 0.811404 -2.823055 2.378222 2.069324 -3.971863 0.470107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/assign_7_pt0_sel_i 1.022835 -0.434514 0.567870 0.240400 1.894447 3.093279 -0.870139 0.669507 0.868717 -0.704992 0.550967 2.385156 -1.507930 3.487659 0.686344 -0.064180 -1.937490 -0.026399 2.742192 -1.439852
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma_wb_mast/wire_mast_pt_out -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
assert_wb_dma_ch_arb/input_state -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma/wire_ch0_csr 0.761185 2.661831 -1.448379 -0.633173 -1.417368 -0.388752 -2.053004 1.543164 1.316495 -2.708012 -1.660088 3.199403 5.108198 0.652721 3.132063 -0.614820 -0.907674 0.088642 -3.662487 2.299480
wb_dma_de/assign_69_de_adr0/expr_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_wb_slv/wire_pt_sel -2.040820 0.451181 -0.566783 0.089392 1.883003 1.796744 -3.515863 1.183571 0.922520 1.045697 4.402816 2.779076 1.330699 6.167707 1.267473 -1.755302 -3.004079 1.390940 -0.674112 4.577070
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.519555 -2.210117 -0.258623 1.325671 0.336919 -0.529195 -2.330385 2.834522 -2.172348 -5.041956 -2.522945 0.413311 0.008787 -2.217859 0.419268 -1.492515 -0.969795 -3.981603 0.456746 -1.030912
wb_dma_ch_sel/wire_de_start 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_wb_mast/assign_3_mast_drdy -1.303097 -1.196482 2.146537 2.423802 0.710839 5.255939 -2.939864 2.966927 -2.346840 -1.070414 -1.271556 -2.557791 -1.306413 -1.669372 2.975380 -0.933952 3.061602 -2.012165 0.553396 -0.923083
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_de/always_5/stmt_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/input_mast1_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/reg_mast0_adr -3.809836 0.295158 -1.198135 2.080749 1.583873 1.651879 0.305304 -0.690615 0.643368 1.597082 0.893774 -4.077750 1.274625 -2.366065 1.034949 2.034870 1.617032 -0.997660 3.326817 -0.831769
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_ch_rf/assign_15_ch_am0_we -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_rf/inst_u2 0.719363 0.325043 0.924909 -1.307500 -2.262622 3.974299 1.986246 0.488097 -1.847921 -0.675034 -1.936660 -0.960648 0.302139 -2.003265 1.319490 -1.426863 4.221151 1.113885 -1.670899 1.408252
wb_dma_ch_rf/wire_ch_adr1_dewe -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_rf/always_17/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_de/assign_71_de_csr 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/always_42/case_1 0.094830 -2.403476 1.723091 0.580460 -2.060043 3.388917 -2.527682 0.989435 -0.838925 -2.006315 -2.573899 1.129373 5.131797 1.499336 0.852278 -2.947811 -2.258166 0.255107 -4.858374 1.765955
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_sel/always_6/stmt_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/reg_ch_chk_sz_r 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_sel/always_3/stmt_1 -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma/wire_pointer2_s -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.651970 -2.224238 -2.306197 0.864927 4.106999 -1.356344 -0.562719 -0.606786 0.110972 -0.601192 2.828814 -0.494079 -1.346011 1.136571 -0.791596 0.158921 -3.349115 -0.577340 2.052805 1.449111
wb_dma_ch_rf/input_de_txsz -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_wb_if/input_pt_sel_i -3.134370 0.470451 1.776829 -0.295412 -0.194135 5.080313 -2.132202 2.854780 1.752144 -0.566128 2.307502 2.258598 2.281587 4.350778 3.034891 -0.493591 -0.045112 0.288340 2.736732 1.469330
wb_dma/wire_ch0_txsz 0.395524 3.264714 -2.102853 2.483344 0.609828 2.628886 -1.634319 -2.258300 -0.536416 1.169321 -0.244231 1.171356 2.727252 -1.925213 3.000944 0.335959 0.961974 0.642539 -1.139520 -1.949557
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.451430 -0.847392 0.595380 1.717532 0.111593 5.962194 -2.002345 0.932450 -2.304896 1.216562 0.556996 -3.189332 0.449726 -2.518344 3.084292 0.555707 2.687837 -0.356815 2.702311 -0.955786
wb_dma/wire_mast0_go 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_1/stmt_1 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_ch_rf/always_10/if_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_165_req_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.092173 0.232961 -3.460669 1.431370 1.917908 4.177155 -0.639459 -1.594121 -1.145645 0.350479 1.856658 0.736304 1.803401 0.396494 2.753635 0.383846 0.716911 1.785241 0.386703 -0.463399
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_rf/assign_23_ch_csr_dewe -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_ch_sel/assign_115_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 5.224675 -0.861571 3.707126 0.122168 -0.790096 3.671001 0.027946 -0.918537 0.251697 -3.976675 0.166759 3.341579 -0.192067 1.312044 1.902115 -0.405350 -0.559004 1.346522 -2.729918 0.501146
wb_dma/wire_de_txsz 0.272686 3.813103 -2.635679 3.433044 2.015602 1.958707 -2.036447 -3.600327 1.634704 0.765439 -0.272332 1.658111 2.807531 -0.545915 2.092956 0.921648 0.819807 0.357498 -1.802486 -1.399939
wb_dma_wb_slv/input_slv_pt_in -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
assert_wb_dma_ch_sel/input_ch0_csr 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.418404 1.495971 -0.280037 1.323686 -0.213747 3.862397 -2.609338 0.371272 -0.652473 2.049166 0.939075 -1.586539 0.700941 -3.416982 4.168485 1.455514 3.027706 0.181504 3.793756 -1.301831
wb_dma_ch_sel/assign_149_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/wire_adr0_cnt_next 0.585365 -3.949113 -0.308609 -1.934094 -0.213448 0.471333 1.986270 -0.323653 5.483167 -2.556629 -0.239042 -1.242640 1.417252 0.383869 1.432243 0.620530 1.264964 2.111059 2.763749 0.613640
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.497006 3.944893 2.175793 1.442355 -1.110330 2.316088 -1.013210 1.679373 -0.870508 -4.710638 -0.924674 3.004294 1.535804 -1.238211 2.245390 -2.576307 2.527340 -2.892680 -3.759544 2.682121
wb_dma_ch_rf/always_23/if_1/block_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_rf/wire_ch0_txsz 0.051844 4.296204 0.396324 2.486015 -0.085895 1.781512 -0.721453 -2.851625 -1.672257 4.208104 0.160372 1.076484 1.702583 -1.922768 2.840971 -0.713955 -0.799158 1.952391 -2.925201 -4.619308
wb_dma_ch_sel/assign_134_req_p0/expr_1 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.191778 -1.325214 -1.830091 -0.474092 -1.962165 -3.373192 -1.039390 1.027829 -1.008684 0.230296 -1.141309 -1.526681 1.213774 -5.129392 2.854075 -0.455512 0.054203 0.596251 2.340557 -3.398100
wb_dma_de/always_6/if_1/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_sel/assign_128_req_p0 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_de/assign_77_read_hold/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/wire_de_adr0 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/wire_de_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_wb_mast/always_4 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_mast/always_1 -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_rf/wire_ch3_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_rf/reg_ptr_valid 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_sel/always_9/stmt_1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_rf/assign_6_csr_we/expr_1 2.050490 -1.203299 0.316233 0.240702 -0.836967 -2.274821 0.727741 0.872681 -3.483282 -1.187997 -1.885230 -0.040768 -0.340681 -1.807753 0.446240 -3.073187 -2.648247 -0.152466 -3.366179 -3.084086
wb_dma_wb_slv/always_5/stmt_1/expr_1 -5.102311 0.376251 0.998902 1.817488 1.207988 -2.828993 0.001191 0.667390 2.468293 0.423467 0.145071 -2.398293 1.592511 -1.513778 1.271971 -3.026574 -1.556245 -1.564660 -0.701334 -2.090719
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma/wire_ch5_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_pri_enc/wire_pri10_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_20_ch_done_we 0.024428 1.340172 -0.984009 1.201481 0.700466 1.890764 -0.474923 0.842347 -1.809825 -2.706414 -0.274603 1.359195 0.623137 -1.590540 3.298774 -3.836068 0.802135 -0.714980 -2.822875 -0.611394
wb_dma_wb_mast/input_wb_ack_i -0.676590 -1.172186 -0.932563 1.282999 -0.857936 1.061476 -4.040249 3.626820 -6.373921 0.361874 2.136535 -1.356618 0.829294 -2.583467 4.063269 0.363353 1.035647 0.265473 -1.043584 1.200032
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_rf/input_dma_rest 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_ch_sel/always_5/stmt_1 2.333738 2.673586 -0.155427 1.175550 0.628857 -0.359103 -2.528180 0.464741 2.517979 -2.901757 -1.756866 2.949533 -0.119120 -1.559098 2.666843 -0.748653 1.294668 -1.906414 0.304973 -0.958711
wb_dma_ch_sel/always_40/case_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma/wire_de_csr 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.497006 3.944893 2.175793 1.442355 -1.110330 2.316088 -1.013210 1.679373 -0.870508 -4.710638 -0.924674 3.004294 1.535804 -1.238211 2.245390 -2.576307 2.527340 -2.892680 -3.759544 2.682121
wb_dma_ch_sel/always_37/if_1/if_1 5.144613 -0.483036 -0.665826 -2.730613 -2.381777 -0.981081 0.979366 -1.408593 -0.639380 -2.816578 -0.251550 0.866631 -1.413976 -2.427912 -0.358433 -4.886636 1.941923 1.028229 -2.532306 2.670003
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/always_10/if_1/if_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/input_ch3_adr0 0.706450 -5.366071 -1.436296 -1.635284 0.932663 -0.592892 1.833288 -0.271653 1.593314 -2.290329 1.412742 -2.100219 -1.358104 0.532782 -0.722367 -1.383399 0.314584 1.198267 1.809230 0.395095
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_de/wire_de_txsz 0.272686 3.813103 -2.635679 3.433044 2.015602 1.958707 -2.036447 -3.600327 1.634704 0.765439 -0.272332 1.658111 2.807531 -0.545915 2.092956 0.921648 0.819807 0.357498 -1.802486 -1.399939
wb_dma_rf/input_de_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_rf/input_de_adr0 2.393874 -5.406783 0.708760 0.759089 0.603536 -1.552284 -0.777465 -0.893938 2.624659 -3.029714 -2.053532 -2.496569 -1.456822 -0.814316 -1.040779 -0.769413 0.928480 -0.233113 -1.418101 -2.524056
wb_dma_de/always_2/if_1 1.557163 -3.952249 0.501379 -1.475610 -1.298681 -2.130911 1.255756 -0.679210 5.037355 -2.467779 -1.646122 -1.882175 0.461647 -1.940962 0.372024 -1.182248 1.795635 0.861372 1.290447 -1.088112
wb_dma_ch_sel/assign_102_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -1.192871 -0.162510 1.401875 -2.647562 -3.158350 0.435566 0.515477 1.968977 0.084640 -0.507406 2.701011 -0.388832 1.182851 -0.830511 1.723573 -4.011594 2.571082 1.179714 -1.053014 5.369293
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_wb_mast/assign_4_mast_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_ch_rf/always_2/if_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma/input_wb1_err_i -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_133_req_p0/expr_1 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_sel/assign_136_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_sel/input_dma_busy 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_sel/assign_4_pri1 1.438502 0.201493 -1.498374 0.870482 3.669632 2.319605 0.690819 -0.359086 -0.606488 -2.000987 1.157164 2.289993 -1.747745 1.611243 1.709852 -1.630905 -2.249929 0.088293 0.572643 -0.774206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_rf/reg_ch_csr_r 0.198773 -0.517992 0.324676 -2.051370 -1.563705 0.096608 -0.761714 2.498436 -0.411017 -3.623286 1.880024 -0.080660 -0.225228 -2.135090 0.893724 -1.678621 2.400184 -1.721911 2.555408 5.038873
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_wb_if/wire_slv_we -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_de/assign_70_de_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_ch_sel/always_38/case_1/stmt_4 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/reg_ch_sel_r 5.144613 -0.483036 -0.665826 -2.730613 -2.381777 -0.981081 0.979366 -1.408593 -0.639380 -2.816578 -0.251550 0.866631 -1.413976 -2.427912 -0.358433 -4.886636 1.941923 1.028229 -2.532306 2.670003
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.039372 3.646135 -3.388869 1.846832 0.493996 -2.954244 -1.829921 -1.571625 2.543211 -1.609068 -0.703421 1.277477 2.223832 -3.452058 1.467468 -0.421140 2.192782 -2.046544 -0.001792 -1.003202
wb_dma_ch_sel/always_38/case_1/stmt_3 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/always_38/case_1/stmt_2 1.300131 0.986865 -1.383085 0.523136 1.470784 2.915606 -1.442992 1.049877 -2.588635 0.135031 1.597946 2.287740 -0.528721 0.136138 3.646431 -0.395382 -1.098657 0.797328 1.560816 -1.396573
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_pri_enc/wire_pri30_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/reg_ch_sel_d -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_rf/assign_14_ch_adr0_we 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_rf/wire_ch1_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_inc30r/always_1/stmt_1/expr_1 0.202165 0.664912 1.379410 -2.122025 -1.615874 1.523620 3.044399 -1.968359 5.053287 1.759349 0.249275 -0.497829 2.505030 -2.914133 2.262552 -0.088123 -0.187656 2.024704 6.623534 0.253138
wb_dma_rf/wire_pause_req 3.669076 -0.669113 -0.748321 0.214218 0.663199 -3.422832 -0.885074 0.715348 -2.220045 -3.736318 -0.929612 1.132093 -1.524316 -1.438371 -0.719697 -3.092216 -3.176665 -2.414583 -1.608416 -0.468391
wb_dma_ch_sel/assign_95_valid -1.241054 3.335693 2.728907 1.933628 -1.012067 0.418277 0.437701 0.303847 2.733878 -1.516169 -4.632460 -0.359151 1.152212 -3.166872 2.816417 -2.675453 3.471062 -1.345636 -4.335349 -1.943946
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma_ch_rf/reg_ch_stop -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_146_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/always_45/case_1/stmt_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/input_dma_abort -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/input_adr1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/input_adr0 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma_ch_arb/reg_next_state -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_wb_mast/input_wb_err_i -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_wb_if/wire_wbs_data_o -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_de/assign_73_dma_busy 5.414344 0.084762 -3.224174 0.541232 2.365138 -2.747686 0.216888 -4.846130 -0.151171 -0.890462 0.798680 -0.064038 -2.202333 -1.650690 -1.870703 -2.257307 -2.571402 0.054241 -1.498581 -1.215883
wb_dma_de/always_22/if_1 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_rf/wire_ch2_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_de/input_de_start 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_pri_enc_sub/always_3/if_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/wire_pri28_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_sel/assign_132_req_p0/expr_1 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_rf/always_25/if_1/if_1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_sel/assign_98_valid/expr_1 -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.363907 1.962516 0.351360 -0.358512 -0.530087 0.816055 -0.265313 0.919282 0.195890 -4.297166 0.595054 0.975191 -0.193067 -1.621067 0.306564 -2.537248 3.339190 -2.621913 -1.230602 4.776704
wb_dma_ch_sel/reg_pointer 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_wb_if/input_wb_err_i -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/input_de_csr 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/input_de_adr0_we -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_sel/assign_161_req_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.198773 -0.517992 0.324676 -2.051370 -1.563705 0.096608 -0.761714 2.498436 -0.411017 -3.623286 1.880024 -0.080660 -0.225228 -2.135090 0.893724 -1.678621 2.400184 -1.721911 2.555408 5.038873
wb_dma_ch_sel/assign_129_req_p0 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_de/wire_de_ack 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb -1.355664 0.671620 -1.535332 -1.553873 -0.632586 1.973258 4.097880 0.724204 -2.722264 -3.111741 0.301208 -0.144766 -0.851937 -1.327523 0.306854 -4.583740 3.652541 -0.218680 -3.017457 2.555047
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_pri_enc_sub/always_3/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.528926 -0.327223 -2.385237 -0.347659 2.260040 3.837501 3.454064 -2.078022 -0.896420 -1.112231 2.262171 0.077274 -0.684315 -0.205973 1.221736 -1.884161 0.340047 1.617587 1.310032 0.714963
wb_dma/wire_de_txsz_we -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_ch_pri_enc/wire_pri16_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_2/stmt_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_pri_enc 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.208000 0.736610 0.267594 1.171547 3.712645 2.233094 1.845741 0.638859 0.494513 -2.988963 1.260974 1.474046 -1.136981 2.041199 1.593400 -4.178612 -1.601040 -0.910160 -1.512469 0.814172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_pri_enc/wire_pri7_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_wb_if/wire_mast_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.231467 4.013463 -1.877144 1.706301 0.698917 3.687482 0.025574 -3.776838 -1.196458 1.631749 0.797794 0.798598 1.107476 -2.725990 1.881791 -0.509999 1.657243 0.890147 -0.416867 -0.827179
wb_dma_wb_if/input_wb_cyc_i -5.651032 0.190420 -2.526932 0.229269 -0.444135 -0.846943 -4.194752 2.338080 1.104594 1.869061 3.549062 0.183841 2.283935 4.037817 0.855546 -3.348252 1.487102 0.637850 -0.672730 1.852344
wb_dma_ch_sel/assign_97_valid -2.549558 1.907874 2.321608 2.224302 -1.111364 -0.910205 1.023741 -0.473262 3.742066 -1.654709 -4.084826 -2.324585 3.094039 -4.142767 1.816419 -2.161441 2.403714 -1.815292 -3.034241 -1.495344
wb_dma/wire_mast0_drdy 1.966191 -1.157490 1.013326 2.085698 0.699097 3.416583 -3.601815 0.993193 -0.662186 -1.583831 -1.406101 -2.841998 -1.597217 -1.600738 2.304577 0.459517 2.034388 -2.149703 -0.018387 -1.671575
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.229066 -3.351234 -0.928318 0.395872 0.662667 0.465771 -0.719456 0.336574 2.208487 -2.559474 1.469723 -1.151703 2.514093 1.561712 0.648284 -4.720579 0.714442 0.390494 -2.645723 2.691264
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_if/wire_pt_sel_o -3.134370 0.470451 1.776829 -0.295412 -0.194135 5.080313 -2.132202 2.854780 1.752144 -0.566128 2.307502 2.258598 2.281587 4.350778 3.034891 -0.493591 -0.045112 0.288340 2.736732 1.469330
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_pri_enc/wire_pri22_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_sel/assign_143_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_135_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/wire_gnt_p0_d -1.849431 -0.606027 -2.826325 -2.252379 -1.425154 2.169183 4.204141 -0.130108 -1.820222 -1.807850 2.061035 -0.889489 1.383051 -1.445508 1.047623 -3.127367 4.023270 1.868685 -1.065974 3.217033
wb_dma_de/assign_20_adr0_cnt_next -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.247934 -1.711704 -0.695715 0.376848 1.710170 3.160606 -0.703250 -0.553109 1.377162 -0.130519 1.449087 0.685698 -0.273619 2.920706 -0.171361 0.307212 -1.041547 0.361088 3.360950 -0.822528
wb_dma_ch_sel/assign_153_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/assign_82_rd_ack/expr_1 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.024428 1.340172 -0.984009 1.201481 0.700466 1.890764 -0.474923 0.842347 -1.809825 -2.706414 -0.274603 1.359195 0.623137 -1.590540 3.298774 -3.836068 0.802135 -0.714980 -2.822875 -0.611394
wb_dma_de/reg_de_csr_we -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma/wire_wb0_ack_o -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/wire_pri23_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_103_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_rf/wire_ch1_txsz 0.819767 0.240503 0.299342 -0.384872 0.197804 1.168274 -2.694753 2.324925 -0.783902 1.278761 1.934482 2.079085 0.584146 0.642177 4.236183 0.653183 -2.506016 1.221858 3.005852 -1.199432
wb_dma_de/always_23/block_1/stmt_13 1.399317 1.331375 -2.434989 -0.109189 -1.711224 -2.426124 -2.573778 -0.863288 4.185982 0.335278 -0.086611 0.318598 3.608421 -3.372014 4.595172 0.752613 1.823982 1.396363 1.583939 -1.906126
wb_dma_de/always_23/block_1/stmt_14 4.293741 -2.124322 2.373311 1.830669 0.962773 4.175366 1.518561 -5.737707 1.631153 -3.433588 -1.399336 -0.569605 0.404856 -0.203547 -2.361386 -2.152036 -0.845414 0.142238 -4.062254 0.443756
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.983513 2.606396 -0.968517 0.697847 1.952206 3.577144 1.344530 -0.923838 -1.689523 -1.631229 0.715669 2.354077 -0.959597 0.163884 1.609852 -2.130131 0.105431 -0.113425 -1.275937 0.545353
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_ch_rf/input_ch_sel 5.061812 -1.693921 -5.097913 -0.869415 -1.580859 -3.810291 -3.207230 -2.869024 -1.569027 -0.179783 1.694476 -0.738375 2.636296 -2.162750 -0.045502 -3.173694 -2.138225 1.646243 -1.935312 0.966836
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_wb_if/wire_wb_addr_o -5.219959 -0.583891 -0.405573 0.604290 1.723801 1.035428 1.990574 -0.590697 2.886837 0.526171 1.477080 -2.264190 1.837482 0.999971 0.056239 -0.604641 0.190084 0.099558 1.161791 0.956142
wb_dma_ch_rf/wire_ch_txsz_we 1.231467 4.013463 -1.877144 1.706301 0.698917 3.687482 0.025574 -3.776838 -1.196458 1.631749 0.797794 0.798598 1.107476 -2.725990 1.881791 -0.509999 1.657243 0.890147 -0.416867 -0.827179
wb_dma_de/assign_70_de_adr1/expr_1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_ch_sel/always_48/case_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.536649 0.238710 -0.724697 -0.092311 -1.145807 -2.340936 -1.290092 1.199597 0.515410 1.024756 -0.751636 -1.289386 -0.122698 -4.866394 3.595851 -0.993185 1.572016 0.142708 2.729752 -4.035649
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_wb_mast/wire_wb_addr_o -5.219959 -0.583891 -0.405573 0.604290 1.723801 1.035428 1.990574 -0.590697 2.886837 0.526171 1.477080 -2.264190 1.837482 0.999971 0.056239 -0.604641 0.190084 0.099558 1.161791 0.956142
wb_dma_ch_rf/reg_ch_csr_r2 -2.208000 0.736610 0.267594 1.171547 3.712645 2.233094 1.845741 0.638859 0.494513 -2.988963 1.260974 1.474046 -1.136981 2.041199 1.593400 -4.178612 -1.601040 -0.910160 -1.512469 0.814172
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_sel/assign_101_valid/expr_1 -2.463885 1.412934 0.857348 -0.222049 -1.106584 -0.998115 3.144777 -0.684077 2.785625 -1.532542 -1.929222 -2.412302 0.033352 -3.657045 -0.096033 -2.921404 4.523270 -1.217593 -1.484475 0.234222
wb_dma_ch_sel/assign_11_pri3 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_de 0.772167 2.174724 0.785314 0.000619 -1.337141 -0.869108 0.241217 0.637520 -1.427542 -3.832941 -0.892760 0.708943 -0.118250 -2.353835 -0.046867 -3.175124 1.800697 -2.394981 -3.648751 2.484072
wb_dma_wb_slv/wire_wb_data_o -1.174670 -2.014087 1.150453 -0.364876 2.367406 -0.915069 0.979797 -2.204932 5.194415 1.218949 3.559452 -1.752173 -0.135101 2.414115 -1.349502 -1.328076 -3.412542 0.694072 2.960521 1.846194
wb_dma_inc30r/always_1/stmt_1 -0.687408 0.839833 0.373311 -1.297738 -0.212922 2.208032 2.008643 -3.152935 6.507854 2.205618 -0.111528 1.020601 2.521493 -0.343226 0.804850 -0.560666 0.798862 2.338641 4.701344 1.396041
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_127_req_p0 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_94_valid 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_pri_enc/wire_pri12_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_20/if_1/block_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.442606 0.719305 -0.338209 0.570075 2.102703 2.510485 1.339402 1.262014 -1.723026 -2.686084 0.992033 1.331504 -0.905137 -0.881822 3.602709 -4.771010 -0.869250 -0.356382 -0.719545 -0.769844
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_wb_if/input_slv_din -1.174670 -2.014087 1.150453 -0.364876 2.367406 -0.915069 0.979797 -2.204932 5.194415 1.218949 3.559452 -1.752173 -0.135101 2.414115 -1.349502 -1.328076 -3.412542 0.694072 2.960521 1.846194
wb_dma_ch_sel/assign_94_valid/expr_1 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.099689 1.483182 1.575470 2.276210 0.210851 0.076985 -1.991210 -0.425324 -0.024668 1.157342 -0.458849 -0.118272 2.987901 -1.908737 2.584260 -2.055125 -4.010902 -0.803021 -1.260628 -2.981810
wb_dma_de/always_21 -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_de/always_22 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_de/always_23 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_ch_pri_enc/wire_pri1_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/assign_78_mast0_go 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/wire_dma_done 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_ch_sel/assign_150_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_rf/input_wb_rf_adr -0.563050 2.615554 5.099436 -2.160055 -3.194778 -3.834486 -1.179804 1.579253 2.049141 2.169733 0.286319 1.878548 1.850357 -0.632262 0.952721 -3.711145 -5.638918 -0.627885 0.073385 -0.858553
wb_dma_wb_if -1.066461 1.052941 1.837761 -2.413347 -1.882681 -1.522785 1.554548 2.724644 -2.492557 0.146913 2.386949 0.031694 -2.411427 -0.670685 0.231942 -1.854578 1.141020 -0.001464 0.607494 1.980707
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -0.626189 -1.985006 -0.798334 0.894445 -1.545672 4.778369 -1.282611 -0.085751 -4.259907 -0.147834 1.749811 -0.597412 4.873609 -0.376503 2.699617 -1.903928 -0.731703 2.153094 -2.673223 1.276830
wb_dma_ch_pri_enc/wire_pri25_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_mast/reg_mast_cyc 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/input_wb_rf_we -1.239598 3.397313 1.918350 -2.610718 -1.890122 0.875931 4.667304 0.320675 -0.261003 0.416926 1.571672 0.189960 -1.424035 -1.403748 1.351678 -2.171080 4.079178 1.616514 -1.513977 2.723107
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_rf/always_20 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/always_6/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_wb_slv/always_4/stmt_1 -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_de/assign_3_ptr_valid 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_wb_mast/input_pt_sel -2.615233 0.644003 1.567363 -0.841800 0.343835 2.463928 -1.134200 2.958970 1.462456 -0.364279 2.992623 1.918375 3.519913 2.036334 4.731754 0.060513 -2.451051 1.097645 1.871424 3.826687
wb_dma_ch_pri_enc/wire_pri15_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_slv/input_wb_we_i -4.361101 -1.796027 3.709599 1.223333 0.530646 -0.607754 0.068102 5.104847 0.834754 -2.764067 -1.517493 -1.505730 2.582699 1.311633 3.406103 1.180674 -3.846612 -1.450708 -1.634609 -1.322868
wb_dma_de/reg_tsz_cnt_is_0_r -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_de/reg_dma_abort_r -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_97_valid/expr_1 -2.549558 1.907874 2.321608 2.224302 -1.111364 -0.910205 1.023741 -0.473262 3.742066 -1.654709 -4.084826 -2.324585 3.094039 -4.142767 1.816419 -2.161441 2.403714 -1.815292 -3.034241 -1.495344
wb_dma/wire_mast1_drdy -0.536297 -0.409757 2.049562 -0.120589 1.047771 0.320329 0.329568 2.100603 0.617612 -1.483454 -0.235194 1.328735 -1.282748 1.600159 1.110102 -1.668180 -1.566947 -0.490566 -0.127264 -0.213826
wb_dma_ch_rf/wire_ch_csr_we -2.080094 1.520536 1.849725 -1.436362 -2.292475 0.995621 2.092574 0.564100 0.263915 -1.288626 1.393728 -0.315813 0.909203 -0.521186 0.472821 -4.676782 3.224222 0.241363 -3.897082 4.809565
wb_dma_ch_pri_enc/inst_u9 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_8_ch_csr 0.110340 0.746173 0.949141 -0.127222 -1.386455 -0.493865 0.505143 -0.614482 1.229769 -3.252559 -1.232504 -0.308379 1.282162 -0.974682 -1.362803 -2.936807 2.014021 -1.632173 -4.308493 4.065083
wb_dma_ch_rf/wire_this_ptr_set 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_pri_enc/inst_u5 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u4 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u7 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u6 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u0 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u3 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u2 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_de_start 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_sel/assign_130_req_p0/expr_1 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_rf/wire_ch_stop -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/input_de_adr0 2.393874 -5.406783 0.708760 0.759089 0.603536 -1.552284 -0.777465 -0.893938 2.624659 -3.029714 -2.053532 -2.496569 -1.456822 -0.814316 -1.040779 -0.769413 0.928480 -0.233113 -1.418101 -2.524056
wb_dma_ch_rf/input_de_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_if/input_wbs_data_i -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_de/reg_tsz_dec -1.347014 2.227740 -2.006824 3.401702 2.547580 2.416578 -1.838436 -3.011384 2.133004 -0.144098 0.441259 1.410834 3.540885 1.466723 1.498037 0.270953 -0.439349 0.173899 -2.604031 -0.081664
wb_dma_ch_sel/input_ch0_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/input_ch0_am1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_sel/assign_162_req_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.092173 0.232961 -3.460669 1.431370 1.917908 4.177155 -0.639459 -1.594121 -1.145645 0.350479 1.856658 0.736304 1.803401 0.396494 2.753635 0.383846 0.716911 1.785241 0.386703 -0.463399
wb_dma_rf/wire_ch5_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_2/if_1/if_1/block_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_inc30r/wire_out -1.016400 -3.237114 -0.244845 -2.196891 0.280567 2.563824 3.365715 -0.994097 4.462847 -1.970524 1.150991 -1.437436 1.004248 1.254975 0.106578 -0.227106 1.658764 2.050403 2.710297 2.955472
wb_dma_de/input_pause_req 3.669076 -0.669113 -0.748321 0.214218 0.663199 -3.422832 -0.885074 0.715348 -2.220045 -3.736318 -0.929612 1.132093 -1.524316 -1.438371 -0.719697 -3.092216 -3.176665 -2.414583 -1.608416 -0.468391
wb_dma/input_wb0_we_i -4.361101 -1.796027 3.709599 1.223333 0.530646 -0.607754 0.068102 5.104847 0.834754 -2.764067 -1.517493 -1.505730 2.582699 1.311633 3.406103 1.180674 -3.846612 -1.450708 -1.634609 -1.322868
wb_dma_de/always_2/if_1/if_1/stmt_1 0.585365 -3.949113 -0.308609 -1.934094 -0.213448 0.471333 1.986270 -0.323653 5.483167 -2.556629 -0.239042 -1.242640 1.417252 0.383869 1.432243 0.620530 1.264964 2.111059 2.763749 0.613640
wb_dma_ch_rf/wire_ch_txsz_dewe -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_de/always_22/if_1/stmt_2 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_sel/assign_149_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma/wire_de_ack 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_wb_mast/always_1/if_1 -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_wb_if/wire_wb_cyc_o 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_143_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_wb_mast/wire_mast_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma/wire_slv0_dout -3.215616 3.065137 3.529794 0.764063 -2.787138 -1.376949 -2.265328 0.462458 0.334025 3.626075 -0.170957 -3.362509 3.032537 -4.719143 0.956065 -2.010652 -2.427776 -2.821505 2.004895 -1.370087
wb_dma_ch_sel/reg_am1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_sel/input_next_ch 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_de/always_9 -1.347014 2.227740 -2.006824 3.401702 2.547580 2.416578 -1.838436 -3.011384 2.133004 -0.144098 0.441259 1.410834 3.540885 1.466723 1.498037 0.270953 -0.439349 0.173899 -2.604031 -0.081664
wb_dma_de/always_8 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_wb_mast/always_1/if_1/cond -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_rf/always_1/case_1/stmt_12 0.111060 -2.942617 0.778217 0.953192 1.054953 0.669374 -2.274755 -0.369305 1.225730 1.406675 0.074155 -1.073544 0.847128 0.425211 0.182300 0.784855 -3.431479 0.014641 3.488580 -2.433935
wb_dma_rf/always_1/case_1/stmt_13 0.755303 -0.514350 -1.236534 -0.767213 1.174933 -2.450876 1.691280 -0.220139 2.402065 0.544426 0.224410 0.973726 -1.196053 0.269565 1.188255 0.530702 -0.988225 1.553407 2.247091 -3.148061
wb_dma_de/always_3 -3.002638 2.478535 -1.499638 -0.248709 1.914610 1.113162 3.434051 -1.456670 3.869590 0.263435 1.725950 0.297681 1.451683 0.641515 1.074510 0.914087 0.841241 0.741752 2.951287 1.880228
wb_dma_de/always_2 1.557163 -3.952249 0.501379 -1.475610 -1.298681 -2.130911 1.255756 -0.679210 5.037355 -2.467779 -1.646122 -1.882175 0.461647 -1.940962 0.372024 -1.182248 1.795635 0.861372 1.290447 -1.088112
wb_dma_de/always_5 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_de/always_4 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/always_7 -0.776733 1.614697 -2.684312 2.867170 2.332702 3.526077 -0.728388 -2.856800 0.335692 -0.732633 0.399553 1.031216 2.845698 0.762408 1.457605 -0.413014 0.387113 0.398292 -2.732514 0.064585
wb_dma_de/always_6 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_sel/input_ch3_txsz 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_11/if_1 -2.208000 0.736610 0.267594 1.171547 3.712645 2.233094 1.845741 0.638859 0.494513 -2.988963 1.260974 1.474046 -1.136981 2.041199 1.593400 -4.178612 -1.601040 -0.910160 -1.512469 0.814172
wb_dma_ch_sel/assign_147_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/always_45/case_1/cond -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/assign_68_de_txsz 0.272686 3.813103 -2.635679 3.433044 2.015602 1.958707 -2.036447 -3.600327 1.634704 0.765439 -0.272332 1.658111 2.807531 -0.545915 2.092956 0.921648 0.819807 0.357498 -1.802486 -1.399939
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/always_20/if_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma/input_wb0s_data_i -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_de/reg_dma_done_d 1.853054 1.491736 -1.353748 0.846725 -0.460915 0.628994 -1.873505 1.299553 -3.327899 -1.329934 -0.824125 1.695953 0.326046 -2.165151 3.013270 -1.815318 0.508954 -0.437713 -1.945324 -1.480721
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_wb_slv/assign_1_rf_sel -4.590881 -1.109527 -2.217859 1.959337 3.539581 -5.190309 0.445765 0.363861 -0.832863 -0.978534 0.954499 -2.546163 -1.375195 0.035334 -2.382853 -2.784201 -2.846870 -2.648601 -1.973707 -0.635951
wb_dma_de/always_4/if_1/if_1/cond 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_sel/assign_376_gnt_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/wire_wr_ack 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.092173 0.232961 -3.460669 1.431370 1.917908 4.177155 -0.639459 -1.594121 -1.145645 0.350479 1.856658 0.736304 1.803401 0.396494 2.753635 0.383846 0.716911 1.785241 0.386703 -0.463399
wb_dma_ch_arb/always_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_arb/always_2 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_de/always_19 -1.552201 -2.378046 -3.901603 -1.051612 0.514580 -3.440212 -0.477170 1.603236 4.144484 -3.912045 2.645111 0.429335 2.577596 1.605963 2.214933 -0.828883 1.726672 0.981162 0.949453 3.385275
wb_dma_de/always_18 -3.809836 0.295158 -1.198135 2.080749 1.583873 1.651879 0.305304 -0.690615 0.643368 1.597082 0.893774 -4.077750 1.274625 -2.366065 1.034949 2.034870 1.617032 -0.997660 3.326817 -0.831769
wb_dma_de/always_15 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_de/always_14 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/always_11 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/always_13 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_de/always_12 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.600895 -0.518961 1.655062 0.513619 0.135886 -4.185406 -0.969213 1.539850 1.047417 -0.500884 -1.927586 -0.182170 0.503899 -0.386891 2.217791 -3.074935 -5.039108 -0.316178 -3.190445 -3.616390
wb_dma_ch_sel/assign_155_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_pri_enc/wire_pri13_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/reg_read_r -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma/assign_9_slv0_pt_in -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/always_17/if_1/block_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_pri_enc/wire_pri2_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_11/stmt_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_rf/wire_ch_adr1_we -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel_checker/input_ch_sel 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_sel/input_ch1_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma/wire_slv0_pt_in -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_rf/always_2/if_1/if_1/cond 2.050490 -1.203299 0.316233 0.240702 -0.836967 -2.274821 0.727741 0.872681 -3.483282 -1.187997 -1.885230 -0.040768 -0.340681 -1.807753 0.446240 -3.073187 -2.648247 -0.152466 -3.366179 -3.084086
wb_dma_pri_enc_sub/reg_pri_out_d 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/always_4/case_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/wire_pri29_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_de/wire_read_hold 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/wire_sw_pointer 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma/wire_slv0_din 1.004215 -2.174196 1.875697 2.476096 1.822654 -0.815650 -1.659473 -2.422291 3.934444 0.876942 -0.087952 0.325126 -0.348222 1.088045 -1.931812 -1.613033 -1.094404 -0.852687 0.854548 -0.410069
wb_dma_ch_rf/input_dma_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_158_req_p1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_17_ch_am1_we 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_rf/assign_7_pointer_s -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_pri_enc_sub/input_valid 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/input_dma_rest 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_ch_sel/input_de_ack 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/reg_valid_sel 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.983513 2.606396 -0.968517 0.697847 1.952206 3.577144 1.344530 -0.923838 -1.689523 -1.631229 0.715669 2.354077 -0.959597 0.163884 1.609852 -2.130131 0.105431 -0.113425 -1.275937 0.545353
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_wb_mast/always_4/stmt_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_375_gnt_p0 -1.849431 -0.606027 -2.826325 -2.252379 -1.425154 2.169183 4.204141 -0.130108 -1.820222 -1.807850 2.061035 -0.889489 1.383051 -1.445508 1.047623 -3.127367 4.023270 1.868685 -1.065974 3.217033
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma/inst_u2 0.772167 2.174724 0.785314 0.000619 -1.337141 -0.869108 0.241217 0.637520 -1.427542 -3.832941 -0.892760 0.708943 -0.118250 -2.353835 -0.046867 -3.175124 1.800697 -2.394981 -3.648751 2.484072
wb_dma/inst_u1 1.839247 1.276673 -0.072646 0.203665 -1.303752 -0.000114 -0.350352 -0.336877 -0.375496 -3.666858 -2.377492 0.787104 0.711426 -1.820147 -0.665676 -2.202514 2.099295 -1.933498 -3.631698 2.209790
wb_dma/inst_u0 0.470078 2.233303 2.346303 -1.261122 -2.554835 -1.293084 2.104803 -0.082985 1.593110 -0.389711 -2.839333 -0.418399 -0.028677 -2.165658 -0.317468 -1.498941 2.825193 -0.164645 -2.329351 0.607784
wb_dma/inst_u4 -5.029121 0.127926 0.430092 0.458799 0.173093 2.811854 -2.335293 4.617692 -1.889572 -1.084528 0.838473 1.211686 -0.143079 3.396471 1.380264 -3.514691 1.477436 -1.166020 -0.947517 1.012458
wb_dma_ch_rf/assign_2_ch_adr1 -2.930659 3.660121 1.069050 -0.085263 1.463347 0.927933 4.112774 -1.271717 0.030511 2.374367 2.078187 -0.530189 -1.254359 -1.902960 0.525692 -0.365117 -1.242649 -0.282712 3.619342 -1.449467
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/wire_de_csr 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_ch_sel/always_40/case_1/stmt_1 1.027317 -0.191314 -1.723945 -0.990344 0.860644 3.551083 3.311065 -1.148036 -2.097880 -0.660293 2.222167 -0.253781 -0.565876 -2.180756 2.435227 -2.523971 0.383144 1.726086 2.169398 -0.035719
wb_dma_ch_sel/always_40/case_1/stmt_2 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/always_40/case_1/stmt_3 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_sel/always_40/case_1/stmt_4 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_pri_enc_sub 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/reg_ch_am1_r 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_de/assign_72_dma_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/reg_ptr_adr_low -1.684152 -1.349164 -0.285986 1.548173 0.636621 2.343783 -1.301698 -0.342979 0.472503 0.978603 1.591301 -3.881276 1.383312 -2.378402 1.762463 1.822854 1.323556 -0.290508 3.879442 0.214944
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/reg_state 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_ch_rf/always_26/if_1 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma_de/always_23/block_1/case_1/block_5/if_1 5.224675 -0.861571 3.707126 0.122168 -0.790096 3.671001 0.027946 -0.918537 0.251697 -3.976675 0.166759 3.341579 -0.192067 1.312044 1.902115 -0.405350 -0.559004 1.346522 -2.729918 0.501146
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_sel/assign_113_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_inc30r/always_1 -0.687408 0.839833 0.373311 -1.297738 -0.212922 2.208032 2.008643 -3.152935 6.507854 2.205618 -0.111528 1.020601 2.521493 -0.343226 0.804850 -0.560666 0.798862 2.338641 4.701344 1.396041
wb_dma_de/always_23/block_1/case_1/cond 1.583999 5.077120 1.038376 1.352021 -0.631177 0.426667 -0.666557 0.157959 -1.860568 -4.188547 -0.704332 2.689217 0.984185 -1.805630 1.033098 -2.448334 0.534658 -3.007539 -4.317628 3.190969
wb_dma_ch_sel/assign_128_req_p0/expr_1 -4.409528 1.727772 -0.244934 2.290579 2.590522 4.055931 1.582134 -1.068533 0.744085 -1.387317 0.023437 0.102129 2.229473 1.665935 0.622013 -3.316344 -0.198310 -0.949301 -3.588261 1.328355
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.731061 0.582682 -3.837021 2.306923 2.859906 2.799147 -0.432648 -3.500365 1.932586 -1.330857 0.613356 1.260066 2.305050 1.504551 1.076993 1.506678 1.017949 1.083626 -1.367912 0.405988
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -4.461996 0.493077 -0.674885 -0.356332 0.469026 2.215657 3.765938 0.533134 -1.928341 -0.173234 1.327354 -2.417698 -0.465240 -1.842545 0.825746 -4.199271 2.707646 -0.055154 -1.001637 0.852656
wb_dma_ch_sel/assign_148_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_155_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma_rf/input_dma_done_all -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_de/assign_66_dma_done 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma/wire_ch4_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/input_ch3_csr -0.581598 0.925066 1.112344 1.171790 -2.767183 2.327431 -2.215137 1.448327 0.150463 -0.682961 -3.832852 0.582519 4.067301 -1.542211 3.390206 -1.100736 2.584690 0.320845 -4.205716 -0.988237
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/wire_adr1_cnt_next -1.245420 1.058810 -0.829518 -0.769048 1.453617 2.442142 2.659363 -1.551749 4.343533 -0.451775 1.808275 1.510765 2.207132 1.926132 1.578751 0.412297 -0.054530 1.890968 2.544776 2.835964
wb_dma_ch_arb/always_2/block_1/case_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/reg_adr0_cnt 1.557163 -3.952249 0.501379 -1.475610 -1.298681 -2.130911 1.255756 -0.679210 5.037355 -2.467779 -1.646122 -1.882175 0.461647 -1.940962 0.372024 -1.182248 1.795635 0.861372 1.290447 -1.088112
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma/wire_am1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_sel/assign_137_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_140_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/always_22/if_1/if_1 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_de/assign_69_de_adr0 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/always_2/if_1/cond -0.090480 -0.960008 -2.629398 -0.631320 0.297505 -3.389649 1.130362 0.386208 5.063550 -2.753010 -0.609957 -0.020882 1.573260 -1.685084 2.719565 -0.464610 1.884420 0.543162 2.097015 -0.955457
wb_dma_de/wire_mast0_go 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_slv/input_slv_din -1.174670 -2.014087 1.150453 -0.364876 2.367406 -0.915069 0.979797 -2.204932 5.194415 1.218949 3.559452 -1.752173 -0.135101 2.414115 -1.349502 -1.328076 -3.412542 0.694072 2.960521 1.846194
wb_dma_de/always_3/if_1/if_1 -3.002638 2.478535 -1.499638 -0.248709 1.914610 1.113162 3.434051 -1.456670 3.869590 0.263435 1.725950 0.297681 1.451683 0.641515 1.074510 0.914087 0.841241 0.741752 2.951287 1.880228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/always_47/case_1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_sel/assign_152_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_de/reg_de_adr0_we -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_sel/assign_114_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/assign_4_ch_am1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_de/wire_dma_done_all -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_wb_slv/input_wb_data_i -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_de/input_nd -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/assign_126_ch_sel 2.552856 0.936438 -0.864953 -1.588486 -1.412970 -1.793462 2.175824 -1.200979 -0.763508 -3.070805 -0.943850 0.568468 -1.206650 -2.233358 -0.890015 -4.888544 2.014949 -0.182586 -4.440237 1.988856
wb_dma/wire_mast1_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/wire_ptr_valid 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma/wire_ch_sel 5.061812 -1.693921 -5.097913 -0.869415 -1.580859 -3.810291 -3.207230 -2.869024 -1.569027 -0.179783 1.694476 -0.738375 2.636296 -2.162750 -0.045502 -3.173694 -2.138225 1.646243 -1.935312 0.966836
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.573375 -1.701721 -1.357078 -1.911411 0.366327 2.995386 3.561911 -0.198854 -1.518766 -0.745380 1.730947 -1.259488 -2.182568 -2.159677 1.880942 -2.890494 2.343274 1.798157 2.298954 -0.477503
wb_dma_de/always_12/stmt_1/expr_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma/wire_dma_req 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_sel/assign_136_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/assign_5_sw_pointer 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_9/stmt_1 -1.347014 2.227740 -2.006824 3.401702 2.547580 2.416578 -1.838436 -3.011384 2.133004 -0.144098 0.441259 1.410834 3.540885 1.466723 1.498037 0.270953 -0.439349 0.173899 -2.604031 -0.081664
wb_dma_ch_pri_enc/reg_pri_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.139824 -2.101871 -2.940206 -0.325761 -0.895980 2.343059 -1.127404 -0.205185 -2.666080 -0.031601 0.927998 -0.256701 1.865529 -1.684582 2.692345 -0.182781 0.692395 2.149028 1.074075 -0.861496
wb_dma_de/wire_dma_busy 5.414344 0.084762 -3.224174 0.541232 2.365138 -2.747686 0.216888 -4.846130 -0.151171 -0.890462 0.798680 -0.064038 -2.202333 -1.650690 -1.870703 -2.257307 -2.571402 0.054241 -1.498581 -1.215883
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_pri_enc/always_2/if_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/always_6/if_1/stmt_1 1.529974 4.704666 -2.084349 2.951900 2.180542 3.194665 -0.572126 -5.816405 0.490806 1.674795 0.905353 1.320300 1.607098 -1.100607 0.216641 0.515291 0.253431 0.519845 -1.212386 0.148199
wb_dma_ch_rf/input_de_txsz_we -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_if/input_wb_addr_i -2.612577 0.793124 5.128125 -1.718872 -1.741677 -6.003433 -2.494166 4.758612 1.167766 1.625338 0.950888 2.154006 -0.470187 0.245044 1.627238 -3.370415 -4.745436 -0.554366 -0.290412 0.271395
wb_dma_ch_sel/always_7/stmt_1 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.469720 -0.285674 -0.750974 -2.193727 -1.037332 -0.875089 -0.244539 2.106644 0.495154 -3.324106 1.128576 -0.412632 -2.004938 -2.758802 0.378671 -1.807325 4.298441 -1.862860 3.163243 3.938507
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -0.050853 -1.405693 0.821334 0.189662 -1.044668 4.371869 -1.872426 2.490504 -4.273198 -1.016343 1.193400 1.226663 2.493158 0.880254 3.281130 -2.193253 -1.634256 1.107000 -1.765490 1.165630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_rf/always_4/if_1/block_1 0.912853 -4.046804 0.993142 -0.347793 0.944155 1.247861 -0.460517 -0.645580 1.208518 2.252447 0.178106 -2.620802 -0.373650 0.372260 -0.125115 1.061127 -2.486171 1.450697 4.765165 -2.081509
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 4.269931 1.613350 5.258550 0.564377 -0.296061 4.666301 0.631431 -1.867449 2.563170 -2.594268 -1.078679 4.095211 0.941581 1.511133 2.106118 -0.631377 -2.251802 0.928740 -2.218221 0.260419
wb_dma_ch_sel/input_ch2_txsz 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/input_ch5_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_sel/assign_150_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma/wire_ndr -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/always_43/case_1/stmt_4 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/always_43/case_1/stmt_3 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_sel/always_43/case_1/stmt_2 0.819767 0.240503 0.299342 -0.384872 0.197804 1.168274 -2.694753 2.324925 -0.783902 1.278761 1.934482 2.079085 0.584146 0.642177 4.236183 0.653183 -2.506016 1.221858 3.005852 -1.199432
wb_dma_ch_sel/always_43/case_1/stmt_1 0.395524 3.264714 -2.102853 2.483344 0.609828 2.628886 -1.634319 -2.258300 -0.536416 1.169321 -0.244231 1.171356 2.727252 -1.925213 3.000944 0.335959 0.961974 0.642539 -1.139520 -1.949557
wb_dma_de/always_19/stmt_1/expr_1 -1.552201 -2.378046 -3.901603 -1.051612 0.514580 -3.440212 -0.477170 1.603236 4.144484 -3.912045 2.645111 0.429335 2.577596 1.605963 2.214933 -0.828883 1.726672 0.981162 0.949453 3.385275
wb_dma_ch_rf/wire_ch_err_we -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.310280 -2.092235 -0.865075 -0.567367 2.130643 -2.970812 1.574548 -2.101748 1.420674 -1.399355 1.293520 -0.831688 -1.467958 0.413026 -1.902747 -1.738985 -4.096496 -0.001896 0.787710 0.186098
wb_dma_rf/wire_ch1_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.086275 -0.176989 4.747787 1.936443 -0.725816 3.230911 4.016738 0.124048 -3.412583 -3.483230 -3.484485 -2.376212 2.157764 -3.741215 0.536220 0.136144 -3.629673 -2.270869 -2.114114 -0.189252
assert_wb_dma_wb_if/input_pt_sel_i -0.247934 -1.711704 -0.695715 0.376848 1.710170 3.160606 -0.703250 -0.553109 1.377162 -0.130519 1.449087 0.685698 -0.273619 2.920706 -0.171361 0.307212 -1.041547 0.361088 3.360950 -0.822528
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -3.229066 -3.351234 -0.928318 0.395872 0.662667 0.465771 -0.719456 0.336574 2.208487 -2.559474 1.469723 -1.151703 2.514093 1.561712 0.648284 -4.720579 0.714442 0.390494 -2.645723 2.691264
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_rf/input_paused -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma/wire_mast0_adr -3.809836 0.295158 -1.198135 2.080749 1.583873 1.651879 0.305304 -0.690615 0.643368 1.597082 0.893774 -4.077750 1.274625 -2.366065 1.034949 2.034870 1.617032 -0.997660 3.326817 -0.831769
wb_dma_ch_pri_enc/inst_u8 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_148_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.000218 0.906210 -0.003859 2.405975 2.092896 -0.429161 -0.940645 -1.842975 2.365375 0.114991 -0.632455 0.292657 1.639385 0.598880 0.307022 -0.758646 -2.619828 -0.694149 -1.507628 -1.776487
wb_dma_ch_arb/always_2/block_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_ch_sel/always_40/case_1/cond 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_ch_rf/assign_22_ch_err_we -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_rf/wire_pointer 2.607244 -0.937729 1.002038 -0.491090 -1.774648 3.278874 0.191902 -2.355102 -3.997613 1.346845 0.407063 -0.720686 1.200607 -4.416148 -1.294760 -2.216674 -3.247182 -0.704678 4.672860 -0.372508
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/wire_pri19_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_5_pri1 1.438502 0.201493 -1.498374 0.870482 3.669632 2.319605 0.690819 -0.359086 -0.606488 -2.000987 1.157164 2.289993 -1.747745 1.611243 1.709852 -1.630905 -2.249929 0.088293 0.572643 -0.774206
wb_dma_rf/inst_u26 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u27 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/always_23/block_1/case_1/block_10 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_rf/inst_u25 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u22 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u23 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u20 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/assign_86_de_ack 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_rf/inst_u28 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/inst_u29 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/always_1/stmt_1 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.844409 1.727647 -2.362210 2.368585 2.053235 2.247974 -1.838535 -3.079332 0.988394 0.795595 1.060301 1.594496 2.836922 0.917623 1.679045 1.657235 -1.624297 0.910106 -0.322791 -0.841983
wb_dma_ch_sel/assign_142_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_rf/inst_check_wb_dma_rf -1.139323 1.104321 0.317010 -0.347751 0.753549 -2.434405 1.885379 0.034971 2.180403 2.284809 0.659197 0.573381 -0.820688 -0.384482 1.919556 0.224029 -1.466112 1.515065 2.058728 -4.158363
wb_dma_rf/reg_wb_rf_dout 0.798630 -1.103987 3.124463 1.606683 1.302509 -1.194891 -0.128961 -2.109673 4.538849 0.731830 -0.158872 2.400511 -0.514480 1.258783 -1.040706 0.068005 -2.023875 -0.000314 1.557247 -2.288657
wb_dma/input_dma_req_i 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_de/input_am1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_de/input_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/reg_next_start 2.333738 2.673586 -0.155427 1.175550 0.628857 -0.359103 -2.528180 0.464741 2.517979 -2.901757 -1.756866 2.949533 -0.119120 -1.559098 2.666843 -0.748653 1.294668 -1.906414 0.304973 -0.958711
wb_dma_ch_sel/input_ch4_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma/wire_mast0_dout -0.756029 -3.921705 -1.189635 -0.403439 -2.772207 -0.098663 -2.702189 2.214607 -4.442152 0.364783 2.699172 -1.753264 3.621675 -1.652251 2.838580 -0.863073 -0.802775 1.664813 -0.887557 -0.253885
wb_dma_ch_sel/assign_107_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma/wire_next_ch 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_rf/wire_ch2_txsz 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_ch_rf/wire_ch_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_rf/wire_ch_am1 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma/wire_ch6_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/input_csr -0.187124 -2.540274 4.354710 -0.750364 -3.262290 2.225671 -2.181087 2.754779 -0.927717 -2.142170 0.761667 0.826365 4.372294 0.175446 3.160374 -3.508571 -2.617542 0.930887 -2.138309 2.656940
wb_dma_de/reg_read 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma/input_wb1_cyc_i -0.247934 -1.711704 -0.695715 0.376848 1.710170 3.160606 -0.703250 -0.553109 1.377162 -0.130519 1.449087 0.685698 -0.273619 2.920706 -0.171361 0.307212 -1.041547 0.361088 3.360950 -0.822528
wb_dma_ch_rf/wire_ch_adr0_we 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_sel/assign_140_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_rf/wire_ch3_txsz 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_rf/input_wb_rf_din -3.215616 3.065137 3.529794 0.764063 -2.787138 -1.376949 -2.265328 0.462458 0.334025 3.626075 -0.170957 -3.362509 3.032537 -4.719143 0.956065 -2.010652 -2.427776 -2.821505 2.004895 -1.370087
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_pri_enc_sub/reg_pri_out_d1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/always_19/if_1/block_1 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_rf/always_2 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_ch_rf/always_1 0.967112 -1.680439 -2.305739 1.735388 0.567539 -3.299321 -1.496898 -1.829690 3.216985 -0.835396 -2.488546 -1.642455 1.810889 -2.394563 0.640172 -0.117852 -0.065903 -0.439940 -0.872708 -3.981630
wb_dma_de/input_mast0_drdy 1.966191 -1.157490 1.013326 2.085698 0.699097 3.416583 -3.601815 0.993193 -0.662186 -1.583831 -1.406101 -2.841998 -1.597217 -1.600738 2.304577 0.459517 2.034388 -2.149703 -0.018387 -1.671575
wb_dma_ch_rf/always_6 0.198773 -0.517992 0.324676 -2.051370 -1.563705 0.096608 -0.761714 2.498436 -0.411017 -3.623286 1.880024 -0.080660 -0.225228 -2.135090 0.893724 -1.678621 2.400184 -1.721911 2.555408 5.038873
wb_dma_ch_rf/always_5 -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_rf/always_4 0.912853 -4.046804 0.993142 -0.347793 0.944155 1.247861 -0.460517 -0.645580 1.208518 2.252447 0.178106 -2.620802 -0.373650 0.372260 -0.125115 1.061127 -2.486171 1.450697 4.765165 -2.081509
wb_dma_ch_rf/always_9 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_8 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
assert_wb_dma_rf/input_wb_rf_dout -1.139323 1.104321 0.317010 -0.347751 0.753549 -2.434405 1.885379 0.034971 2.180403 2.284809 0.659197 0.573381 -0.820688 -0.384482 1.919556 0.224029 -1.466112 1.515065 2.058728 -4.158363
wb_dma/wire_wb1_addr_o -3.405117 -2.425380 -0.161700 -0.069327 1.256268 2.206766 0.779404 -0.482819 2.667434 -0.356048 2.095812 -1.355317 2.184753 2.172688 0.288088 -1.514776 -0.430511 1.044819 0.730099 2.472740
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_ch_sel/assign_154_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.088177 0.712655 1.525118 -3.656048 -3.403694 -1.820452 4.646917 1.993655 -1.803772 0.809191 1.541921 -0.949863 -0.951444 -1.231620 1.709382 -2.665562 1.947935 3.088124 -1.840920 1.526497
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.877167 0.699069 2.198820 0.402720 1.903675 -2.889727 0.651916 3.963535 1.763698 -0.878255 0.225625 -0.369182 -1.193733 0.696789 2.096887 -3.264085 -2.447161 -2.010060 0.185567 -1.412989
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
assert_wb_dma_ch_arb/input_advance -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma_wb_slv/reg_slv_dout -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_ch_pri_enc/always_2 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/always_4 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/inst_u3 -1.066461 1.052941 1.837761 -2.413347 -1.882681 -1.522785 1.554548 2.724644 -2.492557 0.146913 2.386949 0.031694 -2.411427 -0.670685 0.231942 -1.854578 1.141020 -0.001464 0.607494 1.980707
wb_dma_wb_slv/always_1/stmt_1 -1.671393 1.625790 5.877732 -2.357389 -3.219941 -4.862342 -1.242321 3.614752 1.915348 1.618409 0.932218 1.605697 1.088137 -0.527699 1.775826 -4.241353 -4.864505 -0.462662 0.627571 -0.345694
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_rf/wire_ch0_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_wb_mast/wire_mast_drdy -1.303097 -1.196482 2.146537 2.423802 0.710839 5.255939 -2.939864 2.966927 -2.346840 -1.070414 -1.271556 -2.557791 -1.306413 -1.669372 2.975380 -0.933952 3.061602 -2.012165 0.553396 -0.923083
wb_dma_wb_if/wire_mast_pt_out -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_sel/assign_95_valid/expr_1 -1.241054 3.335693 2.728907 1.933628 -1.012067 0.418277 0.437701 0.303847 2.733878 -1.516169 -4.632460 -0.359151 1.152212 -3.166872 2.816417 -2.675453 3.471062 -1.345636 -4.335349 -1.943946
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -4.461996 0.493077 -0.674885 -0.356332 0.469026 2.215657 3.765938 0.533134 -1.928341 -0.173234 1.327354 -2.417698 -0.465240 -1.842545 0.825746 -4.199271 2.707646 -0.055154 -1.001637 0.852656
wb_dma/constraint_slv0_din 1.009774 -0.405224 0.007627 1.478817 1.537822 -4.669500 -1.367244 0.259132 1.834589 -0.749899 -0.162182 -0.733487 0.149928 -1.677060 1.122012 -0.140274 -3.935142 -1.498537 1.880975 -3.457993
wb_dma_de/always_4/if_1/if_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_rf/always_2 1.802546 -1.433280 1.063639 0.976100 -0.549831 -2.268893 -1.497078 2.852887 -3.360367 -2.994414 -2.423109 0.463165 -0.260343 -2.090803 0.564263 -2.567233 -3.033202 -2.760806 -1.164809 -2.847042
wb_dma_rf/inst_u24 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/always_1 0.798630 -1.103987 3.124463 1.606683 1.302509 -1.194891 -0.128961 -2.109673 4.538849 0.731830 -0.158872 2.400511 -0.514480 1.258783 -1.040706 0.068005 -2.023875 -0.000314 1.557247 -2.288657
wb_dma_ch_sel/always_38 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_sel/always_39 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/always_37 5.144613 -0.483036 -0.665826 -2.730613 -2.381777 -0.981081 0.979366 -1.408593 -0.639380 -2.816578 -0.251550 0.866631 -1.413976 -2.427912 -0.358433 -4.886636 1.941923 1.028229 -2.532306 2.670003
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.992134 0.944033 4.694135 -0.670933 -0.774138 5.101585 0.761234 -1.091196 2.976151 -3.062451 0.389548 3.056249 1.132488 1.702776 1.868845 -2.462827 -0.277012 0.867997 -2.061052 3.150520
wb_dma/wire_ch0_adr0 -1.699256 -4.262487 2.098782 -0.515805 -2.507833 -1.620403 -1.269763 1.122527 2.856249 -0.227787 -0.279540 -3.708141 3.431631 -2.614198 1.980508 -2.288301 -0.708490 0.518167 1.038869 -1.045419
wb_dma_rf/inst_u21 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_rf/wire_ch3_adr0 0.706450 -5.366071 -1.436296 -1.635284 0.932663 -0.592892 1.833288 -0.271653 1.593314 -2.290329 1.412742 -2.100219 -1.358104 0.532782 -0.722367 -1.383399 0.314584 1.198267 1.809230 0.395095
wb_dma_ch_rf/input_dma_busy 3.270762 -0.460904 -2.073182 0.902032 2.695552 -2.160001 1.150978 -4.550947 1.934626 -1.331244 0.023969 -0.253262 -0.414200 0.465274 -2.431432 -1.160720 -3.619105 -0.077517 -1.801275 -0.271710
wb_dma_ch_sel/assign_134_req_p0 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma/wire_wb0m_data_o -1.174670 -2.014087 1.150453 -0.364876 2.367406 -0.915069 0.979797 -2.204932 5.194415 1.218949 3.559452 -1.752173 -0.135101 2.414115 -1.349502 -1.328076 -3.412542 0.694072 2.960521 1.846194
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_rf/always_6/if_1 0.198773 -0.517992 0.324676 -2.051370 -1.563705 0.096608 -0.761714 2.498436 -0.411017 -3.623286 1.880024 -0.080660 -0.225228 -2.135090 0.893724 -1.678621 2.400184 -1.721911 2.555408 5.038873
wb_dma 0.177958 1.622692 0.672368 -0.225358 -1.666651 -0.360734 -0.322648 0.233972 -0.673370 -0.124382 -1.162249 0.556549 0.252270 -0.071403 -1.216218 0.751685 1.792784 -0.662405 -2.097985 1.556396
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.983513 2.606396 -0.968517 0.697847 1.952206 3.577144 1.344530 -0.923838 -1.689523 -1.631229 0.715669 2.354077 -0.959597 0.163884 1.609852 -2.130131 0.105431 -0.113425 -1.275937 0.545353
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
assert_wb_dma_rf/input_wb_rf_adr -1.139323 1.104321 0.317010 -0.347751 0.753549 -2.434405 1.885379 0.034971 2.180403 2.284809 0.659197 0.573381 -0.820688 -0.384482 1.919556 0.224029 -1.466112 1.515065 2.058728 -4.158363
wb_dma_ch_rf/always_6/if_1/if_1 0.198773 -0.517992 0.324676 -2.051370 -1.563705 0.096608 -0.761714 2.498436 -0.411017 -3.623286 1.880024 -0.080660 -0.225228 -2.135090 0.893724 -1.678621 2.400184 -1.721911 2.555408 5.038873
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_arb/wire_gnt -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.335138 -0.607777 -0.470778 1.717116 1.785698 -1.296177 -3.075874 0.344926 2.497375 -0.996158 0.259759 -0.060815 0.995087 -0.522657 1.018428 0.745101 -1.850470 -1.936786 2.960491 -1.090090
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_rf/always_1/case_1/cond 0.798630 -1.103987 3.124463 1.606683 1.302509 -1.194891 -0.128961 -2.109673 4.538849 0.731830 -0.158872 2.400511 -0.514480 1.258783 -1.040706 0.068005 -2.023875 -0.000314 1.557247 -2.288657
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_wb_slv/assign_4/expr_1 -2.800655 -2.725615 -0.072288 0.360871 3.374466 -2.025767 0.251653 -0.857481 2.292977 1.824866 4.099024 -2.367484 -0.395718 1.035926 -0.556125 0.171753 -3.456053 0.693558 2.058938 2.640497
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.064288 0.089760 -2.395980 0.697138 0.439367 3.404532 -1.050826 -0.100819 -2.216639 0.875561 1.587854 0.201707 1.371406 -1.474366 3.809255 -0.424639 0.928682 1.616032 1.174891 -1.585677
wb_dma_de/always_3/if_1/stmt_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_sel/assign_104_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/always_9/stmt_1 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_wb_if/input_mast_adr -5.219959 -0.583891 -0.405573 0.604290 1.723801 1.035428 1.990574 -0.590697 2.886837 0.526171 1.477080 -2.264190 1.837482 0.999971 0.056239 -0.604641 0.190084 0.099558 1.161791 0.956142
assert_wb_dma_ch_arb/input_req -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_wb_if/input_wbm_data_i -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_de/wire_tsz_cnt_is_0_d 0.983513 2.606396 -0.968517 0.697847 1.952206 3.577144 1.344530 -0.923838 -1.689523 -1.631229 0.715669 2.354077 -0.959597 0.163884 1.609852 -2.130131 0.105431 -0.113425 -1.275937 0.545353
wb_dma_ch_pri_enc/wire_pri17_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel_checker/input_ch_sel_r 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_sel/assign_119_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_inc30r/input_in 0.416424 -2.693932 -0.887477 -3.142878 -0.886356 0.150905 3.431021 -0.445324 3.270675 -0.643446 1.224272 -2.070702 -1.299013 -2.509445 0.818865 -0.712229 3.024624 1.575257 5.719279 0.264732
wb_dma_ch_pri_enc/inst_u15 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u14 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u17 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/wire_dma_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_pri_enc/inst_u11 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u10 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u13 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u12 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u19 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u18 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/assign_110_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_rf/inst_u30 -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.536649 0.238710 -0.724697 -0.092311 -1.145807 -2.340936 -1.290092 1.199597 0.515410 1.024756 -0.751636 -1.289386 -0.122698 -4.866394 3.595851 -0.993185 1.572016 0.142708 2.729752 -4.035649
wb_dma_ch_pri_enc/wire_pri6_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_rf/assign_6_csr_we 2.050490 -1.203299 0.316233 0.240702 -0.836967 -2.274821 0.727741 0.872681 -3.483282 -1.187997 -1.885230 -0.040768 -0.340681 -1.807753 0.446240 -3.073187 -2.648247 -0.152466 -3.366179 -3.084086
wb_dma_de/assign_82_rd_ack 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_sel/assign_96_valid -1.112098 1.251302 1.397196 1.104209 -1.377861 -1.874618 4.085318 2.618905 -0.278950 -3.001241 -5.995022 -1.795169 3.269186 -4.051427 2.344047 -1.239741 -0.750191 -1.608669 -1.771266 -0.701885
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/reg_next_ch 2.691952 1.029294 -1.811339 0.106955 -0.923251 0.026716 -0.978217 0.828044 -0.277404 -2.487698 -1.857515 2.151567 0.830260 -1.991799 3.368638 -0.988916 2.263305 0.358776 -1.594645 -1.382856
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.515085 2.377947 -1.608417 2.841504 1.462851 2.164225 -2.259822 -1.808452 -1.243167 1.743993 1.346976 0.601008 3.228068 -0.369154 2.315617 -0.741147 -2.073455 0.188931 -1.547871 -1.412264
assert_wb_dma_ch_arb -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma/wire_csr 0.094830 -2.403476 1.723091 0.580460 -2.060043 3.388917 -2.527682 0.989435 -0.838925 -2.006315 -2.573899 1.129373 5.131797 1.499336 0.852278 -2.947811 -2.258166 0.255107 -4.858374 1.765955
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_if/input_mast_din -1.125361 0.097330 0.391829 0.827432 -0.217228 3.014979 -1.998538 -0.451511 -0.061158 1.627189 2.765363 0.323486 3.996555 0.580988 3.100734 0.752806 -1.980677 1.797019 0.855957 0.865184
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_rf/reg_sw_pointer_r 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma_ch_sel/assign_142_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_rf 0.470078 2.233303 2.346303 -1.261122 -2.554835 -1.293084 2.104803 -0.082985 1.593110 -0.389711 -2.839333 -0.418399 -0.028677 -2.165658 -0.317468 -1.498941 2.825193 -0.164645 -2.329351 0.607784
wb_dma_de/assign_6_adr0_cnt_next/expr_1 2.764669 -2.772346 0.423984 0.267235 1.528754 1.090714 1.110462 -2.943265 4.116030 -1.434535 -1.029135 1.020674 0.395553 1.637432 -0.582753 0.208939 -1.479027 1.613051 0.388706 -0.799539
wb_dma_de/reg_chunk_cnt 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.992134 0.944033 4.694135 -0.670933 -0.774138 5.101585 0.761234 -1.091196 2.976151 -3.062451 0.389548 3.056249 1.132488 1.702776 1.868845 -2.462827 -0.277012 0.867997 -2.061052 3.150520
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.030544 2.372159 4.322125 -0.582370 -0.332710 5.201611 3.021305 -1.183941 2.062552 -2.794403 0.244928 2.722313 1.776010 1.538344 1.207394 -2.238601 -0.805088 0.350101 -2.474542 3.793288
wb_dma/input_wb0m_data_i -4.311995 1.377357 4.090184 0.287644 -3.215678 -2.674096 -2.521246 2.361105 -0.454273 3.352731 0.901703 -3.689078 2.714859 -4.178561 1.339371 -3.165874 -2.101609 -2.172002 1.780849 -0.787702
wb_dma_de/always_15/stmt_1 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma/wire_ch7_csr -0.361109 0.838965 0.095312 -0.225076 -1.994900 2.595234 0.446029 0.595151 -0.919063 -1.783135 -1.617343 0.175800 1.597085 -1.502285 1.222970 -1.594647 3.715062 -0.074576 -2.779573 1.597721
wb_dma/input_wb0_ack_i 0.672209 -0.554919 -0.271349 0.427312 -2.003076 2.086973 -3.025018 3.056681 -4.409883 -0.368498 1.734987 -0.800007 1.572343 -2.906416 4.677288 0.910187 1.669488 0.317272 1.079500 0.135082
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.651312 0.373348 0.188464 1.008048 1.341291 -0.315029 1.970291 0.202610 2.045125 -0.470118 0.864463 -2.204513 1.326039 -0.260254 0.473023 -3.122484 0.739201 -0.880122 -1.277927 0.661596
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -3.715646 0.385478 2.045117 2.330340 1.957481 0.258190 -0.809720 -0.030240 1.754305 -0.026763 0.861441 -0.476955 1.968901 0.376021 1.765990 -3.845031 -3.534345 -0.949750 -1.609386 -1.211666
wb_dma_ch_sel/assign_125_de_start 0.310514 4.322536 -0.616608 1.709114 0.981015 -1.167487 -1.363504 0.622358 1.645922 -2.584119 -1.904727 2.553907 -0.012728 -2.008768 2.306673 -1.211006 1.549768 -2.672931 -1.002744 -1.089159
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.310280 -2.092235 -0.865075 -0.567367 2.130643 -2.970812 1.574548 -2.101748 1.420674 -1.399355 1.293520 -0.831688 -1.467958 0.413026 -1.902747 -1.738985 -4.096496 -0.001896 0.787710 0.186098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma_ch_sel/assign_121_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_inc30r -1.016400 -3.237114 -0.244845 -2.196891 0.280567 2.563824 3.365715 -0.994097 4.462847 -1.970524 1.150991 -1.437436 1.004248 1.254975 0.106578 -0.227106 1.658764 2.050403 2.710297 2.955472
wb_dma_ch_sel/always_45/case_1 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/assign_117_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.737028 0.746621 -1.829550 0.225387 -1.255644 -0.806547 -2.936197 1.568184 -0.048914 1.712095 0.788067 -0.477570 1.417987 -3.609633 4.841061 -0.405585 2.454089 0.924944 2.226331 -2.985200
wb_dma/wire_ch3_adr0 0.706450 -5.366071 -1.436296 -1.635284 0.932663 -0.592892 1.833288 -0.271653 1.593314 -2.290329 1.412742 -2.100219 -1.358104 0.532782 -0.722367 -1.383399 0.314584 1.198267 1.809230 0.395095
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/always_6/if_1/if_1/cond -1.347014 2.227740 -2.006824 3.401702 2.547580 2.416578 -1.838436 -3.011384 2.133004 -0.144098 0.441259 1.410834 3.540885 1.466723 1.498037 0.270953 -0.439349 0.173899 -2.604031 -0.081664
wb_dma/wire_mast1_pt_out -1.275156 -0.707993 -1.522862 1.209847 3.243499 -0.719371 -0.762383 -0.005426 -0.591153 1.446004 2.173398 -0.129738 -0.844531 1.178344 0.607938 0.463304 -3.363631 0.259615 1.802987 -1.056582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/always_48 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_sel/always_43 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_sel/always_42 0.094830 -2.403476 1.723091 0.580460 -2.060043 3.388917 -2.527682 0.989435 -0.838925 -2.006315 -2.573899 1.129373 5.131797 1.499336 0.852278 -2.947811 -2.258166 0.255107 -4.858374 1.765955
wb_dma_ch_sel/always_40 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_ch_sel/always_47 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_sel/always_46 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/always_45 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_ch_sel/always_44 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma_ch_sel/assign_152_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/input_ndnr -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_de/always_4/if_1/stmt_1 0.435089 1.243883 -1.783834 2.309305 2.017858 2.188497 0.494599 -2.121996 -0.190316 -1.796581 -0.564180 0.437559 1.483499 -2.235518 2.666831 -3.267172 -0.532556 -0.302889 -2.071858 -2.279429
wb_dma_ch_pri_enc/wire_pri4_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_sel/assign_111_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_wb_slv/assign_2_pt_sel -2.040820 0.451181 -0.566783 0.089392 1.883003 1.796744 -3.515863 1.183571 0.922520 1.045697 4.402816 2.779076 1.330699 6.167707 1.267473 -1.755302 -3.004079 1.390940 -0.674112 4.577070
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.608158 2.966001 -2.837443 0.984673 0.017621 -0.948136 0.681991 -1.064770 1.861350 -0.796976 -1.140069 0.563109 1.748802 -2.928067 2.814168 -0.667590 3.456515 0.177130 -1.144946 -1.831444
wb_dma_ch_sel/assign_144_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_de/input_pointer 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -2.284969 -1.773480 -2.164606 0.089384 -1.085975 1.100253 -2.837469 2.251766 -1.351314 0.730753 1.953659 -1.475841 1.952554 -2.024815 4.543424 -1.382381 2.807881 1.296657 0.778669 -1.475956
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.191778 -1.325214 -1.830091 -0.474092 -1.962165 -3.373192 -1.039390 1.027829 -1.008684 0.230296 -1.141309 -1.526681 1.213774 -5.129392 2.854075 -0.455512 0.054203 0.596251 2.340557 -3.398100
wb_dma_ch_rf/input_wb_rf_adr -1.419749 2.694601 0.002370 -4.597588 -0.075331 -0.006545 -0.298223 1.010731 1.586973 -0.806244 -0.545527 -3.267788 0.028523 -1.360328 2.995557 1.284620 -3.830995 -0.024774 -1.754215 0.271993
wb_dma_ch_sel/input_pointer0 1.027317 -0.191314 -1.723945 -0.990344 0.860644 3.551083 3.311065 -1.148036 -2.097880 -0.660293 2.222167 -0.253781 -0.565876 -2.180756 2.435227 -2.523971 0.383144 1.726086 2.169398 -0.035719
wb_dma_ch_sel/input_pointer1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma_ch_sel/input_pointer2 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma_ch_sel/input_pointer3 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma_de/reg_chunk_0 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -3.715646 0.385478 2.045117 2.330340 1.957481 0.258190 -0.809720 -0.030240 1.754305 -0.026763 0.861441 -0.476955 1.968901 0.376021 1.765990 -3.845031 -3.534345 -0.949750 -1.609386 -1.211666
wb_dma_ch_sel/assign_151_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/assign_138_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_sel/reg_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma/assign_2_dma_req 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.393387 -1.051768 -0.033500 -2.108896 1.244401 2.090511 2.967269 1.206557 -1.473396 -1.258850 1.330642 0.445919 -4.442427 -0.476815 1.373325 -2.788055 0.832430 0.789254 2.502118 -0.627326
wb_dma_ch_rf/wire_ch_csr 0.110340 0.746173 0.949141 -0.127222 -1.386455 -0.493865 0.505143 -0.614482 1.229769 -3.252559 -1.232504 -0.308379 1.282162 -0.974682 -1.362803 -2.936807 2.014021 -1.632173 -4.308493 4.065083
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.126409 -2.638436 0.134689 -1.610785 -1.611262 -0.817532 0.770815 0.216908 4.067121 1.600892 0.838711 -2.103572 3.126969 -1.371848 2.011899 -0.103557 -0.044757 1.990343 4.664586 -0.334485
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_sel/assign_118_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_ch_rf/input_de_adr1_we -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_de/always_8/stmt_1/expr_1 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.435222 0.690121 0.079340 -3.289669 -3.838856 -2.670743 4.436720 -0.178503 -1.217101 1.794529 2.504347 -1.925470 0.973699 -2.211670 1.161047 -2.455808 2.131837 3.838984 -1.879987 1.546818
wb_dma_de/always_2/if_1/stmt_1 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma_de/assign_65_done/expr_1 1.049818 2.036134 -1.261155 1.518689 1.751833 2.650155 -0.769855 0.113741 -2.064272 -1.679007 0.220592 2.483001 0.205173 -0.320810 3.008536 -2.094255 -0.853735 -0.367127 -1.548930 -0.942910
wb_dma_ch_sel/reg_de_start_r 0.002374 3.518331 -1.019488 1.006644 0.266238 -0.733150 0.519923 0.385800 1.366700 -2.090938 -2.118280 1.744806 0.261181 -2.291242 3.080447 -1.880928 2.706277 -0.845308 -2.296533 -1.871280
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_wb_mast/assign_1 -4.900621 1.933155 1.234440 -0.660270 0.703930 2.156758 0.186424 4.336717 0.708001 -0.142949 2.596452 1.176210 3.424068 1.492031 5.100664 1.291475 -2.186327 -0.036582 2.945807 2.768655
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 3.362997 -1.778924 -2.314408 -1.083462 -0.096588 2.065786 2.872898 -1.686766 -3.641439 -1.131575 1.576712 -0.401107 0.869871 -2.383762 1.015980 -1.247757 -2.042172 1.845037 1.857997 0.409678
wb_dma_de/input_txsz 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_ch_rf/wire_pointer_s -0.253463 -2.538434 -0.422608 -0.551789 1.060875 1.347453 1.186840 -0.350981 0.060757 2.321890 1.358378 -1.796416 -0.495404 0.674385 0.953230 1.047737 -1.135178 2.399671 3.132395 -1.981827
wb_dma_ch_sel/reg_ndnr -1.104412 0.875340 -2.098445 0.353205 0.751305 5.179538 2.113765 -1.309205 -2.168243 -0.591571 2.051651 -0.074722 1.252521 -1.285844 2.789510 -2.496356 2.369422 1.650864 -0.711420 0.973150
wb_dma_ch_rf/assign_26_ch_adr1_dewe -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_sel/reg_txsz 1.282798 4.759833 -0.183066 0.993502 1.397858 3.078188 -0.185576 -0.725182 -1.878686 0.644095 0.804936 2.724377 -1.264387 -1.062223 2.548874 -0.973857 0.087951 -0.217294 0.269659 -0.583891
wb_dma_rf/always_1/case_1/stmt_10 -2.235377 1.107531 1.300827 0.323568 0.977151 -0.253253 1.503660 -0.250376 0.356827 3.144792 1.731507 -0.694083 -0.463231 -0.475198 1.848346 -0.327003 -2.217246 1.334849 1.614907 -3.451237
wb_dma_ch_pri_enc/inst_u28 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u29 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_de_adr1 -0.173072 -0.191263 -0.730947 -0.504282 1.805015 2.218433 2.593148 -1.566128 0.332224 0.097815 2.272165 -0.023716 -0.470074 0.712655 0.164018 -0.495421 -1.164236 1.133629 2.260643 1.065695
wb_dma/wire_de_adr0 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/always_18/stmt_1/expr_1 -3.809836 0.295158 -1.198135 2.080749 1.583873 1.651879 0.305304 -0.690615 0.643368 1.597082 0.893774 -4.077750 1.274625 -2.366065 1.034949 2.034870 1.617032 -0.997660 3.326817 -0.831769
wb_dma_ch_arb/always_1/if_1 -1.395666 -0.010772 -1.042524 -2.715845 -1.020848 2.247935 4.159427 1.817154 -2.650730 -2.386551 1.686536 0.097775 -1.189897 -0.811632 1.176072 -3.770115 3.460557 0.831898 -0.592127 3.129081
wb_dma_ch_pri_enc/inst_u20 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u21 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u22 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u23 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u24 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u25 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u26 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_pri_enc/inst_u27 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/wire_dma_busy 5.414344 0.084762 -3.224174 0.541232 2.365138 -2.747686 0.216888 -4.846130 -0.151171 -0.890462 0.798680 -0.064038 -2.202333 -1.650690 -1.870703 -2.257307 -2.571402 0.054241 -1.498581 -1.215883
wb_dma_ch_sel/reg_ack_o 1.463709 -0.800550 -2.539382 -0.569228 -2.295111 -1.288309 -2.406846 0.951781 -1.454883 0.894388 0.426348 -0.719176 2.131793 -3.992072 3.668750 -0.478313 1.414468 1.460999 1.904650 -2.060162
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_rf/reg_csr_r 1.802546 -1.433280 1.063639 0.976100 -0.549831 -2.268893 -1.497078 2.852887 -3.360367 -2.994414 -2.423109 0.463165 -0.260343 -2.090803 0.564263 -2.567233 -3.033202 -2.760806 -1.164809 -2.847042
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
assert_wb_dma_ch_sel 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.612381 2.740713 -2.257297 0.684459 -0.836909 -1.191526 -0.112259 1.281742 -1.295903 -2.318653 -2.191375 1.734484 0.979175 -2.776329 3.244295 -1.932104 2.772478 -0.544844 -3.410357 -1.698583
wb_dma_ch_sel/inst_ch2 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
assert_wb_dma_ch_arb/input_grant0 -3.445237 -0.185758 0.499710 2.087675 3.055070 1.596791 1.538244 -0.966960 2.547220 -2.238340 0.596599 -0.527456 1.291330 0.667854 1.448801 -4.449640 -1.413334 -0.687478 -2.179816 -0.199825
wb_dma_ch_sel/assign_122_valid 0.019235 -0.141915 -1.121865 1.567148 0.512065 0.079112 0.045938 -1.125330 0.846244 -2.432608 -1.264335 -0.672553 1.733119 -2.836349 2.091021 -3.660434 0.662149 -0.604942 -2.574311 -1.751029
wb_dma_rf/wire_dma_abort -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_de/assign_67_dma_done_all/expr_1 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
wb_dma_de/always_4/if_1/cond 0.967625 1.785759 -0.435731 1.743626 2.564320 1.099904 0.120911 -0.263590 -0.314522 -2.547787 -0.531640 2.075185 -0.487922 -0.632338 2.386271 -3.305519 -1.991645 -1.215777 -1.603805 -1.728643
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.245420 1.058810 -0.829518 -0.769048 1.453617 2.442142 2.659363 -1.551749 4.343533 -0.451775 1.808275 1.510765 2.207132 1.926132 1.578751 0.412297 -0.054530 1.890968 2.544776 2.835964
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.483969 -2.426343 0.673352 1.437921 1.307514 -1.086385 0.527139 -0.319914 3.371620 -2.998997 -0.650369 -1.925520 1.561975 -0.984910 1.138869 -4.932601 -0.501642 -0.857088 -2.471102 -0.952663
wb_dma_ch_sel/assign_156_req_p0 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.342632 -2.742395 -0.404364 0.215268 0.117694 -2.800164 -0.208179 0.603084 1.896947 -0.851953 -0.206790 -2.447657 0.698004 -1.990021 1.031567 -2.227992 -0.311864 -0.281597 0.599290 -1.998579
wb_dma_ch_rf/reg_ch_tot_sz_r 1.529974 4.704666 -2.084349 2.951900 2.180542 3.194665 -0.572126 -5.816405 0.490806 1.674795 0.905353 1.320300 1.607098 -1.100607 0.216641 0.515291 0.253431 0.519845 -1.212386 0.148199
wb_dma_ch_rf/wire_ch_adr0 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_ch_rf/wire_ch_adr1 -2.930659 3.660121 1.069050 -0.085263 1.463347 0.927933 4.112774 -1.271717 0.030511 2.374367 2.078187 -0.530189 -1.254359 -1.902960 0.525692 -0.365117 -1.242649 -0.282712 3.619342 -1.449467
wb_dma_ch_sel/assign_10_pri3 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma/wire_ch0_adr1 -4.069098 0.874298 -0.663331 1.109238 2.266096 -0.823513 1.968784 -0.677898 2.202049 1.136768 0.798800 -1.864495 0.240194 -0.304466 0.224391 -0.325306 -0.449190 -0.562480 1.481734 -1.385870
wb_dma_ch_pri_enc/wire_pri24_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma/input_dma_rest_i 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_inc30r/assign_1_out -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_sel/assign_133_req_p0 -3.510559 1.436939 -1.282964 0.948568 1.282583 1.460251 3.577359 -1.425777 -1.730317 -0.548790 -0.279765 -2.345383 -0.879641 -2.024819 -1.087871 -4.282108 2.582943 -1.191706 -3.416438 0.036157
wb_dma_ch_rf/always_23 -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_inc30r/reg_out_r -0.687408 0.839833 0.373311 -1.297738 -0.212922 2.208032 2.008643 -3.152935 6.507854 2.205618 -0.111528 1.020601 2.521493 -0.343226 0.804850 -0.560666 0.798862 2.338641 4.701344 1.396041
wb_dma/wire_pointer2 0.269721 -1.558365 0.546596 -0.611562 -0.928798 -0.501268 -1.065913 1.524969 -0.834175 1.276047 0.743593 -1.019419 0.242737 -2.242911 2.650765 -0.826716 -1.328877 0.743511 2.792509 -2.618784
wb_dma/wire_pointer3 3.070347 -3.486959 -2.371806 -0.693069 -0.768565 0.292943 -0.150629 0.045220 -2.818589 -0.883245 0.310353 -0.963649 0.784216 -2.475792 1.791542 -0.899319 -0.915544 1.554181 1.396296 -1.775733
wb_dma/wire_pointer0 1.027317 -0.191314 -1.723945 -0.990344 0.860644 3.551083 3.311065 -1.148036 -2.097880 -0.660293 2.222167 -0.253781 -0.565876 -2.180756 2.435227 -2.523971 0.383144 1.726086 2.169398 -0.035719
wb_dma/wire_pointer1 0.712584 -1.363888 -2.019698 0.082624 0.787837 1.755294 0.506285 0.197272 -1.647986 -0.965544 1.089901 -0.513078 0.213697 -2.544670 3.592228 -2.786510 0.046174 1.080650 1.247613 -2.179941
wb_dma/wire_mast0_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_rf/always_26 0.367246 2.934793 -2.751684 -0.126564 -0.832998 -2.633254 1.376375 1.620560 -0.883092 -0.647213 -2.241781 2.649659 0.431364 -1.300839 3.298239 -0.435243 2.412784 1.162254 -2.992309 -3.302806
wb_dma_de/always_23/block_1/case_1/block_5 5.224675 -0.861571 3.707126 0.122168 -0.790096 3.671001 0.027946 -0.918537 0.251697 -3.976675 0.166759 3.341579 -0.192067 1.312044 1.902115 -0.405350 -0.559004 1.346522 -2.729918 0.501146
wb_dma_ch_sel/assign_144_req_p0/expr_1 -2.438382 1.333259 -0.711127 1.625311 0.658797 -0.724537 1.160709 -0.415005 0.697273 -1.628121 -1.069390 -1.330417 1.267327 -3.013299 1.713253 -3.744556 1.255571 -1.329549 -2.647385 -1.608057
wb_dma_ch_rf/wire_ch_am0_we -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma_ch_rf/always_25 0.755347 0.317573 -1.559238 -0.940956 1.073233 -1.938088 2.490162 -0.795338 4.597861 -0.438618 -0.274133 1.727144 -0.125156 0.751284 1.517124 1.347986 0.354126 1.846080 2.313352 -1.982987
wb_dma/wire_dma_rest 3.338979 -3.614590 -2.191935 -1.218228 -0.704467 -0.121834 -0.587722 -0.630105 -0.185069 -0.736181 0.869405 -0.383724 1.950515 -0.746723 0.949709 0.267195 -2.095321 1.965454 3.040712 0.282078
wb_dma_wb_mast/input_mast_adr -5.219959 -0.583891 -0.405573 0.604290 1.723801 1.035428 1.990574 -0.590697 2.886837 0.526171 1.477080 -2.264190 1.837482 0.999971 0.056239 -0.604641 0.190084 0.099558 1.161791 0.956142
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395760 -3.794377 -1.136881 -1.681524 0.000741 1.860995 1.583443 0.731448 -0.934567 -1.111727 0.448590 -1.628038 -2.436180 -2.094468 2.108690 -2.708961 2.397417 1.665717 1.881929 -2.315522
wb_dma_ch_sel/always_44/case_1 -0.478005 -4.030660 0.332961 -1.718144 -1.524053 -2.734653 0.442244 0.459511 1.479568 0.481080 0.680216 -3.133599 -1.388092 -2.685113 -0.472489 -2.581100 1.536922 0.240917 2.684965 -1.453341
wb_dma/wire_ch0_am0 -0.999308 -3.188800 2.459203 0.840447 0.319954 1.165470 -0.724065 -0.682460 3.406809 -1.244022 -0.119703 -2.048880 3.009983 0.382301 0.720300 -0.958290 -2.940644 0.110299 0.321082 0.068016
wb_dma/wire_ch0_am1 0.484863 -0.225017 -1.908292 -0.300299 1.046191 -0.079323 1.059132 -0.880822 4.534505 -1.697427 -0.112529 0.754130 1.179124 -0.077192 1.953429 0.802655 1.358611 0.937550 2.510466 -0.103628
wb_dma_ch_rf/always_19/if_1 1.032238 0.421552 -1.141680 2.189009 2.205820 0.174131 -0.943371 -2.590465 2.361615 -0.157274 -1.018610 0.659517 1.287628 0.419294 0.347162 0.611617 -2.075342 -0.165929 -0.534201 -2.270422
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.404371 -5.464020 1.577804 -0.975508 -1.414570 -1.830708 0.412469 -0.279872 3.074234 -1.628284 -1.122778 -3.383705 0.658821 -1.699724 -0.609653 -2.144724 0.097884 0.446941 0.313519 -1.057769
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.086275 -0.176989 4.747787 1.936443 -0.725816 3.230911 4.016738 0.124048 -3.412583 -3.483230 -3.484485 -2.376212 2.157764 -3.741215 0.536220 0.136144 -3.629673 -2.270869 -2.114114 -0.189252
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.684152 -1.349164 -0.285986 1.548173 0.636621 2.343783 -1.301698 -0.342979 0.472503 0.978603 1.591301 -3.881276 1.383312 -2.378402 1.762463 1.822854 1.323556 -0.290508 3.879442 0.214944
wb_dma_de/always_3/if_1 -3.002638 2.478535 -1.499638 -0.248709 1.914610 1.113162 3.434051 -1.456670 3.869590 0.263435 1.725950 0.297681 1.451683 0.641515 1.074510 0.914087 0.841241 0.741752 2.951287 1.880228
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_16_ch_adr1_we -2.796003 2.731833 -1.155801 0.252264 2.559668 0.503428 4.118762 -1.418796 0.436761 1.251103 1.862347 -0.945486 -1.205167 -0.882594 0.142648 -0.329739 -0.238185 -0.211201 2.580467 -0.372284
wb_dma_wb_if/wire_wbm_data_o -1.174670 -2.014087 1.150453 -0.364876 2.367406 -0.915069 0.979797 -2.204932 5.194415 1.218949 3.559452 -1.752173 -0.135101 2.414115 -1.349502 -1.328076 -3.412542 0.694072 2.960521 1.846194
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_ch_sel/always_2/stmt_1/expr_1 -2.593972 0.249307 -1.169980 1.728629 3.117935 2.780909 2.355954 -1.193488 0.906555 -2.543851 0.996687 -0.308061 0.847870 -0.339149 2.289907 -4.685971 -0.134667 -0.163356 -1.876950 -0.260412
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.849431 -0.606027 -2.826325 -2.252379 -1.425154 2.169183 4.204141 -0.130108 -1.820222 -1.807850 2.061035 -0.889489 1.383051 -1.445508 1.047623 -3.127367 4.023270 1.868685 -1.065974 3.217033
wb_dma_ch_sel/always_48/case_1/stmt_2 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_pri_enc/wire_pri18_out 1.965948 -0.342207 -0.886158 0.011995 1.662271 1.252624 -0.133131 1.180599 -1.950213 -1.403330 0.879654 1.576084 -1.571087 -0.699319 3.014010 -2.176164 -1.897639 0.209057 1.468011 -1.922147
wb_dma_de/assign_6_adr0_cnt_next 2.764669 -2.772346 0.423984 0.267235 1.528754 1.090714 1.110462 -2.943265 4.116030 -1.434535 -1.029135 1.020674 0.395553 1.637432 -0.582753 0.208939 -1.479027 1.613051 0.388706 -0.799539
wb_dma_ch_rf/reg_ch_err -0.513784 -0.547565 0.185488 -0.441553 0.283508 0.294380 1.013286 2.331103 -1.306183 -2.748325 0.257457 0.045281 -0.986523 -2.004301 3.010061 -4.730242 0.425109 -0.545529 -0.604351 -0.689645
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.163593 -1.090914 -2.566627 0.906983 2.815414 2.565974 1.529263 -1.200138 -0.272977 -1.805851 1.306472 -0.080009 -0.045116 -0.843349 2.673682 -2.960162 -0.470327 0.876775 0.490517 -1.531431
wb_dma_wb_slv/input_wb_addr_i -2.612577 0.793124 5.128125 -1.718872 -1.741677 -6.003433 -2.494166 4.758612 1.167766 1.625338 0.950888 2.154006 -0.470187 0.245044 1.627238 -3.370415 -4.745436 -0.554366 -0.290412 0.271395
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.030897 -0.255308 0.584591 0.221580 2.330697 0.644182 -0.352679 0.829805 0.393376 -0.519586 0.859074 1.849875 -1.475969 1.841026 1.391450 -0.386723 -3.420010 0.003963 1.914445 -1.177684
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -0.096694 1.293856 -2.319355 2.107585 1.083424 3.509051 -0.520060 -1.907374 -1.259174 -0.559442 0.205626 0.575654 2.557562 -1.153765 2.505115 -1.288898 0.638452 0.566601 -2.118516 -0.886778
