// Seed: 920495967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_20 :
  assert property (@(posedge id_6) 1 == 1)
  else $display(1'b0, id_9, 1 > id_5, 1);
  assign module_1.id_8 = 0;
  assign id_15 = 1'h0;
  assign id_12 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9
);
  id_11(
      .id_0(1), .id_1(1'b0 - 1), .id_2(id_0)
  );
  wire id_12, id_13;
  id_14 :
  assert property (@(posedge {1, 1 == (1 != 1)}) 1)
  else $display(id_11);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14
  );
endmodule
