
test_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dac0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800dc50  0800dc50  0001dc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0b4  0800e0b4  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0b4  0800e0b4  0001e0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0bc  0800e0bc  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0bc  0800e0bc  0001e0bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e0c0  0800e0c0  0001e0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800e0c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
 10 .bss          000009f4  200001f4  200001f4  000201f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000be8  20000be8  000201f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001613e  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000396a  00000000  00000000  000363a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001108  00000000  00000000  00039d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d0c  00000000  00000000  0003ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024453  00000000  00000000  0003bb24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017593  00000000  00000000  0005ff77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cbbf9  00000000  00000000  0007750a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000056fc  00000000  00000000  00143104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00148800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc38 	.word	0x0800dc38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800dc38 	.word	0x0800dc38

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <IntfRead>:

//mpu6050
#include "mpu6050_reg.h"

int32_t IntfRead(void *handle, uint8_t addr, uint8_t reg_addr,
		uint8_t *const data, uint16_t len) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af04      	add	r7, sp, #16
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	460b      	mov	r3, r1
 8000eb0:	72fb      	strb	r3, [r7, #11]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(handle, addr, reg_addr, 1, data, len,
 8000eb6:	7afb      	ldrb	r3, [r7, #11]
 8000eb8:	b299      	uxth	r1, r3
 8000eba:	7abb      	ldrb	r3, [r7, #10]
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	9302      	str	r3, [sp, #8]
 8000ec4:	8b3b      	ldrh	r3, [r7, #24]
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2301      	movs	r3, #1
 8000ece:	68f8      	ldr	r0, [r7, #12]
 8000ed0:	f003 fb92 	bl	80045f8 <HAL_I2C_Mem_Read>
 8000ed4:	4603      	mov	r3, r0
	HAL_MAX_DELAY);

}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <IntfWrite>:

int32_t IntfWrite(void *handle, uint8_t addr, uint8_t reg_addr,
		uint8_t *const data, uint16_t len) {
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b088      	sub	sp, #32
 8000ee2:	af04      	add	r7, sp, #16
 8000ee4:	60f8      	str	r0, [r7, #12]
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	72fb      	strb	r3, [r7, #11]
 8000eec:	4613      	mov	r3, r2
 8000eee:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(handle, addr, reg_addr, 1, data, len,
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	b299      	uxth	r1, r3
 8000ef4:	7abb      	ldrb	r3, [r7, #10]
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	9302      	str	r3, [sp, #8]
 8000efe:	8b3b      	ldrh	r3, [r7, #24]
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	2301      	movs	r3, #1
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f003 fa7b 	bl	8004404 <HAL_I2C_Mem_Write>
 8000f0e:	4603      	mov	r3, r0
	HAL_MAX_DELAY);
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <InitI2c>:
//	{
//		break;
//	}
//}

static void InitI2c(void) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	gI2cIns.Instance = I2C1;
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <InitI2c+0x48>)
 8000f1e:	4a11      	ldr	r2, [pc, #68]	; (8000f64 <InitI2c+0x4c>)
 8000f20:	601a      	str	r2, [r3, #0]
	gI2cIns.Init.ClockSpeed = 100000;
 8000f22:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <InitI2c+0x48>)
 8000f24:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <InitI2c+0x50>)
 8000f26:	605a      	str	r2, [r3, #4]
	gI2cIns.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f28:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <InitI2c+0x48>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
	gI2cIns.Init.OwnAddress1 = 0;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <InitI2c+0x48>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
	gI2cIns.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <InitI2c+0x48>)
 8000f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f3a:	611a      	str	r2, [r3, #16]
	gI2cIns.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <InitI2c+0x48>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
	gI2cIns.Init.OwnAddress2 = 0;
 8000f42:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <InitI2c+0x48>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
	gI2cIns.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <InitI2c+0x48>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	61da      	str	r2, [r3, #28]
	gI2cIns.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f4e:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <InitI2c+0x48>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	621a      	str	r2, [r3, #32]
	(void) HAL_I2C_Init(&gI2cIns);
 8000f54:	4802      	ldr	r0, [pc, #8]	; (8000f60 <InitI2c+0x48>)
 8000f56:	f003 f813 	bl	8003f80 <HAL_I2C_Init>
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000210 	.word	0x20000210
 8000f64:	40005400 	.word	0x40005400
 8000f68:	000186a0 	.word	0x000186a0

08000f6c <I2cDetectAddresses>:

static uint8_t I2cDetectAddresses(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af02      	add	r7, sp, #8

	uint8_t i, data = 0, found = false;
 8000f72:	2300      	movs	r3, #0
 8000f74:	717b      	strb	r3, [r7, #5]
 8000f76:	2300      	movs	r3, #0
 8000f78:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	713b      	strb	r3, [r7, #4]
	for (i = 0; i <= 127; i++) {
 8000f7e:	2300      	movs	r3, #0
 8000f80:	71fb      	strb	r3, [r7, #7]
 8000f82:	e032      	b.n	8000fea <I2cDetectAddresses+0x7e>
		data = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	717b      	strb	r3, [r7, #5]
		ret = HAL_I2C_Master_Transmit(&gI2cIns, (i << 1) | 1, data, 1,
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	f043 0301 	orr.w	r3, r3, #1
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	b299      	uxth	r1, r3
 8000f96:	797b      	ldrb	r3, [r7, #5]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	4819      	ldr	r0, [pc, #100]	; (8001008 <I2cDetectAddresses+0x9c>)
 8000fa4:	f003 f930 	bl	8004208 <HAL_I2C_Master_Transmit>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	713b      	strb	r3, [r7, #4]
		HAL_MAX_DELAY);
		if (ret == HAL_OK) {
 8000fac:	793b      	ldrb	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d107      	bne.n	8000fc2 <I2cDetectAddresses+0x56>
			printf("device found in addr:0x%2x\r\n", i);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4815      	ldr	r0, [pc, #84]	; (800100c <I2cDetectAddresses+0xa0>)
 8000fb8:	f00a fef0 	bl	800bd9c <iprintf>
			found = true;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	71bb      	strb	r3, [r7, #6]
			break;
 8000fc0:	e017      	b.n	8000ff2 <I2cDetectAddresses+0x86>

		} else if (ret == HAL_TIMEOUT) {
 8000fc2:	793b      	ldrb	r3, [r7, #4]
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d105      	bne.n	8000fd4 <I2cDetectAddresses+0x68>
			printf("HAL_TIMEOUT addr:0x%2x\r\n", i);
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4810      	ldr	r0, [pc, #64]	; (8001010 <I2cDetectAddresses+0xa4>)
 8000fce:	f00a fee5 	bl	800bd9c <iprintf>
 8000fd2:	e007      	b.n	8000fe4 <I2cDetectAddresses+0x78>
		} else if (ret == HAL_BUSY) {
 8000fd4:	793b      	ldrb	r3, [r7, #4]
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d104      	bne.n	8000fe4 <I2cDetectAddresses+0x78>
			printf("HAL_BUSY addr:0x%2x\r\n", i);
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	480d      	ldr	r0, [pc, #52]	; (8001014 <I2cDetectAddresses+0xa8>)
 8000fe0:	f00a fedc 	bl	800bd9c <iprintf>
	for (i = 0; i <= 127; i++) {
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	71fb      	strb	r3, [r7, #7]
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	dac8      	bge.n	8000f84 <I2cDetectAddresses+0x18>
		} else {
			// do nothing
		}
	}
	return (found == true ? i : 0xff);
 8000ff2:	79bb      	ldrb	r3, [r7, #6]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d101      	bne.n	8000ffc <I2cDetectAddresses+0x90>
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	e000      	b.n	8000ffe <I2cDetectAddresses+0x92>
 8000ffc:	23ff      	movs	r3, #255	; 0xff
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000210 	.word	0x20000210
 800100c:	0800dc50 	.word	0x0800dc50
 8001010:	0800dc70 	.word	0x0800dc70
 8001014:	0800dc8c 	.word	0x0800dc8c

08001018 <ReadAccelerometer>:

static uint8_t ReadAccelerometer(uint8_t addr, int *arr) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af02      	add	r7, sp, #8
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = { 0 };
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	2300      	movs	r3, #0
 800102a:	823b      	strh	r3, [r7, #16]
	int16_t accelX = 0, accelY = 0, accelZ = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	82fb      	strh	r3, [r7, #22]
 8001030:	2300      	movs	r3, #0
 8001032:	82bb      	strh	r3, [r7, #20]
 8001034:	2300      	movs	r3, #0
 8001036:	827b      	strh	r3, [r7, #18]
	IntfRead(&gI2cIns, addr, MPU6050_ACEL_XOUT_H,data, 6);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	79f9      	ldrb	r1, [r7, #7]
 800103e:	2206      	movs	r2, #6
 8001040:	9200      	str	r2, [sp, #0]
 8001042:	223b      	movs	r2, #59	; 0x3b
 8001044:	4812      	ldr	r0, [pc, #72]	; (8001090 <ReadAccelerometer+0x78>)
 8001046:	f7ff ff2d 	bl	8000ea4 <IntfRead>
	accelX = ((data[0] << 8) | data[1]);
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	7b7b      	ldrb	r3, [r7, #13]
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	82fb      	strh	r3, [r7, #22]
	accelY = ((data[2] << 8) | data[3]);
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	b21a      	sxth	r2, r3
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	82bb      	strh	r3, [r7, #20]
	accelZ = ((data[4] << 8) | data[5]);
 8001066:	7c3b      	ldrb	r3, [r7, #16]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	b21a      	sxth	r2, r3
 800106c:	7c7b      	ldrb	r3, [r7, #17]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	827b      	strh	r3, [r7, #18]
	printf("{accelX: %d, accelY: %d,accelZ: %d}\r\n", accelX, accelY, accelZ);
 8001074:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8001078:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800107c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001080:	4804      	ldr	r0, [pc, #16]	; (8001094 <ReadAccelerometer+0x7c>)
 8001082:	f00a fe8b 	bl	800bd9c <iprintf>
}
 8001086:	bf00      	nop
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000210 	.word	0x20000210
 8001094:	0800dca4 	.word	0x0800dca4

08001098 <app_Init>:

void app_Init(void) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af02      	add	r7, sp, #8
	printf("--------MPU6050-------------\r\n");
 800109e:	4821      	ldr	r0, [pc, #132]	; (8001124 <app_Init+0x8c>)
 80010a0:	f00a fee2 	bl	800be68 <puts>
	InitI2c();
 80010a4:	f7ff ff38 	bl	8000f18 <InitI2c>
	// MPU6050
	uint8_t addr = 0xff;
 80010a8:	23ff      	movs	r3, #255	; 0xff
 80010aa:	71fb      	strb	r3, [r7, #7]
	addr = I2cDetectAddresses();
 80010ac:	f7ff ff5e 	bl	8000f6c <I2cDetectAddresses>
 80010b0:	4603      	mov	r3, r0
 80010b2:	71fb      	strb	r3, [r7, #7]
	if (addr > 0 && addr < 0xff)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d030      	beq.n	800111c <app_Init+0x84>
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2bff      	cmp	r3, #255	; 0xff
 80010be:	d02d      	beq.n	800111c <app_Init+0x84>
		printf("I2c addr-> 0x%02x\r\n", addr);
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	4619      	mov	r1, r3
 80010c4:	4818      	ldr	r0, [pc, #96]	; (8001128 <app_Init+0x90>)
 80010c6:	f00a fe69 	bl	800bd9c <iprintf>
	else
		return;

	// read WHO_AM_I
	uint8_t whoAmI = 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	71bb      	strb	r3, [r7, #6]
	if (IntfRead(&gI2cIns, (addr << 1), MPU6050_WHO_AM_I, &whoAmI, 1) == 0
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	b2d9      	uxtb	r1, r3
 80010d4:	1dbb      	adds	r3, r7, #6
 80010d6:	2201      	movs	r2, #1
 80010d8:	9200      	str	r2, [sp, #0]
 80010da:	2275      	movs	r2, #117	; 0x75
 80010dc:	4813      	ldr	r0, [pc, #76]	; (800112c <app_Init+0x94>)
 80010de:	f7ff fee1 	bl	8000ea4 <IntfRead>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d115      	bne.n	8001114 <app_Init+0x7c>
			&& whoAmI == 0x68) {
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	2b68      	cmp	r3, #104	; 0x68
 80010ec:	d112      	bne.n	8001114 <app_Init+0x7c>
		gAddress = addr;
 80010ee:	4a10      	ldr	r2, [pc, #64]	; (8001130 <app_Init+0x98>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	7013      	strb	r3, [r2, #0]
		printf("MPU6050 device\r\n");
 80010f4:	480f      	ldr	r0, [pc, #60]	; (8001134 <app_Init+0x9c>)
 80010f6:	f00a feb7 	bl	800be68 <puts>
		printf("no device\r\n");
		return;
	}

	// reset device
	mpu6050_pwr_mgmt_1_t data = { 0 };
 80010fa:	2300      	movs	r3, #0
 80010fc:	713b      	strb	r3, [r7, #4]
	IntfWrite(&gI2cIns, (addr << 1), MPU6050_PWR_MGMT_1, &data, 1);
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	b2d9      	uxtb	r1, r3
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2201      	movs	r2, #1
 8001108:	9200      	str	r2, [sp, #0]
 800110a:	226b      	movs	r2, #107	; 0x6b
 800110c:	4807      	ldr	r0, [pc, #28]	; (800112c <app_Init+0x94>)
 800110e:	f7ff fee6 	bl	8000ede <IntfWrite>
 8001112:	e004      	b.n	800111e <app_Init+0x86>
		printf("no device\r\n");
 8001114:	4808      	ldr	r0, [pc, #32]	; (8001138 <app_Init+0xa0>)
 8001116:	f00a fea7 	bl	800be68 <puts>
		return;
 800111a:	e000      	b.n	800111e <app_Init+0x86>
		return;
 800111c:	bf00      	nop

}
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	0800dccc 	.word	0x0800dccc
 8001128:	0800dcec 	.word	0x0800dcec
 800112c:	20000210 	.word	0x20000210
 8001130:	20000264 	.word	0x20000264
 8001134:	0800dd00 	.word	0x0800dd00
 8001138:	0800dd10 	.word	0x0800dd10

0800113c <app_ProcessLoop>:

void app_ProcessLoop(void) {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	ReadAccelerometer((gAddress << 1), NULL);
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <app_ProcessLoop+0x20>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff64 	bl	8001018 <ReadAccelerometer>
	HAL_Delay(100);
 8001150:	2064      	movs	r0, #100	; 0x64
 8001152:	f000 fd05 	bl	8001b60 <HAL_Delay>
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000264 	.word	0x20000264

08001160 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch,FILE *f)
#endif

PUTCHAR_PROTOTYPE{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch	, 1, HAL_MAX_DELAY);
 8001168:	1d39      	adds	r1, r7, #4
 800116a:	f04f 33ff 	mov.w	r3, #4294967295
 800116e:	2201      	movs	r2, #1
 8001170:	4803      	ldr	r0, [pc, #12]	; (8001180 <__io_putchar+0x20>)
 8001172:	f006 f9dc 	bl	800752e <HAL_UART_Transmit>
	return ch;
 8001176:	687b      	ldr	r3, [r7, #4]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000370 	.word	0x20000370

08001184 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001188:	f000 fc78 	bl	8001a7c <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800118c:	f000 f814 	bl	80011b8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001190:	f000 f926 	bl	80013e0 <MX_GPIO_Init>
	MX_DMA_Init();
 8001194:	f000 f904 	bl	80013a0 <MX_DMA_Init>
	MX_USB_HOST_Init();
 8001198:	f009 fd14 	bl	800abc4 <MX_USB_HOST_Init>
	MX_I2C1_Init();
 800119c:	f000 f87a 	bl	8001294 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 80011a0:	f000 f8d4 	bl	800134c <MX_USART2_UART_Init>
	MX_I2C2_Init();
 80011a4:	f000 f8a4 	bl	80012f0 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */
	app_Init();
 80011a8:	f7ff ff76 	bl	8001098 <app_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 80011ac:	f009 fd30 	bl	800ac10 <MX_USB_HOST_Process>

		/* USER CODE BEGIN 3 */
		app_ProcessLoop();
 80011b0:	f7ff ffc4 	bl	800113c <app_ProcessLoop>
		MX_USB_HOST_Process();
 80011b4:	e7fa      	b.n	80011ac <main+0x28>
	...

080011b8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b094      	sub	sp, #80	; 0x50
 80011bc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80011be:	f107 0320 	add.w	r3, r7, #32
 80011c2:	2230      	movs	r2, #48	; 0x30
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f00a ff2e 	bl	800c028 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	4b2a      	ldr	r3, [pc, #168]	; (800128c <SystemClock_Config+0xd4>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	4a29      	ldr	r2, [pc, #164]	; (800128c <SystemClock_Config+0xd4>)
 80011e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ea:	6413      	str	r3, [r2, #64]	; 0x40
 80011ec:	4b27      	ldr	r3, [pc, #156]	; (800128c <SystemClock_Config+0xd4>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	4b24      	ldr	r3, [pc, #144]	; (8001290 <SystemClock_Config+0xd8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a23      	ldr	r2, [pc, #140]	; (8001290 <SystemClock_Config+0xd8>)
 8001202:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b21      	ldr	r3, [pc, #132]	; (8001290 <SystemClock_Config+0xd8>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001214:	2303      	movs	r3, #3
 8001216:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001218:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121e:	2301      	movs	r3, #1
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001222:	2310      	movs	r3, #16
 8001224:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001226:	2302      	movs	r3, #2
 8001228:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800122e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001230:	2308      	movs	r3, #8
 8001232:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001234:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001238:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800123a:	2302      	movs	r3, #2
 800123c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800123e:	2307      	movs	r3, #7
 8001240:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001242:	f107 0320 	add.w	r3, r7, #32
 8001246:	4618      	mov	r0, r3
 8001248:	f005 fc8c 	bl	8006b64 <HAL_RCC_OscConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0x9e>
		Error_Handler();
 8001252:	f000 f981 	bl	8001558 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001256:	230f      	movs	r3, #15
 8001258:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001262:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001266:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800126c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2100      	movs	r1, #0
 8001274:	4618      	mov	r0, r3
 8001276:	f005 feed 	bl	8007054 <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xcc>
		Error_Handler();
 8001280:	f000 f96a 	bl	8001558 <Error_Handler>
	}
}
 8001284:	bf00      	nop
 8001286:	3750      	adds	r7, #80	; 0x50
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000

08001294 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <MX_I2C1_Init+0x50>)
 800129a:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <MX_I2C1_Init+0x54>)
 800129c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012a0:	4a12      	ldr	r2, [pc, #72]	; (80012ec <MX_I2C1_Init+0x58>)
 80012a2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80012d0:	4804      	ldr	r0, [pc, #16]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012d2:	f002 fe55 	bl	8003f80 <HAL_I2C_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80012dc:	f000 f93c 	bl	8001558 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000268 	.word	0x20000268
 80012e8:	40005400 	.word	0x40005400
 80012ec:	000186a0 	.word	0x000186a0

080012f0 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C2_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	; (8001344 <MX_I2C2_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_I2C2_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_I2C2_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C2_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_I2C2_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_I2C2_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001312:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <MX_I2C2_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_I2C2_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <MX_I2C2_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_I2C2_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_I2C2_Init+0x50>)
 800132e:	f002 fe27 	bl	8003f80 <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001338:	f000 f90e 	bl	8001558 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200002bc 	.word	0x200002bc
 8001344:	40005800 	.word	0x40005800
 8001348:	000186a0 	.word	0x000186a0

0800134c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_USART2_UART_Init+0x50>)
 8001354:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800135c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001372:	220c      	movs	r2, #12
 8001374:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <MX_USART2_UART_Init+0x4c>)
 8001384:	f006 f886 	bl	8007494 <HAL_UART_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800138e:	f000 f8e3 	bl	8001558 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000370 	.word	0x20000370
 800139c:	40004400 	.word	0x40004400

080013a0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <MX_DMA_Init+0x3c>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	200b      	movs	r0, #11
 80013c8:	f000 fcc9 	bl	8001d5e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013cc:	200b      	movs	r0, #11
 80013ce:	f000 fce2 	bl	8001d96 <HAL_NVIC_EnableIRQ>

}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800

080013e0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	4b52      	ldr	r3, [pc, #328]	; (8001544 <MX_GPIO_Init+0x164>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a51      	ldr	r2, [pc, #324]	; (8001544 <MX_GPIO_Init+0x164>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b4f      	ldr	r3, [pc, #316]	; (8001544 <MX_GPIO_Init+0x164>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b4b      	ldr	r3, [pc, #300]	; (8001544 <MX_GPIO_Init+0x164>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a4a      	ldr	r2, [pc, #296]	; (8001544 <MX_GPIO_Init+0x164>)
 800141c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b48      	ldr	r3, [pc, #288]	; (8001544 <MX_GPIO_Init+0x164>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	4b44      	ldr	r3, [pc, #272]	; (8001544 <MX_GPIO_Init+0x164>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a43      	ldr	r2, [pc, #268]	; (8001544 <MX_GPIO_Init+0x164>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b41      	ldr	r3, [pc, #260]	; (8001544 <MX_GPIO_Init+0x164>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	4b3d      	ldr	r3, [pc, #244]	; (8001544 <MX_GPIO_Init+0x164>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a3c      	ldr	r2, [pc, #240]	; (8001544 <MX_GPIO_Init+0x164>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b3a      	ldr	r3, [pc, #232]	; (8001544 <MX_GPIO_Init+0x164>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	603b      	str	r3, [r7, #0]
 800146a:	4b36      	ldr	r3, [pc, #216]	; (8001544 <MX_GPIO_Init+0x164>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a35      	ldr	r2, [pc, #212]	; (8001544 <MX_GPIO_Init+0x164>)
 8001470:	f043 0308 	orr.w	r3, r3, #8
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b33      	ldr	r3, [pc, #204]	; (8001544 <MX_GPIO_Init+0x164>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8001482:	2201      	movs	r2, #1
 8001484:	2101      	movs	r1, #1
 8001486:	4830      	ldr	r0, [pc, #192]	; (8001548 <MX_GPIO_Init+0x168>)
 8001488:	f001 f956 	bl	8002738 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin,
 800148c:	2200      	movs	r2, #0
 800148e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001492:	482e      	ldr	r0, [pc, #184]	; (800154c <MX_GPIO_Init+0x16c>)
 8001494:	f001 f950 	bl	8002738 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001498:	2301      	movs	r3, #1
 800149a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149c:	2301      	movs	r3, #1
 800149e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	4826      	ldr	r0, [pc, #152]	; (8001548 <MX_GPIO_Init+0x168>)
 80014b0:	f000 ffa6 	bl	8002400 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80014b4:	2308      	movs	r3, #8
 80014b6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014c4:	2305      	movs	r3, #5
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	4619      	mov	r1, r3
 80014ce:	481e      	ldr	r0, [pc, #120]	; (8001548 <MX_GPIO_Init+0x168>)
 80014d0:	f000 ff96 	bl	8002400 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80014d4:	2301      	movs	r3, #1
 80014d6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014d8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80014dc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	4619      	mov	r1, r3
 80014e8:	4819      	ldr	r0, [pc, #100]	; (8001550 <MX_GPIO_Init+0x170>)
 80014ea:	f000 ff89 	bl	8002400 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 80014ee:	2304      	movs	r3, #4
 80014f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4814      	ldr	r0, [pc, #80]	; (8001554 <MX_GPIO_Init+0x174>)
 8001502:	f000 ff7d 	bl	8002400 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin;
 8001506:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800150a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	480b      	ldr	r0, [pc, #44]	; (800154c <MX_GPIO_Init+0x16c>)
 8001520:	f000 ff6e 	bl	8002400 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001524:	2320      	movs	r3, #32
 8001526:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001528:	2300      	movs	r3, #0
 800152a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	4805      	ldr	r0, [pc, #20]	; (800154c <MX_GPIO_Init+0x16c>)
 8001538:	f000 ff62 	bl	8002400 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800153c:	bf00      	nop
 800153e:	3728      	adds	r7, #40	; 0x28
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40023800 	.word	0x40023800
 8001548:	40020800 	.word	0x40020800
 800154c:	40020c00 	.word	0x40020c00
 8001550:	40020000 	.word	0x40020000
 8001554:	40020400 	.word	0x40020400

08001558 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800155c:	b672      	cpsid	i
}
 800155e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001560:	e7fe      	b.n	8001560 <Error_Handler+0x8>
	...

08001564 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <HAL_MspInit+0x4c>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	4a0f      	ldr	r2, [pc, #60]	; (80015b0 <HAL_MspInit+0x4c>)
 8001574:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001578:	6453      	str	r3, [r2, #68]	; 0x44
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	603b      	str	r3, [r7, #0]
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_MspInit+0x4c>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <HAL_MspInit+0x4c>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001594:	6413      	str	r3, [r2, #64]	; 0x40
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015a2:	2007      	movs	r0, #7
 80015a4:	f000 fbd0 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40023800 	.word	0x40023800

080015b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08c      	sub	sp, #48	; 0x30
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 031c 	add.w	r3, r7, #28
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a56      	ldr	r2, [pc, #344]	; (800172c <HAL_I2C_MspInit+0x178>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d173      	bne.n	80016be <HAL_I2C_MspInit+0x10a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	4b55      	ldr	r3, [pc, #340]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a54      	ldr	r2, [pc, #336]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80015e0:	f043 0302 	orr.w	r3, r3, #2
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b52      	ldr	r3, [pc, #328]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	61bb      	str	r3, [r7, #24]
 80015f0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015f2:	23c0      	movs	r3, #192	; 0xc0
 80015f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f6:	2312      	movs	r3, #18
 80015f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001602:	2304      	movs	r3, #4
 8001604:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	4619      	mov	r1, r3
 800160c:	4849      	ldr	r0, [pc, #292]	; (8001734 <HAL_I2C_MspInit+0x180>)
 800160e:	f000 fef7 	bl	8002400 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	4b46      	ldr	r3, [pc, #280]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	4a45      	ldr	r2, [pc, #276]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 800161c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001620:	6413      	str	r3, [r2, #64]	; 0x40
 8001622:	4b43      	ldr	r3, [pc, #268]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001626:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800162e:	4b42      	ldr	r3, [pc, #264]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001630:	4a42      	ldr	r2, [pc, #264]	; (800173c <HAL_I2C_MspInit+0x188>)
 8001632:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001634:	4b40      	ldr	r3, [pc, #256]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001636:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800163a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800163c:	4b3e      	ldr	r3, [pc, #248]	; (8001738 <HAL_I2C_MspInit+0x184>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001642:	4b3d      	ldr	r3, [pc, #244]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001648:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_I2C_MspInit+0x184>)
 800164a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800164e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001650:	4b39      	ldr	r3, [pc, #228]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001652:	2200      	movs	r2, #0
 8001654:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001656:	4b38      	ldr	r3, [pc, #224]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800165c:	4b36      	ldr	r3, [pc, #216]	; (8001738 <HAL_I2C_MspInit+0x184>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001662:	4b35      	ldr	r3, [pc, #212]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001664:	2200      	movs	r2, #0
 8001666:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001668:	4b33      	ldr	r3, [pc, #204]	; (8001738 <HAL_I2C_MspInit+0x184>)
 800166a:	2204      	movs	r2, #4
 800166c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800166e:	4b32      	ldr	r3, [pc, #200]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001670:	2203      	movs	r2, #3
 8001672:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001674:	4b30      	ldr	r3, [pc, #192]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001676:	2200      	movs	r2, #0
 8001678:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800167a:	4b2f      	ldr	r3, [pc, #188]	; (8001738 <HAL_I2C_MspInit+0x184>)
 800167c:	2200      	movs	r2, #0
 800167e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001680:	482d      	ldr	r0, [pc, #180]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001682:	f000 fba3 	bl	8001dcc <HAL_DMA_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <HAL_I2C_MspInit+0xdc>
    {
      Error_Handler();
 800168c:	f7ff ff64 	bl	8001558 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a29      	ldr	r2, [pc, #164]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001694:	639a      	str	r2, [r3, #56]	; 0x38
 8001696:	4a28      	ldr	r2, [pc, #160]	; (8001738 <HAL_I2C_MspInit+0x184>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	201f      	movs	r0, #31
 80016a2:	f000 fb5c 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80016a6:	201f      	movs	r0, #31
 80016a8:	f000 fb75 	bl	8001d96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	2020      	movs	r0, #32
 80016b2:	f000 fb54 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80016b6:	2020      	movs	r0, #32
 80016b8:	f000 fb6d 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016bc:	e031      	b.n	8001722 <HAL_I2C_MspInit+0x16e>
  else if(hi2c->Instance==I2C2)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a1f      	ldr	r2, [pc, #124]	; (8001740 <HAL_I2C_MspInit+0x18c>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d12c      	bne.n	8001722 <HAL_I2C_MspInit+0x16e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	4a17      	ldr	r2, [pc, #92]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	6313      	str	r3, [r2, #48]	; 0x30
 80016d8:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 80016da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ea:	2312      	movs	r3, #18
 80016ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ee:	2301      	movs	r3, #1
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016f6:	2304      	movs	r3, #4
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	4619      	mov	r1, r3
 8001700:	480c      	ldr	r0, [pc, #48]	; (8001734 <HAL_I2C_MspInit+0x180>)
 8001702:	f000 fe7d 	bl	8002400 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	4a08      	ldr	r2, [pc, #32]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 8001710:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001714:	6413      	str	r3, [r2, #64]	; 0x40
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <HAL_I2C_MspInit+0x17c>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
}
 8001722:	bf00      	nop
 8001724:	3730      	adds	r7, #48	; 0x30
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40005400 	.word	0x40005400
 8001730:	40023800 	.word	0x40023800
 8001734:	40020400 	.word	0x40020400
 8001738:	20000310 	.word	0x20000310
 800173c:	40026010 	.word	0x40026010
 8001740:	40005800 	.word	0x40005800

08001744 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a19      	ldr	r2, [pc, #100]	; (80017c8 <HAL_UART_MspInit+0x84>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12b      	bne.n	80017be <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_UART_MspInit+0x88>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a17      	ldr	r2, [pc, #92]	; (80017cc <HAL_UART_MspInit+0x88>)
 8001770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <HAL_UART_MspInit+0x88>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <HAL_UART_MspInit+0x88>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a10      	ldr	r2, [pc, #64]	; (80017cc <HAL_UART_MspInit+0x88>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <HAL_UART_MspInit+0x88>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800179e:	230c      	movs	r3, #12
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017ae:	2307      	movs	r3, #7
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	; (80017d0 <HAL_UART_MspInit+0x8c>)
 80017ba:	f000 fe21 	bl	8002400 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	; 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40004400 	.word	0x40004400
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020000 	.word	0x40020000

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <NMI_Handler+0x4>

080017da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017de:	e7fe      	b.n	80017de <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <MemManage_Handler+0x4>

080017e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001820:	f000 f97e 	bl	8001b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <DMA1_Stream0_IRQHandler+0x10>)
 800182e:	f000 fb9d 	bl	8001f6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000310 	.word	0x20000310

0800183c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <I2C1_EV_IRQHandler+0x10>)
 8001842:	f003 f8ff 	bl	8004a44 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000268 	.word	0x20000268

08001850 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <I2C1_ER_IRQHandler+0x10>)
 8001856:	f003 fa48 	bl	8004cea <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000268 	.word	0x20000268

08001864 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001868:	4802      	ldr	r0, [pc, #8]	; (8001874 <OTG_FS_IRQHandler+0x10>)
 800186a:	f001 f9e9 	bl	8002c40 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000798 	.word	0x20000798

08001878 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return 1;
 800187c:	2301      	movs	r3, #1
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <_kill>:

int _kill(int pid, int sig)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001892:	f00a fc2b 	bl	800c0ec <__errno>
 8001896:	4603      	mov	r3, r0
 8001898:	2216      	movs	r2, #22
 800189a:	601a      	str	r2, [r3, #0]
  return -1;
 800189c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <_exit>:

void _exit (int status)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b0:	f04f 31ff 	mov.w	r1, #4294967295
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff ffe7 	bl	8001888 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ba:	e7fe      	b.n	80018ba <_exit+0x12>

080018bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	e00a      	b.n	80018e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018ce:	f3af 8000 	nop.w
 80018d2:	4601      	mov	r1, r0
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	1c5a      	adds	r2, r3, #1
 80018d8:	60ba      	str	r2, [r7, #8]
 80018da:	b2ca      	uxtb	r2, r1
 80018dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	3301      	adds	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	dbf0      	blt.n	80018ce <_read+0x12>
  }

  return len;
 80018ec:	687b      	ldr	r3, [r7, #4]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b086      	sub	sp, #24
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	e009      	b.n	800191c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	60ba      	str	r2, [r7, #8]
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fc25 	bl	8001160 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	dbf1      	blt.n	8001908 <_write+0x12>
  }
  return len;
 8001924:	687b      	ldr	r3, [r7, #4]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_close>:

int _close(int file)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001936:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193a:	4618      	mov	r0, r3
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001956:	605a      	str	r2, [r3, #4]
  return 0;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <_isatty>:

int _isatty(int file)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800196e:	2301      	movs	r3, #1
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a0:	4a14      	ldr	r2, [pc, #80]	; (80019f4 <_sbrk+0x5c>)
 80019a2:	4b15      	ldr	r3, [pc, #84]	; (80019f8 <_sbrk+0x60>)
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019ac:	4b13      	ldr	r3, [pc, #76]	; (80019fc <_sbrk+0x64>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d102      	bne.n	80019ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <_sbrk+0x64>)
 80019b6:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <_sbrk+0x68>)
 80019b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ba:	4b10      	ldr	r3, [pc, #64]	; (80019fc <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d207      	bcs.n	80019d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c8:	f00a fb90 	bl	800c0ec <__errno>
 80019cc:	4603      	mov	r3, r0
 80019ce:	220c      	movs	r2, #12
 80019d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019d2:	f04f 33ff 	mov.w	r3, #4294967295
 80019d6:	e009      	b.n	80019ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d8:	4b08      	ldr	r3, [pc, #32]	; (80019fc <_sbrk+0x64>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019de:	4b07      	ldr	r3, [pc, #28]	; (80019fc <_sbrk+0x64>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	4a05      	ldr	r2, [pc, #20]	; (80019fc <_sbrk+0x64>)
 80019e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ea:	68fb      	ldr	r3, [r7, #12]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20020000 	.word	0x20020000
 80019f8:	00000400 	.word	0x00000400
 80019fc:	200003b4 	.word	0x200003b4
 8001a00:	20000be8 	.word	0x20000be8

08001a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <SystemInit+0x20>)
 8001a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a0e:	4a05      	ldr	r2, [pc, #20]	; (8001a24 <SystemInit+0x20>)
 8001a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a2c:	480d      	ldr	r0, [pc, #52]	; (8001a64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a2e:	490e      	ldr	r1, [pc, #56]	; (8001a68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a30:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a34:	e002      	b.n	8001a3c <LoopCopyDataInit>

08001a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3a:	3304      	adds	r3, #4

08001a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a40:	d3f9      	bcc.n	8001a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a42:	4a0b      	ldr	r2, [pc, #44]	; (8001a70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a44:	4c0b      	ldr	r4, [pc, #44]	; (8001a74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a48:	e001      	b.n	8001a4e <LoopFillZerobss>

08001a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a4c:	3204      	adds	r2, #4

08001a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a50:	d3fb      	bcc.n	8001a4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a52:	f7ff ffd7 	bl	8001a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a56:	f00a fb4f 	bl	800c0f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5a:	f7ff fb93 	bl	8001184 <main>
  bx  lr    
 8001a5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a68:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001a6c:	0800e0c4 	.word	0x0800e0c4
  ldr r2, =_sbss
 8001a70:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001a74:	20000be8 	.word	0x20000be8

08001a78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a78:	e7fe      	b.n	8001a78 <ADC_IRQHandler>
	...

08001a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a80:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <HAL_Init+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0d      	ldr	r2, [pc, #52]	; (8001abc <HAL_Init+0x40>)
 8001a86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_Init+0x40>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <HAL_Init+0x40>)
 8001a92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <HAL_Init+0x40>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a07      	ldr	r2, [pc, #28]	; (8001abc <HAL_Init+0x40>)
 8001a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	f000 f94f 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f000 f808 	bl	8001ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab0:	f7ff fd58 	bl	8001564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023c00 	.word	0x40023c00

08001ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_InitTick+0x54>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_InitTick+0x58>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 f967 	bl	8001db2 <HAL_SYSTICK_Config>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00e      	b.n	8001b0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b0f      	cmp	r3, #15
 8001af2:	d80a      	bhi.n	8001b0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af4:	2200      	movs	r2, #0
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f000 f92f 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b00:	4a06      	ldr	r2, [pc, #24]	; (8001b1c <HAL_InitTick+0x5c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	e000      	b.n	8001b0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000000 	.word	0x20000000
 8001b18:	20000008 	.word	0x20000008
 8001b1c:	20000004 	.word	0x20000004

08001b20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <HAL_IncTick+0x20>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <HAL_IncTick+0x24>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a04      	ldr	r2, [pc, #16]	; (8001b44 <HAL_IncTick+0x24>)
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000008 	.word	0x20000008
 8001b44:	200003b8 	.word	0x200003b8

08001b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <HAL_GetTick+0x14>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	200003b8 	.word	0x200003b8

08001b60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b68:	f7ff ffee 	bl	8001b48 <HAL_GetTick>
 8001b6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d005      	beq.n	8001b86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <HAL_Delay+0x44>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4413      	add	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b86:	bf00      	nop
 8001b88:	f7ff ffde 	bl	8001b48 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d8f7      	bhi.n	8001b88 <HAL_Delay+0x28>
  {
  }
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000008 	.word	0x20000008

08001ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bda:	4a04      	ldr	r2, [pc, #16]	; (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	60d3      	str	r3, [r2, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf4:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <__NVIC_GetPriorityGrouping+0x18>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	0a1b      	lsrs	r3, r3, #8
 8001bfa:	f003 0307 	and.w	r3, r3, #7
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	db0b      	blt.n	8001c36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	4907      	ldr	r1, [pc, #28]	; (8001c44 <__NVIC_EnableIRQ+0x38>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000e100 	.word	0xe000e100

08001c48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	db0a      	blt.n	8001c72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	490c      	ldr	r1, [pc, #48]	; (8001c94 <__NVIC_SetPriority+0x4c>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	0112      	lsls	r2, r2, #4
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c70:	e00a      	b.n	8001c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4908      	ldr	r1, [pc, #32]	; (8001c98 <__NVIC_SetPriority+0x50>)
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	3b04      	subs	r3, #4
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	761a      	strb	r2, [r3, #24]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	e000e100 	.word	0xe000e100
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	401a      	ands	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43d9      	mvns	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	4313      	orrs	r3, r2
         );
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3724      	adds	r7, #36	; 0x24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff8e 	bl	8001c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff29 	bl	8001ba8 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff3e 	bl	8001bf0 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff8e 	bl	8001c9c <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5d 	bl	8001c48 <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff31 	bl	8001c0c <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffa2 	bl	8001d04 <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001dd8:	f7ff feb6 	bl	8001b48 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e099      	b.n	8001f1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2202      	movs	r2, #2
 8001dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0201 	bic.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e08:	e00f      	b.n	8001e2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e0a:	f7ff fe9d 	bl	8001b48 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b05      	cmp	r3, #5
 8001e16:	d908      	bls.n	8001e2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2203      	movs	r2, #3
 8001e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e078      	b.n	8001f1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1e8      	bne.n	8001e0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	4b38      	ldr	r3, [pc, #224]	; (8001f24 <HAL_DMA_Init+0x158>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d107      	bne.n	8001e94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f023 0307 	bic.w	r3, r3, #7
 8001eaa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d117      	bne.n	8001eee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00e      	beq.n	8001eee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 fa19 	bl	8002308 <DMA_CheckFifoParam>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2240      	movs	r2, #64	; 0x40
 8001ee0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001eea:	2301      	movs	r3, #1
 8001eec:	e016      	b.n	8001f1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f9d0 	bl	800229c <DMA_CalcBaseAndBitshift>
 8001efc:	4603      	mov	r3, r0
 8001efe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f04:	223f      	movs	r2, #63	; 0x3f
 8001f06:	409a      	lsls	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	f010803f 	.word	0xf010803f

08001f28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d004      	beq.n	8001f46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2280      	movs	r2, #128	; 0x80
 8001f40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e00c      	b.n	8001f60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2205      	movs	r2, #5
 8001f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0201 	bic.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f78:	4b8e      	ldr	r3, [pc, #568]	; (80021b4 <HAL_DMA_IRQHandler+0x248>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a8e      	ldr	r2, [pc, #568]	; (80021b8 <HAL_DMA_IRQHandler+0x24c>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	0a9b      	lsrs	r3, r3, #10
 8001f84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f96:	2208      	movs	r2, #8
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d01a      	beq.n	8001fd8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d013      	beq.n	8001fd8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0204 	bic.w	r2, r2, #4
 8001fbe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc4:	2208      	movs	r2, #8
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd0:	f043 0201 	orr.w	r2, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fdc:	2201      	movs	r2, #1
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d012      	beq.n	800200e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00b      	beq.n	800200e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002006:	f043 0202 	orr.w	r2, r3, #2
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002012:	2204      	movs	r2, #4
 8002014:	409a      	lsls	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d012      	beq.n	8002044 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00b      	beq.n	8002044 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002030:	2204      	movs	r2, #4
 8002032:	409a      	lsls	r2, r3
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203c:	f043 0204 	orr.w	r2, r3, #4
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002048:	2210      	movs	r2, #16
 800204a:	409a      	lsls	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4013      	ands	r3, r2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d043      	beq.n	80020dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d03c      	beq.n	80020dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002066:	2210      	movs	r2, #16
 8002068:	409a      	lsls	r2, r3
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d018      	beq.n	80020ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d108      	bne.n	800209c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	2b00      	cmp	r3, #0
 8002090:	d024      	beq.n	80020dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	4798      	blx	r3
 800209a:	e01f      	b.n	80020dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01b      	beq.n	80020dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	4798      	blx	r3
 80020ac:	e016      	b.n	80020dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d107      	bne.n	80020cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0208 	bic.w	r2, r2, #8
 80020ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e0:	2220      	movs	r2, #32
 80020e2:	409a      	lsls	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4013      	ands	r3, r2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 808f 	beq.w	800220c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0310 	and.w	r3, r3, #16
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 8087 	beq.w	800220c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002102:	2220      	movs	r2, #32
 8002104:	409a      	lsls	r2, r3
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b05      	cmp	r3, #5
 8002114:	d136      	bne.n	8002184 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0216 	bic.w	r2, r2, #22
 8002124:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695a      	ldr	r2, [r3, #20]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002134:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d103      	bne.n	8002146 <HAL_DMA_IRQHandler+0x1da>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0208 	bic.w	r2, r2, #8
 8002154:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800215a:	223f      	movs	r2, #63	; 0x3f
 800215c:	409a      	lsls	r2, r3
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002176:	2b00      	cmp	r3, #0
 8002178:	d07e      	beq.n	8002278 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	4798      	blx	r3
        }
        return;
 8002182:	e079      	b.n	8002278 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d01d      	beq.n	80021ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d10d      	bne.n	80021bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d031      	beq.n	800220c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	4798      	blx	r3
 80021b0:	e02c      	b.n	800220c <HAL_DMA_IRQHandler+0x2a0>
 80021b2:	bf00      	nop
 80021b4:	20000000 	.word	0x20000000
 80021b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d023      	beq.n	800220c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	4798      	blx	r3
 80021cc:	e01e      	b.n	800220c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d10f      	bne.n	80021fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0210 	bic.w	r2, r2, #16
 80021ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002210:	2b00      	cmp	r3, #0
 8002212:	d032      	beq.n	800227a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b00      	cmp	r3, #0
 800221e:	d022      	beq.n	8002266 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2205      	movs	r2, #5
 8002224:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f022 0201 	bic.w	r2, r2, #1
 8002236:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	3301      	adds	r3, #1
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	429a      	cmp	r2, r3
 8002242:	d307      	bcc.n	8002254 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f2      	bne.n	8002238 <HAL_DMA_IRQHandler+0x2cc>
 8002252:	e000      	b.n	8002256 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002254:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226a:	2b00      	cmp	r3, #0
 800226c:	d005      	beq.n	800227a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	4798      	blx	r3
 8002276:	e000      	b.n	800227a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002278:	bf00      	nop
    }
  }
}
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800228e:	b2db      	uxtb	r3, r3
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	3b10      	subs	r3, #16
 80022ac:	4a14      	ldr	r2, [pc, #80]	; (8002300 <DMA_CalcBaseAndBitshift+0x64>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	091b      	lsrs	r3, r3, #4
 80022b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022b6:	4a13      	ldr	r2, [pc, #76]	; (8002304 <DMA_CalcBaseAndBitshift+0x68>)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4413      	add	r3, r2
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d909      	bls.n	80022de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022d2:	f023 0303 	bic.w	r3, r3, #3
 80022d6:	1d1a      	adds	r2, r3, #4
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	659a      	str	r2, [r3, #88]	; 0x58
 80022dc:	e007      	b.n	80022ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022e6:	f023 0303 	bic.w	r3, r3, #3
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	aaaaaaab 	.word	0xaaaaaaab
 8002304:	0800dd38 	.word	0x0800dd38

08002308 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002310:	2300      	movs	r3, #0
 8002312:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d11f      	bne.n	8002362 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d856      	bhi.n	80023d6 <DMA_CheckFifoParam+0xce>
 8002328:	a201      	add	r2, pc, #4	; (adr r2, 8002330 <DMA_CheckFifoParam+0x28>)
 800232a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800232e:	bf00      	nop
 8002330:	08002341 	.word	0x08002341
 8002334:	08002353 	.word	0x08002353
 8002338:	08002341 	.word	0x08002341
 800233c:	080023d7 	.word	0x080023d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d046      	beq.n	80023da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002350:	e043      	b.n	80023da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002356:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800235a:	d140      	bne.n	80023de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002360:	e03d      	b.n	80023de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800236a:	d121      	bne.n	80023b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b03      	cmp	r3, #3
 8002370:	d837      	bhi.n	80023e2 <DMA_CheckFifoParam+0xda>
 8002372:	a201      	add	r2, pc, #4	; (adr r2, 8002378 <DMA_CheckFifoParam+0x70>)
 8002374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002378:	08002389 	.word	0x08002389
 800237c:	0800238f 	.word	0x0800238f
 8002380:	08002389 	.word	0x08002389
 8002384:	080023a1 	.word	0x080023a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	73fb      	strb	r3, [r7, #15]
      break;
 800238c:	e030      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d025      	beq.n	80023e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800239e:	e022      	b.n	80023e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023a8:	d11f      	bne.n	80023ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023ae:	e01c      	b.n	80023ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d903      	bls.n	80023be <DMA_CheckFifoParam+0xb6>
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d003      	beq.n	80023c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023bc:	e018      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	73fb      	strb	r3, [r7, #15]
      break;
 80023c2:	e015      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00e      	beq.n	80023ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	73fb      	strb	r3, [r7, #15]
      break;
 80023d4:	e00b      	b.n	80023ee <DMA_CheckFifoParam+0xe6>
      break;
 80023d6:	bf00      	nop
 80023d8:	e00a      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;
 80023da:	bf00      	nop
 80023dc:	e008      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;
 80023de:	bf00      	nop
 80023e0:	e006      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;
 80023e2:	bf00      	nop
 80023e4:	e004      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;
 80023e6:	bf00      	nop
 80023e8:	e002      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80023ea:	bf00      	nop
 80023ec:	e000      	b.n	80023f0 <DMA_CheckFifoParam+0xe8>
      break;
 80023ee:	bf00      	nop
    }
  } 
  
  return status; 
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop

08002400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002400:	b480      	push	{r7}
 8002402:	b089      	sub	sp, #36	; 0x24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002416:	2300      	movs	r3, #0
 8002418:	61fb      	str	r3, [r7, #28]
 800241a:	e16b      	b.n	80026f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800241c:	2201      	movs	r2, #1
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	4013      	ands	r3, r2
 800242e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	429a      	cmp	r2, r3
 8002436:	f040 815a 	bne.w	80026ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b01      	cmp	r3, #1
 8002444:	d005      	beq.n	8002452 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800244e:	2b02      	cmp	r3, #2
 8002450:	d130      	bne.n	80024b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	2203      	movs	r2, #3
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002488:	2201      	movs	r2, #1
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	091b      	lsrs	r3, r3, #4
 800249e:	f003 0201 	and.w	r2, r3, #1
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d017      	beq.n	80024f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	2203      	movs	r2, #3
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 0303 	and.w	r3, r3, #3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d123      	bne.n	8002544 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	08da      	lsrs	r2, r3, #3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3208      	adds	r2, #8
 8002504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002508:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	220f      	movs	r2, #15
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	08da      	lsrs	r2, r3, #3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3208      	adds	r2, #8
 800253e:	69b9      	ldr	r1, [r7, #24]
 8002540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	2203      	movs	r2, #3
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4013      	ands	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 0203 	and.w	r2, r3, #3
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4313      	orrs	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 80b4 	beq.w	80026ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	4b60      	ldr	r3, [pc, #384]	; (800270c <HAL_GPIO_Init+0x30c>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	4a5f      	ldr	r2, [pc, #380]	; (800270c <HAL_GPIO_Init+0x30c>)
 8002590:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002594:	6453      	str	r3, [r2, #68]	; 0x44
 8002596:	4b5d      	ldr	r3, [pc, #372]	; (800270c <HAL_GPIO_Init+0x30c>)
 8002598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025a2:	4a5b      	ldr	r2, [pc, #364]	; (8002710 <HAL_GPIO_Init+0x310>)
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	089b      	lsrs	r3, r3, #2
 80025a8:	3302      	adds	r3, #2
 80025aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	220f      	movs	r2, #15
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a52      	ldr	r2, [pc, #328]	; (8002714 <HAL_GPIO_Init+0x314>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d02b      	beq.n	8002626 <HAL_GPIO_Init+0x226>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a51      	ldr	r2, [pc, #324]	; (8002718 <HAL_GPIO_Init+0x318>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d025      	beq.n	8002622 <HAL_GPIO_Init+0x222>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a50      	ldr	r2, [pc, #320]	; (800271c <HAL_GPIO_Init+0x31c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d01f      	beq.n	800261e <HAL_GPIO_Init+0x21e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4f      	ldr	r2, [pc, #316]	; (8002720 <HAL_GPIO_Init+0x320>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d019      	beq.n	800261a <HAL_GPIO_Init+0x21a>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a4e      	ldr	r2, [pc, #312]	; (8002724 <HAL_GPIO_Init+0x324>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d013      	beq.n	8002616 <HAL_GPIO_Init+0x216>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4d      	ldr	r2, [pc, #308]	; (8002728 <HAL_GPIO_Init+0x328>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00d      	beq.n	8002612 <HAL_GPIO_Init+0x212>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4c      	ldr	r2, [pc, #304]	; (800272c <HAL_GPIO_Init+0x32c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d007      	beq.n	800260e <HAL_GPIO_Init+0x20e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4b      	ldr	r2, [pc, #300]	; (8002730 <HAL_GPIO_Init+0x330>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d101      	bne.n	800260a <HAL_GPIO_Init+0x20a>
 8002606:	2307      	movs	r3, #7
 8002608:	e00e      	b.n	8002628 <HAL_GPIO_Init+0x228>
 800260a:	2308      	movs	r3, #8
 800260c:	e00c      	b.n	8002628 <HAL_GPIO_Init+0x228>
 800260e:	2306      	movs	r3, #6
 8002610:	e00a      	b.n	8002628 <HAL_GPIO_Init+0x228>
 8002612:	2305      	movs	r3, #5
 8002614:	e008      	b.n	8002628 <HAL_GPIO_Init+0x228>
 8002616:	2304      	movs	r3, #4
 8002618:	e006      	b.n	8002628 <HAL_GPIO_Init+0x228>
 800261a:	2303      	movs	r3, #3
 800261c:	e004      	b.n	8002628 <HAL_GPIO_Init+0x228>
 800261e:	2302      	movs	r3, #2
 8002620:	e002      	b.n	8002628 <HAL_GPIO_Init+0x228>
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <HAL_GPIO_Init+0x228>
 8002626:	2300      	movs	r3, #0
 8002628:	69fa      	ldr	r2, [r7, #28]
 800262a:	f002 0203 	and.w	r2, r2, #3
 800262e:	0092      	lsls	r2, r2, #2
 8002630:	4093      	lsls	r3, r2
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002638:	4935      	ldr	r1, [pc, #212]	; (8002710 <HAL_GPIO_Init+0x310>)
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	089b      	lsrs	r3, r3, #2
 800263e:	3302      	adds	r3, #2
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002646:	4b3b      	ldr	r3, [pc, #236]	; (8002734 <HAL_GPIO_Init+0x334>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	43db      	mvns	r3, r3
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	4013      	ands	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800266a:	4a32      	ldr	r2, [pc, #200]	; (8002734 <HAL_GPIO_Init+0x334>)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002670:	4b30      	ldr	r3, [pc, #192]	; (8002734 <HAL_GPIO_Init+0x334>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	43db      	mvns	r3, r3
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	4013      	ands	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	4313      	orrs	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002694:	4a27      	ldr	r2, [pc, #156]	; (8002734 <HAL_GPIO_Init+0x334>)
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800269a:	4b26      	ldr	r3, [pc, #152]	; (8002734 <HAL_GPIO_Init+0x334>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026be:	4a1d      	ldr	r2, [pc, #116]	; (8002734 <HAL_GPIO_Init+0x334>)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <HAL_GPIO_Init+0x334>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026e8:	4a12      	ldr	r2, [pc, #72]	; (8002734 <HAL_GPIO_Init+0x334>)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3301      	adds	r3, #1
 80026f2:	61fb      	str	r3, [r7, #28]
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	2b0f      	cmp	r3, #15
 80026f8:	f67f ae90 	bls.w	800241c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	3724      	adds	r7, #36	; 0x24
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40023800 	.word	0x40023800
 8002710:	40013800 	.word	0x40013800
 8002714:	40020000 	.word	0x40020000
 8002718:	40020400 	.word	0x40020400
 800271c:	40020800 	.word	0x40020800
 8002720:	40020c00 	.word	0x40020c00
 8002724:	40021000 	.word	0x40021000
 8002728:	40021400 	.word	0x40021400
 800272c:	40021800 	.word	0x40021800
 8002730:	40021c00 	.word	0x40021c00
 8002734:	40013c00 	.word	0x40013c00

08002738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
 8002744:	4613      	mov	r3, r2
 8002746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002748:	787b      	ldrb	r3, [r7, #1]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002754:	e003      	b.n	800275e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002756:	887b      	ldrh	r3, [r7, #2]
 8002758:	041a      	lsls	r2, r3, #16
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	619a      	str	r2, [r3, #24]
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800276a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800276c:	b08f      	sub	sp, #60	; 0x3c
 800276e:	af0a      	add	r7, sp, #40	; 0x28
 8002770:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e054      	b.n	8002826 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f008 fa72 	bl	800ac80 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2203      	movs	r2, #3
 80027a0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d102      	bne.n	80027b6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f005 fa9e 	bl	8007cfc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	687e      	ldr	r6, [r7, #4]
 80027c8:	466d      	mov	r5, sp
 80027ca:	f106 0410 	add.w	r4, r6, #16
 80027ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027da:	e885 0003 	stmia.w	r5, {r0, r1}
 80027de:	1d33      	adds	r3, r6, #4
 80027e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027e2:	6838      	ldr	r0, [r7, #0]
 80027e4:	f005 fa18 	bl	8007c18 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2101      	movs	r1, #1
 80027ee:	4618      	mov	r0, r3
 80027f0:	f005 fa95 	bl	8007d1e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	687e      	ldr	r6, [r7, #4]
 80027fc:	466d      	mov	r5, sp
 80027fe:	f106 0410 	add.w	r4, r6, #16
 8002802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002804:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002806:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002808:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800280a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800280e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002812:	1d33      	adds	r3, r6, #4
 8002814:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002816:	6838      	ldr	r0, [r7, #0]
 8002818:	f005 fc1e 	bl	8008058 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800282e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800282e:	b590      	push	{r4, r7, lr}
 8002830:	b089      	sub	sp, #36	; 0x24
 8002832:	af04      	add	r7, sp, #16
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	4608      	mov	r0, r1
 8002838:	4611      	mov	r1, r2
 800283a:	461a      	mov	r2, r3
 800283c:	4603      	mov	r3, r0
 800283e:	70fb      	strb	r3, [r7, #3]
 8002840:	460b      	mov	r3, r1
 8002842:	70bb      	strb	r3, [r7, #2]
 8002844:	4613      	mov	r3, r2
 8002846:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800284e:	2b01      	cmp	r3, #1
 8002850:	d101      	bne.n	8002856 <HAL_HCD_HC_Init+0x28>
 8002852:	2302      	movs	r3, #2
 8002854:	e076      	b.n	8002944 <HAL_HCD_HC_Init+0x116>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	212c      	movs	r1, #44	; 0x2c
 8002864:	fb01 f303 	mul.w	r3, r1, r3
 8002868:	4413      	add	r3, r2
 800286a:	333d      	adds	r3, #61	; 0x3d
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002870:	78fb      	ldrb	r3, [r7, #3]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	212c      	movs	r1, #44	; 0x2c
 8002876:	fb01 f303 	mul.w	r3, r1, r3
 800287a:	4413      	add	r3, r2
 800287c:	3338      	adds	r3, #56	; 0x38
 800287e:	787a      	ldrb	r2, [r7, #1]
 8002880:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002882:	78fb      	ldrb	r3, [r7, #3]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	212c      	movs	r1, #44	; 0x2c
 8002888:	fb01 f303 	mul.w	r3, r1, r3
 800288c:	4413      	add	r3, r2
 800288e:	3340      	adds	r3, #64	; 0x40
 8002890:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002892:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	212c      	movs	r1, #44	; 0x2c
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	4413      	add	r3, r2
 80028a0:	3339      	adds	r3, #57	; 0x39
 80028a2:	78fa      	ldrb	r2, [r7, #3]
 80028a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	212c      	movs	r1, #44	; 0x2c
 80028ac:	fb01 f303 	mul.w	r3, r1, r3
 80028b0:	4413      	add	r3, r2
 80028b2:	333f      	adds	r3, #63	; 0x3f
 80028b4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80028b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80028ba:	78fb      	ldrb	r3, [r7, #3]
 80028bc:	78ba      	ldrb	r2, [r7, #2]
 80028be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80028c2:	b2d0      	uxtb	r0, r2
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	212c      	movs	r1, #44	; 0x2c
 80028c8:	fb01 f303 	mul.w	r3, r1, r3
 80028cc:	4413      	add	r3, r2
 80028ce:	333a      	adds	r3, #58	; 0x3a
 80028d0:	4602      	mov	r2, r0
 80028d2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80028d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	da09      	bge.n	80028f0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	212c      	movs	r1, #44	; 0x2c
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	4413      	add	r3, r2
 80028e8:	333b      	adds	r3, #59	; 0x3b
 80028ea:	2201      	movs	r2, #1
 80028ec:	701a      	strb	r2, [r3, #0]
 80028ee:	e008      	b.n	8002902 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	212c      	movs	r1, #44	; 0x2c
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	4413      	add	r3, r2
 80028fc:	333b      	adds	r3, #59	; 0x3b
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002902:	78fb      	ldrb	r3, [r7, #3]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	212c      	movs	r1, #44	; 0x2c
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	333c      	adds	r3, #60	; 0x3c
 8002910:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002914:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	787c      	ldrb	r4, [r7, #1]
 800291c:	78ba      	ldrb	r2, [r7, #2]
 800291e:	78f9      	ldrb	r1, [r7, #3]
 8002920:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002922:	9302      	str	r3, [sp, #8]
 8002924:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	4623      	mov	r3, r4
 8002932:	f005 fd17 	bl	8008364 <USB_HC_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002942:	7bfb      	ldrb	r3, [r7, #15]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bd90      	pop	{r4, r7, pc}

0800294c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	460b      	mov	r3, r1
 8002956:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_HCD_HC_Halt+0x1e>
 8002966:	2302      	movs	r3, #2
 8002968:	e00f      	b.n	800298a <HAL_HCD_HC_Halt+0x3e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	78fa      	ldrb	r2, [r7, #3]
 8002978:	4611      	mov	r1, r2
 800297a:	4618      	mov	r0, r3
 800297c:	f005 ff67 	bl	800884e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002988:	7bfb      	ldrb	r3, [r7, #15]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	4608      	mov	r0, r1
 800299e:	4611      	mov	r1, r2
 80029a0:	461a      	mov	r2, r3
 80029a2:	4603      	mov	r3, r0
 80029a4:	70fb      	strb	r3, [r7, #3]
 80029a6:	460b      	mov	r3, r1
 80029a8:	70bb      	strb	r3, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	212c      	movs	r1, #44	; 0x2c
 80029b4:	fb01 f303 	mul.w	r3, r1, r3
 80029b8:	4413      	add	r3, r2
 80029ba:	333b      	adds	r3, #59	; 0x3b
 80029bc:	78ba      	ldrb	r2, [r7, #2]
 80029be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	212c      	movs	r1, #44	; 0x2c
 80029c6:	fb01 f303 	mul.w	r3, r1, r3
 80029ca:	4413      	add	r3, r2
 80029cc:	333f      	adds	r3, #63	; 0x3f
 80029ce:	787a      	ldrb	r2, [r7, #1]
 80029d0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80029d2:	7c3b      	ldrb	r3, [r7, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d112      	bne.n	80029fe <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	212c      	movs	r1, #44	; 0x2c
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	4413      	add	r3, r2
 80029e4:	3342      	adds	r3, #66	; 0x42
 80029e6:	2203      	movs	r2, #3
 80029e8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80029ea:	78fb      	ldrb	r3, [r7, #3]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	212c      	movs	r1, #44	; 0x2c
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	333d      	adds	r3, #61	; 0x3d
 80029f8:	7f3a      	ldrb	r2, [r7, #28]
 80029fa:	701a      	strb	r2, [r3, #0]
 80029fc:	e008      	b.n	8002a10 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	212c      	movs	r1, #44	; 0x2c
 8002a04:	fb01 f303 	mul.w	r3, r1, r3
 8002a08:	4413      	add	r3, r2
 8002a0a:	3342      	adds	r3, #66	; 0x42
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002a10:	787b      	ldrb	r3, [r7, #1]
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	f200 80c6 	bhi.w	8002ba4 <HAL_HCD_HC_SubmitRequest+0x210>
 8002a18:	a201      	add	r2, pc, #4	; (adr r2, 8002a20 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1e:	bf00      	nop
 8002a20:	08002a31 	.word	0x08002a31
 8002a24:	08002b91 	.word	0x08002b91
 8002a28:	08002a95 	.word	0x08002a95
 8002a2c:	08002b13 	.word	0x08002b13
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002a30:	7c3b      	ldrb	r3, [r7, #16]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	f040 80b8 	bne.w	8002ba8 <HAL_HCD_HC_SubmitRequest+0x214>
 8002a38:	78bb      	ldrb	r3, [r7, #2]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f040 80b4 	bne.w	8002ba8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002a40:	8b3b      	ldrh	r3, [r7, #24]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d108      	bne.n	8002a58 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002a46:	78fb      	ldrb	r3, [r7, #3]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	212c      	movs	r1, #44	; 0x2c
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	3355      	adds	r3, #85	; 0x55
 8002a54:	2201      	movs	r2, #1
 8002a56:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	212c      	movs	r1, #44	; 0x2c
 8002a5e:	fb01 f303 	mul.w	r3, r1, r3
 8002a62:	4413      	add	r3, r2
 8002a64:	3355      	adds	r3, #85	; 0x55
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d109      	bne.n	8002a80 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a6c:	78fb      	ldrb	r3, [r7, #3]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	212c      	movs	r1, #44	; 0x2c
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	4413      	add	r3, r2
 8002a78:	3342      	adds	r3, #66	; 0x42
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002a7e:	e093      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a80:	78fb      	ldrb	r3, [r7, #3]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	212c      	movs	r1, #44	; 0x2c
 8002a86:	fb01 f303 	mul.w	r3, r1, r3
 8002a8a:	4413      	add	r3, r2
 8002a8c:	3342      	adds	r3, #66	; 0x42
 8002a8e:	2202      	movs	r2, #2
 8002a90:	701a      	strb	r2, [r3, #0]
      break;
 8002a92:	e089      	b.n	8002ba8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002a94:	78bb      	ldrb	r3, [r7, #2]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d11d      	bne.n	8002ad6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a9a:	78fb      	ldrb	r3, [r7, #3]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	212c      	movs	r1, #44	; 0x2c
 8002aa0:	fb01 f303 	mul.w	r3, r1, r3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3355      	adds	r3, #85	; 0x55
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d109      	bne.n	8002ac2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002aae:	78fb      	ldrb	r3, [r7, #3]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	212c      	movs	r1, #44	; 0x2c
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	3342      	adds	r3, #66	; 0x42
 8002abc:	2200      	movs	r2, #0
 8002abe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ac0:	e073      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ac2:	78fb      	ldrb	r3, [r7, #3]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	212c      	movs	r1, #44	; 0x2c
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	4413      	add	r3, r2
 8002ace:	3342      	adds	r3, #66	; 0x42
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	701a      	strb	r2, [r3, #0]
      break;
 8002ad4:	e069      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ad6:	78fb      	ldrb	r3, [r7, #3]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	212c      	movs	r1, #44	; 0x2c
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	3354      	adds	r3, #84	; 0x54
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	3342      	adds	r3, #66	; 0x42
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
      break;
 8002afc:	e055      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002afe:	78fb      	ldrb	r3, [r7, #3]
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	212c      	movs	r1, #44	; 0x2c
 8002b04:	fb01 f303 	mul.w	r3, r1, r3
 8002b08:	4413      	add	r3, r2
 8002b0a:	3342      	adds	r3, #66	; 0x42
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	701a      	strb	r2, [r3, #0]
      break;
 8002b10:	e04b      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002b12:	78bb      	ldrb	r3, [r7, #2]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d11d      	bne.n	8002b54 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	212c      	movs	r1, #44	; 0x2c
 8002b1e:	fb01 f303 	mul.w	r3, r1, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	3355      	adds	r3, #85	; 0x55
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d109      	bne.n	8002b40 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	212c      	movs	r1, #44	; 0x2c
 8002b32:	fb01 f303 	mul.w	r3, r1, r3
 8002b36:	4413      	add	r3, r2
 8002b38:	3342      	adds	r3, #66	; 0x42
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002b3e:	e034      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	212c      	movs	r1, #44	; 0x2c
 8002b46:	fb01 f303 	mul.w	r3, r1, r3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3342      	adds	r3, #66	; 0x42
 8002b4e:	2202      	movs	r2, #2
 8002b50:	701a      	strb	r2, [r3, #0]
      break;
 8002b52:	e02a      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b54:	78fb      	ldrb	r3, [r7, #3]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	212c      	movs	r1, #44	; 0x2c
 8002b5a:	fb01 f303 	mul.w	r3, r1, r3
 8002b5e:	4413      	add	r3, r2
 8002b60:	3354      	adds	r3, #84	; 0x54
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d109      	bne.n	8002b7c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b68:	78fb      	ldrb	r3, [r7, #3]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	212c      	movs	r1, #44	; 0x2c
 8002b6e:	fb01 f303 	mul.w	r3, r1, r3
 8002b72:	4413      	add	r3, r2
 8002b74:	3342      	adds	r3, #66	; 0x42
 8002b76:	2200      	movs	r2, #0
 8002b78:	701a      	strb	r2, [r3, #0]
      break;
 8002b7a:	e016      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b7c:	78fb      	ldrb	r3, [r7, #3]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	212c      	movs	r1, #44	; 0x2c
 8002b82:	fb01 f303 	mul.w	r3, r1, r3
 8002b86:	4413      	add	r3, r2
 8002b88:	3342      	adds	r3, #66	; 0x42
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	701a      	strb	r2, [r3, #0]
      break;
 8002b8e:	e00c      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	212c      	movs	r1, #44	; 0x2c
 8002b96:	fb01 f303 	mul.w	r3, r1, r3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3342      	adds	r3, #66	; 0x42
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	701a      	strb	r2, [r3, #0]
      break;
 8002ba2:	e002      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002ba4:	bf00      	nop
 8002ba6:	e000      	b.n	8002baa <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002ba8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	212c      	movs	r1, #44	; 0x2c
 8002bb0:	fb01 f303 	mul.w	r3, r1, r3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3344      	adds	r3, #68	; 0x44
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	8b3a      	ldrh	r2, [r7, #24]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	202c      	movs	r0, #44	; 0x2c
 8002bc4:	fb00 f303 	mul.w	r3, r0, r3
 8002bc8:	440b      	add	r3, r1
 8002bca:	334c      	adds	r3, #76	; 0x4c
 8002bcc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002bce:	78fb      	ldrb	r3, [r7, #3]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	212c      	movs	r1, #44	; 0x2c
 8002bd4:	fb01 f303 	mul.w	r3, r1, r3
 8002bd8:	4413      	add	r3, r2
 8002bda:	3360      	adds	r3, #96	; 0x60
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002be0:	78fb      	ldrb	r3, [r7, #3]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	212c      	movs	r1, #44	; 0x2c
 8002be6:	fb01 f303 	mul.w	r3, r1, r3
 8002bea:	4413      	add	r3, r2
 8002bec:	3350      	adds	r3, #80	; 0x50
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002bf2:	78fb      	ldrb	r3, [r7, #3]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	212c      	movs	r1, #44	; 0x2c
 8002bf8:	fb01 f303 	mul.w	r3, r1, r3
 8002bfc:	4413      	add	r3, r2
 8002bfe:	3339      	adds	r3, #57	; 0x39
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	212c      	movs	r1, #44	; 0x2c
 8002c0a:	fb01 f303 	mul.w	r3, r1, r3
 8002c0e:	4413      	add	r3, r2
 8002c10:	3361      	adds	r3, #97	; 0x61
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	78fb      	ldrb	r3, [r7, #3]
 8002c1c:	222c      	movs	r2, #44	; 0x2c
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	3338      	adds	r3, #56	; 0x38
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	18d1      	adds	r1, r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	461a      	mov	r2, r3
 8002c30:	f005 fcba 	bl	80085a8 <USB_HC_StartXfer>
 8002c34:	4603      	mov	r3, r0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop

08002c40 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f005 f9bb 	bl	8007fd2 <USB_GetMode>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	f040 80f6 	bne.w	8002e50 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f005 f99f 	bl	8007fac <USB_ReadInterrupts>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80ec 	beq.w	8002e4e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f005 f996 	bl	8007fac <USB_ReadInterrupts>
 8002c80:	4603      	mov	r3, r0
 8002c82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c8a:	d104      	bne.n	8002c96 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002c94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f005 f986 	bl	8007fac <USB_ReadInterrupts>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ca6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002caa:	d104      	bne.n	8002cb6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002cb4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f005 f976 	bl	8007fac <USB_ReadInterrupts>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cc6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cca:	d104      	bne.n	8002cd6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002cd4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f005 f966 	bl	8007fac <USB_ReadInterrupts>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d103      	bne.n	8002cf2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2202      	movs	r2, #2
 8002cf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f005 f958 	bl	8007fac <USB_ReadInterrupts>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d06:	d11c      	bne.n	8002d42 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002d10:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10f      	bne.n	8002d42 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002d22:	2110      	movs	r1, #16
 8002d24:	6938      	ldr	r0, [r7, #16]
 8002d26:	f005 f847 	bl	8007db8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002d2a:	6938      	ldr	r0, [r7, #16]
 8002d2c:	f005 f878 	bl	8007e20 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2101      	movs	r1, #1
 8002d36:	4618      	mov	r0, r3
 8002d38:	f005 fa4e 	bl	80081d8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f008 f81d 	bl	800ad7c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f005 f930 	bl	8007fac <USB_ReadInterrupts>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d56:	d102      	bne.n	8002d5e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f001 f89e 	bl	8003e9a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f005 f922 	bl	8007fac <USB_ReadInterrupts>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d106      	bne.n	8002d80 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f007 ffe6 	bl	800ad44 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2208      	movs	r2, #8
 8002d7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f005 f911 	bl	8007fac <USB_ReadInterrupts>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b10      	cmp	r3, #16
 8002d92:	d101      	bne.n	8002d98 <HAL_HCD_IRQHandler+0x158>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <HAL_HCD_IRQHandler+0x15a>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d012      	beq.n	8002dc4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699a      	ldr	r2, [r3, #24]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0210 	bic.w	r2, r2, #16
 8002dac:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 ffa1 	bl	8003cf6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	699a      	ldr	r2, [r3, #24]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f042 0210 	orr.w	r2, r2, #16
 8002dc2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f005 f8ef 	bl	8007fac <USB_ReadInterrupts>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dd8:	d13a      	bne.n	8002e50 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f005 fd24 	bl	800882c <USB_HC_ReadInterrupt>
 8002de4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e025      	b.n	8002e38 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	fa22 f303 	lsr.w	r3, r2, r3
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d018      	beq.n	8002e32 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	015a      	lsls	r2, r3, #5
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4413      	add	r3, r2
 8002e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e16:	d106      	bne.n	8002e26 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f8ab 	bl	8002f7a <HCD_HC_IN_IRQHandler>
 8002e24:	e005      	b.n	8002e32 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 fbf9 	bl	8003624 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3301      	adds	r3, #1
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d3d4      	bcc.n	8002dec <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e4a:	615a      	str	r2, [r3, #20]
 8002e4c:	e000      	b.n	8002e50 <HAL_HCD_IRQHandler+0x210>
      return;
 8002e4e:	bf00      	nop
    }
  }
}
 8002e50:	3718      	adds	r7, #24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b082      	sub	sp, #8
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_HCD_Start+0x16>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e013      	b.n	8002e94 <HAL_HCD_Start+0x3e>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2101      	movs	r1, #1
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f005 fa10 	bl	80082a0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f004 ff28 	bl	8007cda <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_HCD_Stop+0x16>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e00d      	b.n	8002ece <HAL_HCD_Stop+0x32>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f005 fdfe 	bl	8008ac0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f005 f9b2 	bl	800824c <USB_ResetPort>
 8002ee8:	4603      	mov	r3, r0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	460b      	mov	r3, r1
 8002efc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002efe:	78fb      	ldrb	r3, [r7, #3]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	212c      	movs	r1, #44	; 0x2c
 8002f04:	fb01 f303 	mul.w	r3, r1, r3
 8002f08:	4413      	add	r3, r2
 8002f0a:	3360      	adds	r3, #96	; 0x60
 8002f0c:	781b      	ldrb	r3, [r3, #0]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b083      	sub	sp, #12
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002f26:	78fb      	ldrb	r3, [r7, #3]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	212c      	movs	r1, #44	; 0x2c
 8002f2c:	fb01 f303 	mul.w	r3, r1, r3
 8002f30:	4413      	add	r3, r2
 8002f32:	3350      	adds	r3, #80	; 0x50
 8002f34:	681b      	ldr	r3, [r3, #0]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f005 f9f6 	bl	8008340 <USB_GetCurrentFrame>
 8002f54:	4603      	mov	r3, r0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b082      	sub	sp, #8
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f005 f9d1 	bl	8008312 <USB_GetHostSpeed>
 8002f70:	4603      	mov	r3, r0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b086      	sub	sp, #24
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	460b      	mov	r3, r1
 8002f84:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002f90:	78fb      	ldrb	r3, [r7, #3]
 8002f92:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	015a      	lsls	r2, r3, #5
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0304 	and.w	r3, r3, #4
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d11a      	bne.n	8002fe0 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	015a      	lsls	r2, r3, #5
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2304      	movs	r3, #4
 8002fba:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	212c      	movs	r1, #44	; 0x2c
 8002fc2:	fb01 f303 	mul.w	r3, r1, r3
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3361      	adds	r3, #97	; 0x61
 8002fca:	2206      	movs	r2, #6
 8002fcc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	4611      	mov	r1, r2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f005 fc38 	bl	800884e <USB_HC_Halt>
 8002fde:	e0af      	b.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	015a      	lsls	r2, r3, #5
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ff6:	d11b      	bne.n	8003030 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	015a      	lsls	r2, r3, #5
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4413      	add	r3, r2
 8003000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003004:	461a      	mov	r2, r3
 8003006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800300a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	212c      	movs	r1, #44	; 0x2c
 8003012:	fb01 f303 	mul.w	r3, r1, r3
 8003016:	4413      	add	r3, r2
 8003018:	3361      	adds	r3, #97	; 0x61
 800301a:	2207      	movs	r2, #7
 800301c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	b2d2      	uxtb	r2, r2
 8003026:	4611      	mov	r1, r2
 8003028:	4618      	mov	r0, r3
 800302a:	f005 fc10 	bl	800884e <USB_HC_Halt>
 800302e:	e087      	b.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	015a      	lsls	r2, r3, #5
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4413      	add	r3, r2
 8003038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 0320 	and.w	r3, r3, #32
 8003042:	2b20      	cmp	r3, #32
 8003044:	d109      	bne.n	800305a <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	015a      	lsls	r2, r3, #5
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4413      	add	r3, r2
 800304e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003052:	461a      	mov	r2, r3
 8003054:	2320      	movs	r3, #32
 8003056:	6093      	str	r3, [r2, #8]
 8003058:	e072      	b.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	015a      	lsls	r2, r3, #5
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	4413      	add	r3, r2
 8003062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b08      	cmp	r3, #8
 800306e:	d11a      	bne.n	80030a6 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	015a      	lsls	r2, r3, #5
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	4413      	add	r3, r2
 8003078:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800307c:	461a      	mov	r2, r3
 800307e:	2308      	movs	r3, #8
 8003080:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	212c      	movs	r1, #44	; 0x2c
 8003088:	fb01 f303 	mul.w	r3, r1, r3
 800308c:	4413      	add	r3, r2
 800308e:	3361      	adds	r3, #97	; 0x61
 8003090:	2205      	movs	r2, #5
 8003092:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	4611      	mov	r1, r2
 800309e:	4618      	mov	r0, r3
 80030a0:	f005 fbd5 	bl	800884e <USB_HC_Halt>
 80030a4:	e04c      	b.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	015a      	lsls	r2, r3, #5
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030bc:	d11b      	bne.n	80030f6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	015a      	lsls	r2, r3, #5
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	4413      	add	r3, r2
 80030c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030ca:	461a      	mov	r2, r3
 80030cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	212c      	movs	r1, #44	; 0x2c
 80030d8:	fb01 f303 	mul.w	r3, r1, r3
 80030dc:	4413      	add	r3, r2
 80030de:	3361      	adds	r3, #97	; 0x61
 80030e0:	2208      	movs	r2, #8
 80030e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	4611      	mov	r1, r2
 80030ee:	4618      	mov	r0, r3
 80030f0:	f005 fbad 	bl	800884e <USB_HC_Halt>
 80030f4:	e024      	b.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	015a      	lsls	r2, r3, #5
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	4413      	add	r3, r2
 80030fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003108:	2b80      	cmp	r3, #128	; 0x80
 800310a:	d119      	bne.n	8003140 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	015a      	lsls	r2, r3, #5
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4413      	add	r3, r2
 8003114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003118:	461a      	mov	r2, r3
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	212c      	movs	r1, #44	; 0x2c
 8003124:	fb01 f303 	mul.w	r3, r1, r3
 8003128:	4413      	add	r3, r2
 800312a:	3361      	adds	r3, #97	; 0x61
 800312c:	2206      	movs	r2, #6
 800312e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68fa      	ldr	r2, [r7, #12]
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	4611      	mov	r1, r2
 800313a:	4618      	mov	r0, r3
 800313c:	f005 fb87 	bl	800884e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	015a      	lsls	r2, r3, #5
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	4413      	add	r3, r2
 8003148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003156:	d112      	bne.n	800317e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	4611      	mov	r1, r2
 8003162:	4618      	mov	r0, r3
 8003164:	f005 fb73 	bl	800884e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	015a      	lsls	r2, r3, #5
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4413      	add	r3, r2
 8003170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003174:	461a      	mov	r2, r3
 8003176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800317a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800317c:	e24e      	b.n	800361c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	015a      	lsls	r2, r3, #5
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4413      	add	r3, r2
 8003186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b01      	cmp	r3, #1
 8003192:	f040 80df 	bne.w	8003354 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d019      	beq.n	80031d2 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	212c      	movs	r1, #44	; 0x2c
 80031a4:	fb01 f303 	mul.w	r3, r1, r3
 80031a8:	4413      	add	r3, r2
 80031aa:	3348      	adds	r3, #72	; 0x48
 80031ac:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	0159      	lsls	r1, r3, #5
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	440b      	add	r3, r1
 80031b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80031c0:	1ad2      	subs	r2, r2, r3
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	202c      	movs	r0, #44	; 0x2c
 80031c8:	fb00 f303 	mul.w	r3, r0, r3
 80031cc:	440b      	add	r3, r1
 80031ce:	3350      	adds	r3, #80	; 0x50
 80031d0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	212c      	movs	r1, #44	; 0x2c
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	4413      	add	r3, r2
 80031de:	3361      	adds	r3, #97	; 0x61
 80031e0:	2201      	movs	r2, #1
 80031e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	212c      	movs	r1, #44	; 0x2c
 80031ea:	fb01 f303 	mul.w	r3, r1, r3
 80031ee:	4413      	add	r3, r2
 80031f0:	335c      	adds	r3, #92	; 0x5c
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	015a      	lsls	r2, r3, #5
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003202:	461a      	mov	r2, r3
 8003204:	2301      	movs	r3, #1
 8003206:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	212c      	movs	r1, #44	; 0x2c
 800320e:	fb01 f303 	mul.w	r3, r1, r3
 8003212:	4413      	add	r3, r2
 8003214:	333f      	adds	r3, #63	; 0x3f
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d009      	beq.n	8003230 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	212c      	movs	r1, #44	; 0x2c
 8003222:	fb01 f303 	mul.w	r3, r1, r3
 8003226:	4413      	add	r3, r2
 8003228:	333f      	adds	r3, #63	; 0x3f
 800322a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800322c:	2b02      	cmp	r3, #2
 800322e:	d111      	bne.n	8003254 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68fa      	ldr	r2, [r7, #12]
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f005 fb07 	bl	800884e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	015a      	lsls	r2, r3, #5
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	4413      	add	r3, r2
 8003248:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800324c:	461a      	mov	r2, r3
 800324e:	2310      	movs	r3, #16
 8003250:	6093      	str	r3, [r2, #8]
 8003252:	e03a      	b.n	80032ca <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	212c      	movs	r1, #44	; 0x2c
 800325a:	fb01 f303 	mul.w	r3, r1, r3
 800325e:	4413      	add	r3, r2
 8003260:	333f      	adds	r3, #63	; 0x3f
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b03      	cmp	r3, #3
 8003266:	d009      	beq.n	800327c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	212c      	movs	r1, #44	; 0x2c
 800326e:	fb01 f303 	mul.w	r3, r1, r3
 8003272:	4413      	add	r3, r2
 8003274:	333f      	adds	r3, #63	; 0x3f
 8003276:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003278:	2b01      	cmp	r3, #1
 800327a:	d126      	bne.n	80032ca <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	015a      	lsls	r2, r3, #5
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	4413      	add	r3, r2
 8003284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	0151      	lsls	r1, r2, #5
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	440a      	add	r2, r1
 8003292:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003296:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800329a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	212c      	movs	r1, #44	; 0x2c
 80032a2:	fb01 f303 	mul.w	r3, r1, r3
 80032a6:	4413      	add	r3, r2
 80032a8:	3360      	adds	r3, #96	; 0x60
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	b2d9      	uxtb	r1, r3
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	202c      	movs	r0, #44	; 0x2c
 80032b8:	fb00 f303 	mul.w	r3, r0, r3
 80032bc:	4413      	add	r3, r2
 80032be:	3360      	adds	r3, #96	; 0x60
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f007 fd67 	bl	800ad98 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d12b      	bne.n	800332a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	212c      	movs	r1, #44	; 0x2c
 80032d8:	fb01 f303 	mul.w	r3, r1, r3
 80032dc:	4413      	add	r3, r2
 80032de:	3348      	adds	r3, #72	; 0x48
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	202c      	movs	r0, #44	; 0x2c
 80032e8:	fb00 f202 	mul.w	r2, r0, r2
 80032ec:	440a      	add	r2, r1
 80032ee:	3240      	adds	r2, #64	; 0x40
 80032f0:	8812      	ldrh	r2, [r2, #0]
 80032f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 818e 	beq.w	800361c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	212c      	movs	r1, #44	; 0x2c
 8003306:	fb01 f303 	mul.w	r3, r1, r3
 800330a:	4413      	add	r3, r2
 800330c:	3354      	adds	r3, #84	; 0x54
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	f083 0301 	eor.w	r3, r3, #1
 8003314:	b2d8      	uxtb	r0, r3
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	212c      	movs	r1, #44	; 0x2c
 800331c:	fb01 f303 	mul.w	r3, r1, r3
 8003320:	4413      	add	r3, r2
 8003322:	3354      	adds	r3, #84	; 0x54
 8003324:	4602      	mov	r2, r0
 8003326:	701a      	strb	r2, [r3, #0]
}
 8003328:	e178      	b.n	800361c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	212c      	movs	r1, #44	; 0x2c
 8003330:	fb01 f303 	mul.w	r3, r1, r3
 8003334:	4413      	add	r3, r2
 8003336:	3354      	adds	r3, #84	; 0x54
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	f083 0301 	eor.w	r3, r3, #1
 800333e:	b2d8      	uxtb	r0, r3
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	212c      	movs	r1, #44	; 0x2c
 8003346:	fb01 f303 	mul.w	r3, r1, r3
 800334a:	4413      	add	r3, r2
 800334c:	3354      	adds	r3, #84	; 0x54
 800334e:	4602      	mov	r2, r0
 8003350:	701a      	strb	r2, [r3, #0]
}
 8003352:	e163      	b.n	800361c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	015a      	lsls	r2, r3, #5
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	4413      	add	r3, r2
 800335c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b02      	cmp	r3, #2
 8003368:	f040 80f6 	bne.w	8003558 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	212c      	movs	r1, #44	; 0x2c
 8003372:	fb01 f303 	mul.w	r3, r1, r3
 8003376:	4413      	add	r3, r2
 8003378:	3361      	adds	r3, #97	; 0x61
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d109      	bne.n	8003394 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	212c      	movs	r1, #44	; 0x2c
 8003386:	fb01 f303 	mul.w	r3, r1, r3
 800338a:	4413      	add	r3, r2
 800338c:	3360      	adds	r3, #96	; 0x60
 800338e:	2201      	movs	r2, #1
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e0c9      	b.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	212c      	movs	r1, #44	; 0x2c
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	4413      	add	r3, r2
 80033a0:	3361      	adds	r3, #97	; 0x61
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b05      	cmp	r3, #5
 80033a6:	d109      	bne.n	80033bc <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	212c      	movs	r1, #44	; 0x2c
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	4413      	add	r3, r2
 80033b4:	3360      	adds	r3, #96	; 0x60
 80033b6:	2205      	movs	r2, #5
 80033b8:	701a      	strb	r2, [r3, #0]
 80033ba:	e0b5      	b.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	212c      	movs	r1, #44	; 0x2c
 80033c2:	fb01 f303 	mul.w	r3, r1, r3
 80033c6:	4413      	add	r3, r2
 80033c8:	3361      	adds	r3, #97	; 0x61
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	2b06      	cmp	r3, #6
 80033ce:	d009      	beq.n	80033e4 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	212c      	movs	r1, #44	; 0x2c
 80033d6:	fb01 f303 	mul.w	r3, r1, r3
 80033da:	4413      	add	r3, r2
 80033dc:	3361      	adds	r3, #97	; 0x61
 80033de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d150      	bne.n	8003486 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	212c      	movs	r1, #44	; 0x2c
 80033ea:	fb01 f303 	mul.w	r3, r1, r3
 80033ee:	4413      	add	r3, r2
 80033f0:	335c      	adds	r3, #92	; 0x5c
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	6879      	ldr	r1, [r7, #4]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	202c      	movs	r0, #44	; 0x2c
 80033fc:	fb00 f303 	mul.w	r3, r0, r3
 8003400:	440b      	add	r3, r1
 8003402:	335c      	adds	r3, #92	; 0x5c
 8003404:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	212c      	movs	r1, #44	; 0x2c
 800340c:	fb01 f303 	mul.w	r3, r1, r3
 8003410:	4413      	add	r3, r2
 8003412:	335c      	adds	r3, #92	; 0x5c
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b02      	cmp	r3, #2
 8003418:	d912      	bls.n	8003440 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	212c      	movs	r1, #44	; 0x2c
 8003420:	fb01 f303 	mul.w	r3, r1, r3
 8003424:	4413      	add	r3, r2
 8003426:	335c      	adds	r3, #92	; 0x5c
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	212c      	movs	r1, #44	; 0x2c
 8003432:	fb01 f303 	mul.w	r3, r1, r3
 8003436:	4413      	add	r3, r2
 8003438:	3360      	adds	r3, #96	; 0x60
 800343a:	2204      	movs	r2, #4
 800343c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800343e:	e073      	b.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	212c      	movs	r1, #44	; 0x2c
 8003446:	fb01 f303 	mul.w	r3, r1, r3
 800344a:	4413      	add	r3, r2
 800344c:	3360      	adds	r3, #96	; 0x60
 800344e:	2202      	movs	r2, #2
 8003450:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	015a      	lsls	r2, r3, #5
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	4413      	add	r3, r2
 800345a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003468:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003470:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	015a      	lsls	r2, r3, #5
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4413      	add	r3, r2
 800347a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347e:	461a      	mov	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003484:	e050      	b.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	212c      	movs	r1, #44	; 0x2c
 800348c:	fb01 f303 	mul.w	r3, r1, r3
 8003490:	4413      	add	r3, r2
 8003492:	3361      	adds	r3, #97	; 0x61
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	2b03      	cmp	r3, #3
 8003498:	d122      	bne.n	80034e0 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	212c      	movs	r1, #44	; 0x2c
 80034a0:	fb01 f303 	mul.w	r3, r1, r3
 80034a4:	4413      	add	r3, r2
 80034a6:	3360      	adds	r3, #96	; 0x60
 80034a8:	2202      	movs	r2, #2
 80034aa:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	015a      	lsls	r2, r3, #5
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4413      	add	r3, r2
 80034b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80034c2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80034ca:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d8:	461a      	mov	r2, r3
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e023      	b.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	212c      	movs	r1, #44	; 0x2c
 80034e6:	fb01 f303 	mul.w	r3, r1, r3
 80034ea:	4413      	add	r3, r2
 80034ec:	3361      	adds	r3, #97	; 0x61
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b07      	cmp	r3, #7
 80034f2:	d119      	bne.n	8003528 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	212c      	movs	r1, #44	; 0x2c
 80034fa:	fb01 f303 	mul.w	r3, r1, r3
 80034fe:	4413      	add	r3, r2
 8003500:	335c      	adds	r3, #92	; 0x5c
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	202c      	movs	r0, #44	; 0x2c
 800350c:	fb00 f303 	mul.w	r3, r0, r3
 8003510:	440b      	add	r3, r1
 8003512:	335c      	adds	r3, #92	; 0x5c
 8003514:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	212c      	movs	r1, #44	; 0x2c
 800351c:	fb01 f303 	mul.w	r3, r1, r3
 8003520:	4413      	add	r3, r2
 8003522:	3360      	adds	r3, #96	; 0x60
 8003524:	2204      	movs	r2, #4
 8003526:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	015a      	lsls	r2, r3, #5
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4413      	add	r3, r2
 8003530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003534:	461a      	mov	r2, r3
 8003536:	2302      	movs	r3, #2
 8003538:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	b2d9      	uxtb	r1, r3
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	202c      	movs	r0, #44	; 0x2c
 8003544:	fb00 f303 	mul.w	r3, r0, r3
 8003548:	4413      	add	r3, r2
 800354a:	3360      	adds	r3, #96	; 0x60
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f007 fc21 	bl	800ad98 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003556:	e061      	b.n	800361c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4413      	add	r3, r2
 8003560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 0310 	and.w	r3, r3, #16
 800356a:	2b10      	cmp	r3, #16
 800356c:	d156      	bne.n	800361c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	212c      	movs	r1, #44	; 0x2c
 8003574:	fb01 f303 	mul.w	r3, r1, r3
 8003578:	4413      	add	r3, r2
 800357a:	333f      	adds	r3, #63	; 0x3f
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	2b03      	cmp	r3, #3
 8003580:	d111      	bne.n	80035a6 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	212c      	movs	r1, #44	; 0x2c
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4413      	add	r3, r2
 800358e:	335c      	adds	r3, #92	; 0x5c
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	4611      	mov	r1, r2
 800359e:	4618      	mov	r0, r3
 80035a0:	f005 f955 	bl	800884e <USB_HC_Halt>
 80035a4:	e031      	b.n	800360a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	212c      	movs	r1, #44	; 0x2c
 80035ac:	fb01 f303 	mul.w	r3, r1, r3
 80035b0:	4413      	add	r3, r2
 80035b2:	333f      	adds	r3, #63	; 0x3f
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d009      	beq.n	80035ce <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	212c      	movs	r1, #44	; 0x2c
 80035c0:	fb01 f303 	mul.w	r3, r1, r3
 80035c4:	4413      	add	r3, r2
 80035c6:	333f      	adds	r3, #63	; 0x3f
 80035c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d11d      	bne.n	800360a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	212c      	movs	r1, #44	; 0x2c
 80035d4:	fb01 f303 	mul.w	r3, r1, r3
 80035d8:	4413      	add	r3, r2
 80035da:	335c      	adds	r3, #92	; 0x5c
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d110      	bne.n	800360a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	212c      	movs	r1, #44	; 0x2c
 80035ee:	fb01 f303 	mul.w	r3, r1, r3
 80035f2:	4413      	add	r3, r2
 80035f4:	3361      	adds	r3, #97	; 0x61
 80035f6:	2203      	movs	r2, #3
 80035f8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	4611      	mov	r1, r2
 8003604:	4618      	mov	r0, r3
 8003606:	f005 f922 	bl	800884e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003616:	461a      	mov	r2, r3
 8003618:	2310      	movs	r3, #16
 800361a:	6093      	str	r3, [r2, #8]
}
 800361c:	bf00      	nop
 800361e:	3718      	adds	r7, #24
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800363a:	78fb      	ldrb	r3, [r7, #3]
 800363c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	015a      	lsls	r2, r3, #5
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	4413      	add	r3, r2
 8003646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b04      	cmp	r3, #4
 8003652:	d11a      	bne.n	800368a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	015a      	lsls	r2, r3, #5
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	4413      	add	r3, r2
 800365c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003660:	461a      	mov	r2, r3
 8003662:	2304      	movs	r3, #4
 8003664:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	212c      	movs	r1, #44	; 0x2c
 800366c:	fb01 f303 	mul.w	r3, r1, r3
 8003670:	4413      	add	r3, r2
 8003672:	3361      	adds	r3, #97	; 0x61
 8003674:	2206      	movs	r2, #6
 8003676:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	697a      	ldr	r2, [r7, #20]
 800367e:	b2d2      	uxtb	r2, r2
 8003680:	4611      	mov	r1, r2
 8003682:	4618      	mov	r0, r3
 8003684:	f005 f8e3 	bl	800884e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003688:	e331      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	4413      	add	r3, r2
 8003692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	2b20      	cmp	r3, #32
 800369e:	d12e      	bne.n	80036fe <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ac:	461a      	mov	r2, r3
 80036ae:	2320      	movs	r3, #32
 80036b0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	212c      	movs	r1, #44	; 0x2c
 80036b8:	fb01 f303 	mul.w	r3, r1, r3
 80036bc:	4413      	add	r3, r2
 80036be:	333d      	adds	r3, #61	; 0x3d
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	f040 8313 	bne.w	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	212c      	movs	r1, #44	; 0x2c
 80036ce:	fb01 f303 	mul.w	r3, r1, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	333d      	adds	r3, #61	; 0x3d
 80036d6:	2200      	movs	r2, #0
 80036d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	212c      	movs	r1, #44	; 0x2c
 80036e0:	fb01 f303 	mul.w	r3, r1, r3
 80036e4:	4413      	add	r3, r2
 80036e6:	3360      	adds	r3, #96	; 0x60
 80036e8:	2202      	movs	r2, #2
 80036ea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	4611      	mov	r1, r2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f005 f8a9 	bl	800884e <USB_HC_Halt>
}
 80036fc:	e2f7      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	015a      	lsls	r2, r3, #5
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	4413      	add	r3, r2
 8003706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003714:	d112      	bne.n	800373c <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	015a      	lsls	r2, r3, #5
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	4413      	add	r3, r2
 800371e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003722:	461a      	mov	r2, r3
 8003724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003728:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f005 f88a 	bl	800884e <USB_HC_Halt>
}
 800373a:	e2d8      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	015a      	lsls	r2, r3, #5
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	4413      	add	r3, r2
 8003744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b01      	cmp	r3, #1
 8003750:	d140      	bne.n	80037d4 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	212c      	movs	r1, #44	; 0x2c
 8003758:	fb01 f303 	mul.w	r3, r1, r3
 800375c:	4413      	add	r3, r2
 800375e:	335c      	adds	r3, #92	; 0x5c
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	015a      	lsls	r2, r3, #5
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	4413      	add	r3, r2
 800376c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003776:	2b40      	cmp	r3, #64	; 0x40
 8003778:	d111      	bne.n	800379e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	212c      	movs	r1, #44	; 0x2c
 8003780:	fb01 f303 	mul.w	r3, r1, r3
 8003784:	4413      	add	r3, r2
 8003786:	333d      	adds	r3, #61	; 0x3d
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	015a      	lsls	r2, r3, #5
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	4413      	add	r3, r2
 8003794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003798:	461a      	mov	r2, r3
 800379a:	2340      	movs	r3, #64	; 0x40
 800379c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	015a      	lsls	r2, r3, #5
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	4413      	add	r3, r2
 80037a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037aa:	461a      	mov	r2, r3
 80037ac:	2301      	movs	r3, #1
 80037ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	212c      	movs	r1, #44	; 0x2c
 80037b6:	fb01 f303 	mul.w	r3, r1, r3
 80037ba:	4413      	add	r3, r2
 80037bc:	3361      	adds	r3, #97	; 0x61
 80037be:	2201      	movs	r2, #1
 80037c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	4611      	mov	r1, r2
 80037cc:	4618      	mov	r0, r3
 80037ce:	f005 f83e 	bl	800884e <USB_HC_Halt>
}
 80037d2:	e28c      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e6:	2b40      	cmp	r3, #64	; 0x40
 80037e8:	d12c      	bne.n	8003844 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	212c      	movs	r1, #44	; 0x2c
 80037f0:	fb01 f303 	mul.w	r3, r1, r3
 80037f4:	4413      	add	r3, r2
 80037f6:	3361      	adds	r3, #97	; 0x61
 80037f8:	2204      	movs	r2, #4
 80037fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	212c      	movs	r1, #44	; 0x2c
 8003802:	fb01 f303 	mul.w	r3, r1, r3
 8003806:	4413      	add	r3, r2
 8003808:	333d      	adds	r3, #61	; 0x3d
 800380a:	2201      	movs	r2, #1
 800380c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	212c      	movs	r1, #44	; 0x2c
 8003814:	fb01 f303 	mul.w	r3, r1, r3
 8003818:	4413      	add	r3, r2
 800381a:	335c      	adds	r3, #92	; 0x5c
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	4611      	mov	r1, r2
 800382a:	4618      	mov	r0, r3
 800382c:	f005 f80f 	bl	800884e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	4413      	add	r3, r2
 8003838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800383c:	461a      	mov	r2, r3
 800383e:	2340      	movs	r3, #64	; 0x40
 8003840:	6093      	str	r3, [r2, #8]
}
 8003842:	e254      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	015a      	lsls	r2, r3, #5
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	4413      	add	r3, r2
 800384c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b08      	cmp	r3, #8
 8003858:	d11a      	bne.n	8003890 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	4413      	add	r3, r2
 8003862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003866:	461a      	mov	r2, r3
 8003868:	2308      	movs	r3, #8
 800386a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	212c      	movs	r1, #44	; 0x2c
 8003872:	fb01 f303 	mul.w	r3, r1, r3
 8003876:	4413      	add	r3, r2
 8003878:	3361      	adds	r3, #97	; 0x61
 800387a:	2205      	movs	r2, #5
 800387c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	4611      	mov	r1, r2
 8003888:	4618      	mov	r0, r3
 800388a:	f004 ffe0 	bl	800884e <USB_HC_Halt>
}
 800388e:	e22e      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	015a      	lsls	r2, r3, #5
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	4413      	add	r3, r2
 8003898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 0310 	and.w	r3, r3, #16
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d140      	bne.n	8003928 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	212c      	movs	r1, #44	; 0x2c
 80038ac:	fb01 f303 	mul.w	r3, r1, r3
 80038b0:	4413      	add	r3, r2
 80038b2:	335c      	adds	r3, #92	; 0x5c
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	212c      	movs	r1, #44	; 0x2c
 80038be:	fb01 f303 	mul.w	r3, r1, r3
 80038c2:	4413      	add	r3, r2
 80038c4:	3361      	adds	r3, #97	; 0x61
 80038c6:	2203      	movs	r2, #3
 80038c8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	212c      	movs	r1, #44	; 0x2c
 80038d0:	fb01 f303 	mul.w	r3, r1, r3
 80038d4:	4413      	add	r3, r2
 80038d6:	333d      	adds	r3, #61	; 0x3d
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d112      	bne.n	8003904 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	212c      	movs	r1, #44	; 0x2c
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	4413      	add	r3, r2
 80038ea:	333c      	adds	r3, #60	; 0x3c
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	212c      	movs	r1, #44	; 0x2c
 80038f8:	fb01 f303 	mul.w	r3, r1, r3
 80038fc:	4413      	add	r3, r2
 80038fe:	333d      	adds	r3, #61	; 0x3d
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	4611      	mov	r1, r2
 800390e:	4618      	mov	r0, r3
 8003910:	f004 ff9d 	bl	800884e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	4413      	add	r3, r2
 800391c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003920:	461a      	mov	r2, r3
 8003922:	2310      	movs	r3, #16
 8003924:	6093      	str	r3, [r2, #8]
}
 8003926:	e1e2      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393a:	2b80      	cmp	r3, #128	; 0x80
 800393c:	d164      	bne.n	8003a08 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d111      	bne.n	800396a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	212c      	movs	r1, #44	; 0x2c
 800394c:	fb01 f303 	mul.w	r3, r1, r3
 8003950:	4413      	add	r3, r2
 8003952:	3361      	adds	r3, #97	; 0x61
 8003954:	2206      	movs	r2, #6
 8003956:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	b2d2      	uxtb	r2, r2
 8003960:	4611      	mov	r1, r2
 8003962:	4618      	mov	r0, r3
 8003964:	f004 ff73 	bl	800884e <USB_HC_Halt>
 8003968:	e044      	b.n	80039f4 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	212c      	movs	r1, #44	; 0x2c
 8003970:	fb01 f303 	mul.w	r3, r1, r3
 8003974:	4413      	add	r3, r2
 8003976:	335c      	adds	r3, #92	; 0x5c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	202c      	movs	r0, #44	; 0x2c
 8003982:	fb00 f303 	mul.w	r3, r0, r3
 8003986:	440b      	add	r3, r1
 8003988:	335c      	adds	r3, #92	; 0x5c
 800398a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	212c      	movs	r1, #44	; 0x2c
 8003992:	fb01 f303 	mul.w	r3, r1, r3
 8003996:	4413      	add	r3, r2
 8003998:	335c      	adds	r3, #92	; 0x5c
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b02      	cmp	r3, #2
 800399e:	d920      	bls.n	80039e2 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	212c      	movs	r1, #44	; 0x2c
 80039a6:	fb01 f303 	mul.w	r3, r1, r3
 80039aa:	4413      	add	r3, r2
 80039ac:	335c      	adds	r3, #92	; 0x5c
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	212c      	movs	r1, #44	; 0x2c
 80039b8:	fb01 f303 	mul.w	r3, r1, r3
 80039bc:	4413      	add	r3, r2
 80039be:	3360      	adds	r3, #96	; 0x60
 80039c0:	2204      	movs	r2, #4
 80039c2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	b2d9      	uxtb	r1, r3
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	202c      	movs	r0, #44	; 0x2c
 80039ce:	fb00 f303 	mul.w	r3, r0, r3
 80039d2:	4413      	add	r3, r2
 80039d4:	3360      	adds	r3, #96	; 0x60
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	461a      	mov	r2, r3
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f007 f9dc 	bl	800ad98 <HAL_HCD_HC_NotifyURBChange_Callback>
 80039e0:	e008      	b.n	80039f4 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	212c      	movs	r1, #44	; 0x2c
 80039e8:	fb01 f303 	mul.w	r3, r1, r3
 80039ec:	4413      	add	r3, r2
 80039ee:	3360      	adds	r3, #96	; 0x60
 80039f0:	2202      	movs	r2, #2
 80039f2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	015a      	lsls	r2, r3, #5
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	4413      	add	r3, r2
 80039fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a00:	461a      	mov	r2, r3
 8003a02:	2380      	movs	r3, #128	; 0x80
 8003a04:	6093      	str	r3, [r2, #8]
}
 8003a06:	e172      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1e:	d11b      	bne.n	8003a58 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	212c      	movs	r1, #44	; 0x2c
 8003a26:	fb01 f303 	mul.w	r3, r1, r3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3361      	adds	r3, #97	; 0x61
 8003a2e:	2208      	movs	r2, #8
 8003a30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f004 ff06 	bl	800884e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	015a      	lsls	r2, r3, #5
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	4413      	add	r3, r2
 8003a4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a54:	6093      	str	r3, [r2, #8]
}
 8003a56:	e14a      	b.n	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	f040 813f 	bne.w	8003cee <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	212c      	movs	r1, #44	; 0x2c
 8003a76:	fb01 f303 	mul.w	r3, r1, r3
 8003a7a:	4413      	add	r3, r2
 8003a7c:	3361      	adds	r3, #97	; 0x61
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d17d      	bne.n	8003b80 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	212c      	movs	r1, #44	; 0x2c
 8003a8a:	fb01 f303 	mul.w	r3, r1, r3
 8003a8e:	4413      	add	r3, r2
 8003a90:	3360      	adds	r3, #96	; 0x60
 8003a92:	2201      	movs	r2, #1
 8003a94:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	212c      	movs	r1, #44	; 0x2c
 8003a9c:	fb01 f303 	mul.w	r3, r1, r3
 8003aa0:	4413      	add	r3, r2
 8003aa2:	333f      	adds	r3, #63	; 0x3f
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d00a      	beq.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	212c      	movs	r1, #44	; 0x2c
 8003ab0:	fb01 f303 	mul.w	r3, r1, r3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	333f      	adds	r3, #63	; 0x3f
 8003ab8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	f040 8100 	bne.w	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d113      	bne.n	8003af0 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	212c      	movs	r1, #44	; 0x2c
 8003ace:	fb01 f303 	mul.w	r3, r1, r3
 8003ad2:	4413      	add	r3, r2
 8003ad4:	3355      	adds	r3, #85	; 0x55
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	f083 0301 	eor.w	r3, r3, #1
 8003adc:	b2d8      	uxtb	r0, r3
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	212c      	movs	r1, #44	; 0x2c
 8003ae4:	fb01 f303 	mul.w	r3, r1, r3
 8003ae8:	4413      	add	r3, r2
 8003aea:	3355      	adds	r3, #85	; 0x55
 8003aec:	4602      	mov	r2, r0
 8003aee:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	f040 80e3 	bne.w	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	212c      	movs	r1, #44	; 0x2c
 8003b00:	fb01 f303 	mul.w	r3, r1, r3
 8003b04:	4413      	add	r3, r2
 8003b06:	334c      	adds	r3, #76	; 0x4c
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 80d8 	beq.w	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	212c      	movs	r1, #44	; 0x2c
 8003b16:	fb01 f303 	mul.w	r3, r1, r3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	334c      	adds	r3, #76	; 0x4c
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	202c      	movs	r0, #44	; 0x2c
 8003b26:	fb00 f202 	mul.w	r2, r0, r2
 8003b2a:	440a      	add	r2, r1
 8003b2c:	3240      	adds	r2, #64	; 0x40
 8003b2e:	8812      	ldrh	r2, [r2, #0]
 8003b30:	4413      	add	r3, r2
 8003b32:	3b01      	subs	r3, #1
 8003b34:	6879      	ldr	r1, [r7, #4]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	202c      	movs	r0, #44	; 0x2c
 8003b3a:	fb00 f202 	mul.w	r2, r0, r2
 8003b3e:	440a      	add	r2, r1
 8003b40:	3240      	adds	r2, #64	; 0x40
 8003b42:	8812      	ldrh	r2, [r2, #0]
 8003b44:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 80b5 	beq.w	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	212c      	movs	r1, #44	; 0x2c
 8003b5c:	fb01 f303 	mul.w	r3, r1, r3
 8003b60:	4413      	add	r3, r2
 8003b62:	3355      	adds	r3, #85	; 0x55
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	f083 0301 	eor.w	r3, r3, #1
 8003b6a:	b2d8      	uxtb	r0, r3
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	212c      	movs	r1, #44	; 0x2c
 8003b72:	fb01 f303 	mul.w	r3, r1, r3
 8003b76:	4413      	add	r3, r2
 8003b78:	3355      	adds	r3, #85	; 0x55
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	e09f      	b.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	212c      	movs	r1, #44	; 0x2c
 8003b86:	fb01 f303 	mul.w	r3, r1, r3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	3361      	adds	r3, #97	; 0x61
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d109      	bne.n	8003ba8 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	212c      	movs	r1, #44	; 0x2c
 8003b9a:	fb01 f303 	mul.w	r3, r1, r3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	3360      	adds	r3, #96	; 0x60
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	e08b      	b.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	212c      	movs	r1, #44	; 0x2c
 8003bae:	fb01 f303 	mul.w	r3, r1, r3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	3361      	adds	r3, #97	; 0x61
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d109      	bne.n	8003bd0 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	212c      	movs	r1, #44	; 0x2c
 8003bc2:	fb01 f303 	mul.w	r3, r1, r3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3360      	adds	r3, #96	; 0x60
 8003bca:	2202      	movs	r2, #2
 8003bcc:	701a      	strb	r2, [r3, #0]
 8003bce:	e077      	b.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	212c      	movs	r1, #44	; 0x2c
 8003bd6:	fb01 f303 	mul.w	r3, r1, r3
 8003bda:	4413      	add	r3, r2
 8003bdc:	3361      	adds	r3, #97	; 0x61
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	2b05      	cmp	r3, #5
 8003be2:	d109      	bne.n	8003bf8 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	212c      	movs	r1, #44	; 0x2c
 8003bea:	fb01 f303 	mul.w	r3, r1, r3
 8003bee:	4413      	add	r3, r2
 8003bf0:	3360      	adds	r3, #96	; 0x60
 8003bf2:	2205      	movs	r2, #5
 8003bf4:	701a      	strb	r2, [r3, #0]
 8003bf6:	e063      	b.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	212c      	movs	r1, #44	; 0x2c
 8003bfe:	fb01 f303 	mul.w	r3, r1, r3
 8003c02:	4413      	add	r3, r2
 8003c04:	3361      	adds	r3, #97	; 0x61
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b06      	cmp	r3, #6
 8003c0a:	d009      	beq.n	8003c20 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	212c      	movs	r1, #44	; 0x2c
 8003c12:	fb01 f303 	mul.w	r3, r1, r3
 8003c16:	4413      	add	r3, r2
 8003c18:	3361      	adds	r3, #97	; 0x61
 8003c1a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d14f      	bne.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	212c      	movs	r1, #44	; 0x2c
 8003c26:	fb01 f303 	mul.w	r3, r1, r3
 8003c2a:	4413      	add	r3, r2
 8003c2c:	335c      	adds	r3, #92	; 0x5c
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	202c      	movs	r0, #44	; 0x2c
 8003c38:	fb00 f303 	mul.w	r3, r0, r3
 8003c3c:	440b      	add	r3, r1
 8003c3e:	335c      	adds	r3, #92	; 0x5c
 8003c40:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	212c      	movs	r1, #44	; 0x2c
 8003c48:	fb01 f303 	mul.w	r3, r1, r3
 8003c4c:	4413      	add	r3, r2
 8003c4e:	335c      	adds	r3, #92	; 0x5c
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d912      	bls.n	8003c7c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	212c      	movs	r1, #44	; 0x2c
 8003c5c:	fb01 f303 	mul.w	r3, r1, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	335c      	adds	r3, #92	; 0x5c
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	212c      	movs	r1, #44	; 0x2c
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	3360      	adds	r3, #96	; 0x60
 8003c76:	2204      	movs	r2, #4
 8003c78:	701a      	strb	r2, [r3, #0]
 8003c7a:	e021      	b.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	212c      	movs	r1, #44	; 0x2c
 8003c82:	fb01 f303 	mul.w	r3, r1, r3
 8003c86:	4413      	add	r3, r2
 8003c88:	3360      	adds	r3, #96	; 0x60
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	015a      	lsls	r2, r3, #5
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	4413      	add	r3, r2
 8003c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003ca4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003cac:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	015a      	lsls	r2, r3, #5
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cba:	461a      	mov	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ccc:	461a      	mov	r2, r3
 8003cce:	2302      	movs	r3, #2
 8003cd0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	b2d9      	uxtb	r1, r3
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	202c      	movs	r0, #44	; 0x2c
 8003cdc:	fb00 f303 	mul.w	r3, r0, r3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	3360      	adds	r3, #96	; 0x60
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f007 f855 	bl	800ad98 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003cee:	bf00      	nop
 8003cf0:	3720      	adds	r7, #32
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b08a      	sub	sp, #40	; 0x28
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	0c5b      	lsrs	r3, r3, #17
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	091b      	lsrs	r3, r3, #4
 8003d26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d2a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d004      	beq.n	8003d3c <HCD_RXQLVL_IRQHandler+0x46>
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2b05      	cmp	r3, #5
 8003d36:	f000 80a9 	beq.w	8003e8c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003d3a:	e0aa      	b.n	8003e92 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 80a6 	beq.w	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	212c      	movs	r1, #44	; 0x2c
 8003d4a:	fb01 f303 	mul.w	r3, r1, r3
 8003d4e:	4413      	add	r3, r2
 8003d50:	3344      	adds	r3, #68	; 0x44
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 809b 	beq.w	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	212c      	movs	r1, #44	; 0x2c
 8003d60:	fb01 f303 	mul.w	r3, r1, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	3350      	adds	r3, #80	; 0x50
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	441a      	add	r2, r3
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	202c      	movs	r0, #44	; 0x2c
 8003d74:	fb00 f303 	mul.w	r3, r0, r3
 8003d78:	440b      	add	r3, r1
 8003d7a:	334c      	adds	r3, #76	; 0x4c
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d87a      	bhi.n	8003e78 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6818      	ldr	r0, [r3, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	212c      	movs	r1, #44	; 0x2c
 8003d8c:	fb01 f303 	mul.w	r3, r1, r3
 8003d90:	4413      	add	r3, r2
 8003d92:	3344      	adds	r3, #68	; 0x44
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	b292      	uxth	r2, r2
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	f004 f8ae 	bl	8007efc <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	212c      	movs	r1, #44	; 0x2c
 8003da6:	fb01 f303 	mul.w	r3, r1, r3
 8003daa:	4413      	add	r3, r2
 8003dac:	3344      	adds	r3, #68	; 0x44
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	441a      	add	r2, r3
 8003db4:	6879      	ldr	r1, [r7, #4]
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	202c      	movs	r0, #44	; 0x2c
 8003dba:	fb00 f303 	mul.w	r3, r0, r3
 8003dbe:	440b      	add	r3, r1
 8003dc0:	3344      	adds	r3, #68	; 0x44
 8003dc2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	212c      	movs	r1, #44	; 0x2c
 8003dca:	fb01 f303 	mul.w	r3, r1, r3
 8003dce:	4413      	add	r3, r2
 8003dd0:	3350      	adds	r3, #80	; 0x50
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	441a      	add	r2, r3
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	202c      	movs	r0, #44	; 0x2c
 8003dde:	fb00 f303 	mul.w	r3, r0, r3
 8003de2:	440b      	add	r3, r1
 8003de4:	3350      	adds	r3, #80	; 0x50
 8003de6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	6a3b      	ldr	r3, [r7, #32]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	0cdb      	lsrs	r3, r3, #19
 8003df8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dfc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	212c      	movs	r1, #44	; 0x2c
 8003e04:	fb01 f303 	mul.w	r3, r1, r3
 8003e08:	4413      	add	r3, r2
 8003e0a:	3340      	adds	r3, #64	; 0x40
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d13c      	bne.n	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d039      	beq.n	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	015a      	lsls	r2, r3, #5
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	4413      	add	r3, r2
 8003e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003e32:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e3a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	015a      	lsls	r2, r3, #5
 8003e40:	6a3b      	ldr	r3, [r7, #32]
 8003e42:	4413      	add	r3, r2
 8003e44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	212c      	movs	r1, #44	; 0x2c
 8003e54:	fb01 f303 	mul.w	r3, r1, r3
 8003e58:	4413      	add	r3, r2
 8003e5a:	3354      	adds	r3, #84	; 0x54
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	f083 0301 	eor.w	r3, r3, #1
 8003e62:	b2d8      	uxtb	r0, r3
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	212c      	movs	r1, #44	; 0x2c
 8003e6a:	fb01 f303 	mul.w	r3, r1, r3
 8003e6e:	4413      	add	r3, r2
 8003e70:	3354      	adds	r3, #84	; 0x54
 8003e72:	4602      	mov	r2, r0
 8003e74:	701a      	strb	r2, [r3, #0]
      break;
 8003e76:	e00b      	b.n	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	212c      	movs	r1, #44	; 0x2c
 8003e7e:	fb01 f303 	mul.w	r3, r1, r3
 8003e82:	4413      	add	r3, r2
 8003e84:	3360      	adds	r3, #96	; 0x60
 8003e86:	2204      	movs	r2, #4
 8003e88:	701a      	strb	r2, [r3, #0]
      break;
 8003e8a:	e001      	b.n	8003e90 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003e8c:	bf00      	nop
 8003e8e:	e000      	b.n	8003e92 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003e90:	bf00      	nop
  }
}
 8003e92:	bf00      	nop
 8003e94:	3728      	adds	r7, #40	; 0x28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003ec6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d10b      	bne.n	8003eea <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d102      	bne.n	8003ee2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f006 ff3f 	bl	800ad60 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f043 0302 	orr.w	r3, r3, #2
 8003ee8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f003 0308 	and.w	r3, r3, #8
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d132      	bne.n	8003f5a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	f043 0308 	orr.w	r3, r3, #8
 8003efa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d126      	bne.n	8003f54 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d113      	bne.n	8003f36 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003f14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f18:	d106      	bne.n	8003f28 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2102      	movs	r1, #2
 8003f20:	4618      	mov	r0, r3
 8003f22:	f004 f959 	bl	80081d8 <USB_InitFSLSPClkSel>
 8003f26:	e011      	b.n	8003f4c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f004 f952 	bl	80081d8 <USB_InitFSLSPClkSel>
 8003f34:	e00a      	b.n	8003f4c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d106      	bne.n	8003f4c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f44:	461a      	mov	r2, r3
 8003f46:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003f4a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f006 ff31 	bl	800adb4 <HAL_HCD_PortEnabled_Callback>
 8003f52:	e002      	b.n	8003f5a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f006 ff3b 	bl	800add0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b20      	cmp	r3, #32
 8003f62:	d103      	bne.n	8003f6c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f043 0320 	orr.w	r3, r3, #32
 8003f6a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003f72:	461a      	mov	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6013      	str	r3, [r2, #0]
}
 8003f78:	bf00      	nop
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e12b      	b.n	80041ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fd fb04 	bl	80015b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2224      	movs	r2, #36	; 0x24
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0201 	bic.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f003 fa2e 	bl	8007444 <HAL_RCC_GetPCLK1Freq>
 8003fe8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4a81      	ldr	r2, [pc, #516]	; (80041f4 <HAL_I2C_Init+0x274>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d807      	bhi.n	8004004 <HAL_I2C_Init+0x84>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4a80      	ldr	r2, [pc, #512]	; (80041f8 <HAL_I2C_Init+0x278>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	bf94      	ite	ls
 8003ffc:	2301      	movls	r3, #1
 8003ffe:	2300      	movhi	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e006      	b.n	8004012 <HAL_I2C_Init+0x92>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4a7d      	ldr	r2, [pc, #500]	; (80041fc <HAL_I2C_Init+0x27c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	bf94      	ite	ls
 800400c:	2301      	movls	r3, #1
 800400e:	2300      	movhi	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e0e7      	b.n	80041ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4a78      	ldr	r2, [pc, #480]	; (8004200 <HAL_I2C_Init+0x280>)
 800401e:	fba2 2303 	umull	r2, r3, r2, r3
 8004022:	0c9b      	lsrs	r3, r3, #18
 8004024:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	4a6a      	ldr	r2, [pc, #424]	; (80041f4 <HAL_I2C_Init+0x274>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d802      	bhi.n	8004054 <HAL_I2C_Init+0xd4>
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	3301      	adds	r3, #1
 8004052:	e009      	b.n	8004068 <HAL_I2C_Init+0xe8>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	4a69      	ldr	r2, [pc, #420]	; (8004204 <HAL_I2C_Init+0x284>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	099b      	lsrs	r3, r3, #6
 8004066:	3301      	adds	r3, #1
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6812      	ldr	r2, [r2, #0]
 800406c:	430b      	orrs	r3, r1
 800406e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800407a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	495c      	ldr	r1, [pc, #368]	; (80041f4 <HAL_I2C_Init+0x274>)
 8004084:	428b      	cmp	r3, r1
 8004086:	d819      	bhi.n	80040bc <HAL_I2C_Init+0x13c>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1e59      	subs	r1, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	fbb1 f3f3 	udiv	r3, r1, r3
 8004096:	1c59      	adds	r1, r3, #1
 8004098:	f640 73fc 	movw	r3, #4092	; 0xffc
 800409c:	400b      	ands	r3, r1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <HAL_I2C_Init+0x138>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1e59      	subs	r1, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80040b0:	3301      	adds	r3, #1
 80040b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b6:	e051      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040b8:	2304      	movs	r3, #4
 80040ba:	e04f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d111      	bne.n	80040e8 <HAL_I2C_Init+0x168>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1e58      	subs	r0, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	440b      	add	r3, r1
 80040d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d6:	3301      	adds	r3, #1
 80040d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040dc:	2b00      	cmp	r3, #0
 80040de:	bf0c      	ite	eq
 80040e0:	2301      	moveq	r3, #1
 80040e2:	2300      	movne	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e012      	b.n	800410e <HAL_I2C_Init+0x18e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	1e58      	subs	r0, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	0099      	lsls	r1, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fe:	3301      	adds	r3, #1
 8004100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004104:	2b00      	cmp	r3, #0
 8004106:	bf0c      	ite	eq
 8004108:	2301      	moveq	r3, #1
 800410a:	2300      	movne	r3, #0
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <HAL_I2C_Init+0x196>
 8004112:	2301      	movs	r3, #1
 8004114:	e022      	b.n	800415c <HAL_I2C_Init+0x1dc>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10e      	bne.n	800413c <HAL_I2C_Init+0x1bc>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	1e58      	subs	r0, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	460b      	mov	r3, r1
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	440b      	add	r3, r1
 800412c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004130:	3301      	adds	r3, #1
 8004132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800413a:	e00f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1e58      	subs	r0, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	0099      	lsls	r1, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004152:	3301      	adds	r3, #1
 8004154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004158:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	6809      	ldr	r1, [r1, #0]
 8004160:	4313      	orrs	r3, r2
 8004162:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800418a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6911      	ldr	r1, [r2, #16]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	68d2      	ldr	r2, [r2, #12]
 8004196:	4311      	orrs	r1, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6812      	ldr	r2, [r2, #0]
 800419c:	430b      	orrs	r3, r1
 800419e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	000186a0 	.word	0x000186a0
 80041f8:	001e847f 	.word	0x001e847f
 80041fc:	003d08ff 	.word	0x003d08ff
 8004200:	431bde83 	.word	0x431bde83
 8004204:	10624dd3 	.word	0x10624dd3

08004208 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	461a      	mov	r2, r3
 8004214:	460b      	mov	r3, r1
 8004216:	817b      	strh	r3, [r7, #10]
 8004218:	4613      	mov	r3, r2
 800421a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800421c:	f7fd fc94 	bl	8001b48 <HAL_GetTick>
 8004220:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b20      	cmp	r3, #32
 800422c:	f040 80e0 	bne.w	80043f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	2319      	movs	r3, #25
 8004236:	2201      	movs	r2, #1
 8004238:	4970      	ldr	r1, [pc, #448]	; (80043fc <HAL_I2C_Master_Transmit+0x1f4>)
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f002 fa68 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004246:	2302      	movs	r3, #2
 8004248:	e0d3      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_I2C_Master_Transmit+0x50>
 8004254:	2302      	movs	r3, #2
 8004256:	e0cc      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b01      	cmp	r3, #1
 800426c:	d007      	beq.n	800427e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0201 	orr.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2221      	movs	r2, #33	; 0x21
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2210      	movs	r2, #16
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	893a      	ldrh	r2, [r7, #8]
 80042ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4a50      	ldr	r2, [pc, #320]	; (8004400 <HAL_I2C_Master_Transmit+0x1f8>)
 80042be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042c0:	8979      	ldrh	r1, [r7, #10]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a3a      	ldr	r2, [r7, #32]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f001 ff7a 	bl	80061c0 <I2C_MasterRequestWrite>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e08d      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d6:	2300      	movs	r3, #0
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	613b      	str	r3, [r7, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	613b      	str	r3, [r7, #16]
 80042ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042ec:	e066      	b.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	6a39      	ldr	r1, [r7, #32]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f002 fae2 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00d      	beq.n	800431a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	2b04      	cmp	r3, #4
 8004304:	d107      	bne.n	8004316 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004314:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e06b      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	781a      	ldrb	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b04      	cmp	r3, #4
 8004356:	d11b      	bne.n	8004390 <HAL_I2C_Master_Transmit+0x188>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800435c:	2b00      	cmp	r3, #0
 800435e:	d017      	beq.n	8004390 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	781a      	ldrb	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	6a39      	ldr	r1, [r7, #32]
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f002 fad2 	bl	800693e <I2C_WaitOnBTFFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00d      	beq.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d107      	bne.n	80043b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e01a      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d194      	bne.n	80042ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e000      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
  }
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	00100002 	.word	0x00100002
 8004400:	ffff0000 	.word	0xffff0000

08004404 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af02      	add	r7, sp, #8
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	4608      	mov	r0, r1
 800440e:	4611      	mov	r1, r2
 8004410:	461a      	mov	r2, r3
 8004412:	4603      	mov	r3, r0
 8004414:	817b      	strh	r3, [r7, #10]
 8004416:	460b      	mov	r3, r1
 8004418:	813b      	strh	r3, [r7, #8]
 800441a:	4613      	mov	r3, r2
 800441c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800441e:	f7fd fb93 	bl	8001b48 <HAL_GetTick>
 8004422:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b20      	cmp	r3, #32
 800442e:	f040 80d9 	bne.w	80045e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	2319      	movs	r3, #25
 8004438:	2201      	movs	r2, #1
 800443a:	496d      	ldr	r1, [pc, #436]	; (80045f0 <HAL_I2C_Mem_Write+0x1ec>)
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f002 f967 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004448:	2302      	movs	r3, #2
 800444a:	e0cc      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_I2C_Mem_Write+0x56>
 8004456:	2302      	movs	r3, #2
 8004458:	e0c5      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b01      	cmp	r3, #1
 800446e:	d007      	beq.n	8004480 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800448e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2221      	movs	r2, #33	; 0x21
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2240      	movs	r2, #64	; 0x40
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a3a      	ldr	r2, [r7, #32]
 80044aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4a4d      	ldr	r2, [pc, #308]	; (80045f4 <HAL_I2C_Mem_Write+0x1f0>)
 80044c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044c2:	88f8      	ldrh	r0, [r7, #6]
 80044c4:	893a      	ldrh	r2, [r7, #8]
 80044c6:	8979      	ldrh	r1, [r7, #10]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	9301      	str	r3, [sp, #4]
 80044cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	4603      	mov	r3, r0
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f001 fef6 	bl	80062c4 <I2C_RequestMemoryWrite>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d052      	beq.n	8004584 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e081      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f002 f9e8 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00d      	beq.n	800450e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d107      	bne.n	800450a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004508:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e06b      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004512:	781a      	ldrb	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	1c5a      	adds	r2, r3, #1
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d11b      	bne.n	8004584 <HAL_I2C_Mem_Write+0x180>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004550:	2b00      	cmp	r3, #0
 8004552:	d017      	beq.n	8004584 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	781a      	ldrb	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1aa      	bne.n	80044e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f002 f9d4 	bl	800693e <I2C_WaitOnBTFFlagUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00d      	beq.n	80045b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	2b04      	cmp	r3, #4
 80045a2:	d107      	bne.n	80045b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e016      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	e000      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045e4:	2302      	movs	r3, #2
  }
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	00100002 	.word	0x00100002
 80045f4:	ffff0000 	.word	0xffff0000

080045f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08c      	sub	sp, #48	; 0x30
 80045fc:	af02      	add	r7, sp, #8
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	4608      	mov	r0, r1
 8004602:	4611      	mov	r1, r2
 8004604:	461a      	mov	r2, r3
 8004606:	4603      	mov	r3, r0
 8004608:	817b      	strh	r3, [r7, #10]
 800460a:	460b      	mov	r3, r1
 800460c:	813b      	strh	r3, [r7, #8]
 800460e:	4613      	mov	r3, r2
 8004610:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004612:	f7fd fa99 	bl	8001b48 <HAL_GetTick>
 8004616:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b20      	cmp	r3, #32
 8004622:	f040 8208 	bne.w	8004a36 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	2319      	movs	r3, #25
 800462c:	2201      	movs	r2, #1
 800462e:	497b      	ldr	r1, [pc, #492]	; (800481c <HAL_I2C_Mem_Read+0x224>)
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f002 f86d 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
 800463e:	e1fb      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_I2C_Mem_Read+0x56>
 800464a:	2302      	movs	r3, #2
 800464c:	e1f4      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	2b01      	cmp	r3, #1
 8004662:	d007      	beq.n	8004674 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2222      	movs	r2, #34	; 0x22
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800469e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80046a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4a5b      	ldr	r2, [pc, #364]	; (8004820 <HAL_I2C_Mem_Read+0x228>)
 80046b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046b6:	88f8      	ldrh	r0, [r7, #6]
 80046b8:	893a      	ldrh	r2, [r7, #8]
 80046ba:	8979      	ldrh	r1, [r7, #10]
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	9301      	str	r3, [sp, #4]
 80046c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	4603      	mov	r3, r0
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f001 fe92 	bl	80063f0 <I2C_RequestMemoryRead>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e1b0      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d113      	bne.n	8004706 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046de:	2300      	movs	r3, #0
 80046e0:	623b      	str	r3, [r7, #32]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	623b      	str	r3, [r7, #32]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	623b      	str	r3, [r7, #32]
 80046f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	e184      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470a:	2b01      	cmp	r3, #1
 800470c:	d11b      	bne.n	8004746 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800471c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	61fb      	str	r3, [r7, #28]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e164      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800474a:	2b02      	cmp	r3, #2
 800474c:	d11b      	bne.n	8004786 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800475c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800476c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476e:	2300      	movs	r3, #0
 8004770:	61bb      	str	r3, [r7, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	e144      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004786:	2300      	movs	r3, #0
 8004788:	617b      	str	r3, [r7, #20]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800479c:	e138      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a2:	2b03      	cmp	r3, #3
 80047a4:	f200 80f1 	bhi.w	800498a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d123      	bne.n	80047f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f002 f935 	bl	8006a24 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e139      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691a      	ldr	r2, [r3, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047f6:	e10b      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d14e      	bne.n	800489e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004806:	2200      	movs	r2, #0
 8004808:	4906      	ldr	r1, [pc, #24]	; (8004824 <HAL_I2C_Mem_Read+0x22c>)
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f001 ff80 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e10e      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
 800481a:	bf00      	nop
 800481c:	00100002 	.word	0x00100002
 8004820:	ffff0000 	.word	0xffff0000
 8004824:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004842:	b2d2      	uxtb	r2, r2
 8004844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800489c:	e0b8      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a4:	2200      	movs	r2, #0
 80048a6:	4966      	ldr	r1, [pc, #408]	; (8004a40 <HAL_I2C_Mem_Read+0x448>)
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f001 ff31 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0bf      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004900:	2200      	movs	r2, #0
 8004902:	494f      	ldr	r1, [pc, #316]	; (8004a40 <HAL_I2C_Mem_Read+0x448>)
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f001 ff03 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e091      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004922:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004972:	3b01      	subs	r3, #1
 8004974:	b29a      	uxth	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004988:	e042      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800498a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800498c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f002 f848 	bl	8006a24 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e04c      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d118      	bne.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691a      	ldr	r2, [r3, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f47f aec2 	bne.w	800479e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e000      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004a36:	2302      	movs	r3, #2
  }
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3728      	adds	r7, #40	; 0x28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	00010004 	.word	0x00010004

08004a44 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b088      	sub	sp, #32
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a6c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b10      	cmp	r3, #16
 8004a72:	d003      	beq.n	8004a7c <HAL_I2C_EV_IRQHandler+0x38>
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	2b40      	cmp	r3, #64	; 0x40
 8004a78:	f040 80b1 	bne.w	8004bde <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10d      	bne.n	8004ab2 <HAL_I2C_EV_IRQHandler+0x6e>
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004a9c:	d003      	beq.n	8004aa6 <HAL_I2C_EV_IRQHandler+0x62>
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004aa4:	d101      	bne.n	8004aaa <HAL_I2C_EV_IRQHandler+0x66>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e000      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x68>
 8004aaa:	2300      	movs	r3, #0
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	f000 8114 	beq.w	8004cda <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00b      	beq.n	8004ad4 <HAL_I2C_EV_IRQHandler+0x90>
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d006      	beq.n	8004ad4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f002 f831 	bl	8006b2e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fd5e 	bl	800558e <I2C_Master_SB>
 8004ad2:	e083      	b.n	8004bdc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HAL_I2C_EV_IRQHandler+0xac>
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 fdd6 	bl	800569a <I2C_Master_ADD10>
 8004aee:	e075      	b.n	8004bdc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 0302 	and.w	r3, r3, #2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d008      	beq.n	8004b0c <HAL_I2C_EV_IRQHandler+0xc8>
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 fdf2 	bl	80056ee <I2C_Master_ADDR>
 8004b0a:	e067      	b.n	8004bdc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f003 0304 	and.w	r3, r3, #4
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d036      	beq.n	8004b84 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b24:	f000 80db 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00d      	beq.n	8004b4e <HAL_I2C_EV_IRQHandler+0x10a>
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_I2C_EV_IRQHandler+0x10a>
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f003 0304 	and.w	r3, r3, #4
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d103      	bne.n	8004b4e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f9d6 	bl	8004ef8 <I2C_MasterTransmit_TXE>
 8004b4c:	e046      	b.n	8004bdc <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 80c2 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f000 80bc 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004b66:	7bbb      	ldrb	r3, [r7, #14]
 8004b68:	2b21      	cmp	r3, #33	; 0x21
 8004b6a:	d103      	bne.n	8004b74 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 fa5f 	bl	8005030 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b72:	e0b4      	b.n	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b40      	cmp	r3, #64	; 0x40
 8004b78:	f040 80b1 	bne.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 facd 	bl	800511c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b82:	e0ac      	b.n	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b92:	f000 80a4 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00d      	beq.n	8004bbc <HAL_I2C_EV_IRQHandler+0x178>
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_I2C_EV_IRQHandler+0x178>
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d103      	bne.n	8004bbc <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fb45 	bl	8005244 <I2C_MasterReceive_RXNE>
 8004bba:	e00f      	b.n	8004bdc <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 808b 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f000 8085 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fbf0 	bl	80053ba <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bda:	e080      	b.n	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
 8004bdc:	e07f      	b.n	8004cde <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d004      	beq.n	8004bf0 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	61fb      	str	r3, [r7, #28]
 8004bee:	e007      	b.n	8004c00 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d011      	beq.n	8004c2e <HAL_I2C_EV_IRQHandler+0x1ea>
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00c      	beq.n	8004c2e <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004c24:	69b9      	ldr	r1, [r7, #24]
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 ffb0 	bl	8005b8c <I2C_Slave_ADDR>
 8004c2c:	e05a      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f003 0310 	and.w	r3, r3, #16
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d008      	beq.n	8004c4a <HAL_I2C_EV_IRQHandler+0x206>
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 ffea 	bl	8005c1c <I2C_Slave_STOPF>
 8004c48:	e04c      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c4a:	7bbb      	ldrb	r3, [r7, #14]
 8004c4c:	2b21      	cmp	r3, #33	; 0x21
 8004c4e:	d002      	beq.n	8004c56 <HAL_I2C_EV_IRQHandler+0x212>
 8004c50:	7bbb      	ldrb	r3, [r7, #14]
 8004c52:	2b29      	cmp	r3, #41	; 0x29
 8004c54:	d120      	bne.n	8004c98 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00d      	beq.n	8004c7c <HAL_I2C_EV_IRQHandler+0x238>
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d008      	beq.n	8004c7c <HAL_I2C_EV_IRQHandler+0x238>
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d103      	bne.n	8004c7c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fecb 	bl	8005a10 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c7a:	e032      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d02d      	beq.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29e>
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d028      	beq.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fefa 	bl	8005a8a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c96:	e024      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00d      	beq.n	8004cbe <HAL_I2C_EV_IRQHandler+0x27a>
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <HAL_I2C_EV_IRQHandler+0x27a>
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d103      	bne.n	8004cbe <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 ff08 	bl	8005acc <I2C_SlaveReceive_RXNE>
 8004cbc:	e012      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00d      	beq.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d008      	beq.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 ff38 	bl	8005b48 <I2C_SlaveReceive_BTF>
 8004cd8:	e004      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004cda:	bf00      	nop
 8004cdc:	e002      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cde:	bf00      	nop
 8004ce0:	e000      	b.n	8004ce4 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ce2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004ce4:	3720      	adds	r7, #32
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b08a      	sub	sp, #40	; 0x28
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d0c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00d      	beq.n	8004d34 <HAL_I2C_ER_IRQHandler+0x4a>
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d008      	beq.n	8004d34 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d32:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00d      	beq.n	8004d5a <HAL_I2C_ER_IRQHandler+0x70>
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	f043 0302 	orr.w	r3, r3, #2
 8004d4e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004d58:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d03e      	beq.n	8004de2 <HAL_I2C_ER_IRQHandler+0xf8>
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d039      	beq.n	8004de2 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8004d6e:	7efb      	ldrb	r3, [r7, #27]
 8004d70:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d80:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d86:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004d88:	7ebb      	ldrb	r3, [r7, #26]
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d112      	bne.n	8004db4 <HAL_I2C_ER_IRQHandler+0xca>
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d10f      	bne.n	8004db4 <HAL_I2C_ER_IRQHandler+0xca>
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	2b21      	cmp	r3, #33	; 0x21
 8004d98:	d008      	beq.n	8004dac <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004d9a:	7cfb      	ldrb	r3, [r7, #19]
 8004d9c:	2b29      	cmp	r3, #41	; 0x29
 8004d9e:	d005      	beq.n	8004dac <HAL_I2C_ER_IRQHandler+0xc2>
 8004da0:	7cfb      	ldrb	r3, [r7, #19]
 8004da2:	2b28      	cmp	r3, #40	; 0x28
 8004da4:	d106      	bne.n	8004db4 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b21      	cmp	r3, #33	; 0x21
 8004daa:	d103      	bne.n	8004db4 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f001 f865 	bl	8005e7c <I2C_Slave_AF>
 8004db2:	e016      	b.n	8004de2 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dbc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc0:	f043 0304 	orr.w	r3, r3, #4
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004dc6:	7efb      	ldrb	r3, [r7, #27]
 8004dc8:	2b10      	cmp	r3, #16
 8004dca:	d002      	beq.n	8004dd2 <HAL_I2C_ER_IRQHandler+0xe8>
 8004dcc:	7efb      	ldrb	r3, [r7, #27]
 8004dce:	2b40      	cmp	r3, #64	; 0x40
 8004dd0:	d107      	bne.n	8004de2 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00d      	beq.n	8004e08 <HAL_I2C_ER_IRQHandler+0x11e>
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d008      	beq.n	8004e08 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	f043 0308 	orr.w	r3, r3, #8
 8004dfc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004e06:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d008      	beq.n	8004e20 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f001 f89e 	bl	8005f5c <I2C_ITError>
  }
}
 8004e20:	bf00      	nop
 8004e22:	3728      	adds	r7, #40	; 0x28
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	460b      	mov	r3, r1
 8004e82:	70fb      	strb	r3, [r7, #3]
 8004e84:	4613      	mov	r3, r2
 8004e86:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f06:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f0e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d150      	bne.n	8004fc0 <I2C_MasterTransmit_TXE+0xc8>
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
 8004f20:	2b21      	cmp	r3, #33	; 0x21
 8004f22:	d14d      	bne.n	8004fc0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d01d      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b20      	cmp	r3, #32
 8004f2e:	d01a      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f36:	d016      	beq.n	8004f66 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f46:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2211      	movs	r2, #17
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff ff62 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f64:	e060      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f74:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f84:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d107      	bne.n	8004fb0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff ff7d 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fae:	e03b      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff ff35 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fbe:	e033      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	2b21      	cmp	r3, #33	; 0x21
 8004fc4:	d005      	beq.n	8004fd2 <I2C_MasterTransmit_TXE+0xda>
 8004fc6:	7bbb      	ldrb	r3, [r7, #14]
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d12d      	bne.n	8005028 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b22      	cmp	r3, #34	; 0x22
 8004fd0:	d12a      	bne.n	8005028 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d108      	bne.n	8004fee <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fea:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004fec:	e01c      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	d103      	bne.n	8005002 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 f88e 	bl	800511c <I2C_MemoryTransmit_TXE_BTF>
}
 8005000:	e012      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	781a      	ldrb	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005026:	e7ff      	b.n	8005028 <I2C_MasterTransmit_TXE+0x130>
 8005028:	bf00      	nop
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b21      	cmp	r3, #33	; 0x21
 8005048:	d164      	bne.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	d012      	beq.n	800507a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	781a      	ldrb	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b01      	subs	r3, #1
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005078:	e04c      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b08      	cmp	r3, #8
 800507e:	d01d      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2b20      	cmp	r3, #32
 8005084:	d01a      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800508c:	d016      	beq.n	80050bc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800509c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2211      	movs	r2, #17
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff feb7 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
}
 80050ba:	e02b      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050ca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050da:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b40      	cmp	r3, #64	; 0x40
 80050f4:	d107      	bne.n	8005106 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff fed2 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
}
 8005104:	e006      	b.n	8005114 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff fe8a 	bl	8004e28 <HAL_I2C_MasterTxCpltCallback>
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11d      	bne.n	8005170 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d10b      	bne.n	8005154 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005140:	b2da      	uxtb	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800514c:	1c9a      	adds	r2, r3, #2
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005152:	e073      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005158:	b29b      	uxth	r3, r3
 800515a:	121b      	asrs	r3, r3, #8
 800515c:	b2da      	uxtb	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800516e:	e065      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005174:	2b01      	cmp	r3, #1
 8005176:	d10b      	bne.n	8005190 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800517c:	b2da      	uxtb	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005188:	1c5a      	adds	r2, r3, #1
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800518e:	e055      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005194:	2b02      	cmp	r3, #2
 8005196:	d151      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005198:	7bfb      	ldrb	r3, [r7, #15]
 800519a:	2b22      	cmp	r3, #34	; 0x22
 800519c:	d10d      	bne.n	80051ba <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051ac:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b2:	1c5a      	adds	r2, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051b8:	e040      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d015      	beq.n	80051f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b21      	cmp	r3, #33	; 0x21
 80051c8:	d112      	bne.n	80051f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	781a      	ldrb	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	1c5a      	adds	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051ee:	e025      	b.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d120      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80051fa:	7bfb      	ldrb	r3, [r7, #15]
 80051fc:	2b21      	cmp	r3, #33	; 0x21
 80051fe:	d11d      	bne.n	800523c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800520e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800521e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7ff fe36 	bl	8004ea8 <HAL_I2C_MemTxCpltCallback>
}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b22      	cmp	r3, #34	; 0x22
 8005256:	f040 80ac 	bne.w	80053b2 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2b03      	cmp	r3, #3
 8005266:	d921      	bls.n	80052ac <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005292:	b29b      	uxth	r3, r3
 8005294:	2b03      	cmp	r3, #3
 8005296:	f040 808c 	bne.w	80053b2 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052a8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80052aa:	e082      	b.n	80053b2 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d075      	beq.n	80053a0 <I2C_MasterReceive_RXNE+0x15c>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d002      	beq.n	80052c0 <I2C_MasterReceive_RXNE+0x7c>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d16f      	bne.n	80053a0 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f001 fb7d 	bl	80069c0 <I2C_WaitOnSTOPRequestThroughIT>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d142      	bne.n	8005352 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052da:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052ea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691a      	ldr	r2, [r3, #16]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2220      	movs	r2, #32
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b40      	cmp	r3, #64	; 0x40
 8005324:	d10a      	bne.n	800533c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff fdc1 	bl	8004ebc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800533a:	e03a      	b.n	80053b2 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2212      	movs	r2, #18
 8005348:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7ff fd76 	bl	8004e3c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005350:	e02f      	b.n	80053b2 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005360:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff fd99 	bl	8004ed0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800539e:	e008      	b.n	80053b2 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ae:	605a      	str	r2, [r3, #4]
}
 80053b0:	e7ff      	b.n	80053b2 <I2C_MasterReceive_RXNE+0x16e>
 80053b2:	bf00      	nop
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d11b      	bne.n	800540a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fe:	b29b      	uxth	r3, r3
 8005400:	3b01      	subs	r3, #1
 8005402:	b29a      	uxth	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005408:	e0bd      	b.n	8005586 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b03      	cmp	r3, #3
 8005412:	d129      	bne.n	8005468 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005422:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b04      	cmp	r3, #4
 8005428:	d00a      	beq.n	8005440 <I2C_MasterReceive_BTF+0x86>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d007      	beq.n	8005440 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800543e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	1c5a      	adds	r2, r3, #1
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005466:	e08e      	b.n	8005586 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800546c:	b29b      	uxth	r3, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d176      	bne.n	8005560 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d002      	beq.n	800547e <I2C_MasterReceive_BTF+0xc4>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b10      	cmp	r3, #16
 800547c:	d108      	bne.n	8005490 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	e019      	b.n	80054c4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b04      	cmp	r3, #4
 8005494:	d002      	beq.n	800549c <I2C_MasterReceive_BTF+0xe2>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b02      	cmp	r3, #2
 800549a:	d108      	bne.n	80054ae <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	e00a      	b.n	80054c4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d007      	beq.n	80054c4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	691a      	ldr	r2, [r3, #16]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	b2d2      	uxtb	r2, r2
 80054d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	691a      	ldr	r2, [r3, #16]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685a      	ldr	r2, [r3, #4]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800551e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b40      	cmp	r3, #64	; 0x40
 8005532:	d10a      	bne.n	800554a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7ff fcba 	bl	8004ebc <HAL_I2C_MemRxCpltCallback>
}
 8005548:	e01d      	b.n	8005586 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2212      	movs	r2, #18
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff fc6f 	bl	8004e3c <HAL_I2C_MasterRxCpltCallback>
}
 800555e:	e012      	b.n	8005586 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	b2d2      	uxtb	r2, r2
 800556c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800557c:	b29b      	uxth	r3, r3
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b40      	cmp	r3, #64	; 0x40
 80055a0:	d117      	bne.n	80055d2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d109      	bne.n	80055be <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055ba:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80055bc:	e067      	b.n	800568e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	f043 0301 	orr.w	r3, r3, #1
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	611a      	str	r2, [r3, #16]
}
 80055d0:	e05d      	b.n	800568e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055da:	d133      	bne.n	8005644 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b21      	cmp	r3, #33	; 0x21
 80055e6:	d109      	bne.n	80055fc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	461a      	mov	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055f8:	611a      	str	r2, [r3, #16]
 80055fa:	e008      	b.n	800560e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005600:	b2db      	uxtb	r3, r3
 8005602:	f043 0301 	orr.w	r3, r3, #1
 8005606:	b2da      	uxtb	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005612:	2b00      	cmp	r3, #0
 8005614:	d004      	beq.n	8005620 <I2C_Master_SB+0x92>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800561a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d108      	bne.n	8005632 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005624:	2b00      	cmp	r3, #0
 8005626:	d032      	beq.n	800568e <I2C_Master_SB+0x100>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562e:	2b00      	cmp	r3, #0
 8005630:	d02d      	beq.n	800568e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005640:	605a      	str	r2, [r3, #4]
}
 8005642:	e024      	b.n	800568e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10e      	bne.n	800566a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005650:	b29b      	uxth	r3, r3
 8005652:	11db      	asrs	r3, r3, #7
 8005654:	b2db      	uxtb	r3, r3
 8005656:	f003 0306 	and.w	r3, r3, #6
 800565a:	b2db      	uxtb	r3, r3
 800565c:	f063 030f 	orn	r3, r3, #15
 8005660:	b2da      	uxtb	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	611a      	str	r2, [r3, #16]
}
 8005668:	e011      	b.n	800568e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566e:	2b01      	cmp	r3, #1
 8005670:	d10d      	bne.n	800568e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005676:	b29b      	uxth	r3, r3
 8005678:	11db      	asrs	r3, r3, #7
 800567a:	b2db      	uxtb	r3, r3
 800567c:	f003 0306 	and.w	r3, r3, #6
 8005680:	b2db      	uxtb	r3, r3
 8005682:	f063 030e 	orn	r3, r3, #14
 8005686:	b2da      	uxtb	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	611a      	str	r2, [r3, #16]
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr

0800569a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800569a:	b480      	push	{r7}
 800569c:	b083      	sub	sp, #12
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d004      	beq.n	80056c0 <I2C_Master_ADD10+0x26>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d108      	bne.n	80056d2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00c      	beq.n	80056e2 <I2C_Master_ADD10+0x48>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d007      	beq.n	80056e2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056e0:	605a      	str	r2, [r3, #4]
  }
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80056ee:	b480      	push	{r7}
 80056f0:	b091      	sub	sp, #68	; 0x44
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005704:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b22      	cmp	r3, #34	; 0x22
 8005716:	f040 8169 	bne.w	80059ec <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10f      	bne.n	8005742 <I2C_Master_ADDR+0x54>
 8005722:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	d10b      	bne.n	8005742 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800572a:	2300      	movs	r3, #0
 800572c:	633b      	str	r3, [r7, #48]	; 0x30
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	633b      	str	r3, [r7, #48]	; 0x30
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	633b      	str	r3, [r7, #48]	; 0x30
 800573e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005740:	e160      	b.n	8005a04 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005746:	2b00      	cmp	r3, #0
 8005748:	d11d      	bne.n	8005786 <I2C_Master_ADDR+0x98>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005752:	d118      	bne.n	8005786 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005754:	2300      	movs	r3, #0
 8005756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005768:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005778:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800577e:	1c5a      	adds	r2, r3, #1
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	651a      	str	r2, [r3, #80]	; 0x50
 8005784:	e13e      	b.n	8005a04 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d113      	bne.n	80057b8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005790:	2300      	movs	r3, #0
 8005792:	62bb      	str	r3, [r7, #40]	; 0x28
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	62bb      	str	r3, [r7, #40]	; 0x28
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80057a4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	e115      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b01      	cmp	r3, #1
 80057c0:	f040 808a 	bne.w	80058d8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80057c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80057ca:	d137      	bne.n	800583c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057da:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ea:	d113      	bne.n	8005814 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057fa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057fc:	2300      	movs	r3, #0
 80057fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	627b      	str	r3, [r7, #36]	; 0x24
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	627b      	str	r3, [r7, #36]	; 0x24
 8005810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005812:	e0e7      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005814:	2300      	movs	r3, #0
 8005816:	623b      	str	r3, [r7, #32]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	623b      	str	r3, [r7, #32]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	623b      	str	r3, [r7, #32]
 8005828:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005838:	601a      	str	r2, [r3, #0]
 800583a:	e0d3      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800583c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583e:	2b08      	cmp	r3, #8
 8005840:	d02e      	beq.n	80058a0 <I2C_Master_ADDR+0x1b2>
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	2b20      	cmp	r3, #32
 8005846:	d02b      	beq.n	80058a0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584a:	2b12      	cmp	r3, #18
 800584c:	d102      	bne.n	8005854 <I2C_Master_ADDR+0x166>
 800584e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005850:	2b01      	cmp	r3, #1
 8005852:	d125      	bne.n	80058a0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005856:	2b04      	cmp	r3, #4
 8005858:	d00e      	beq.n	8005878 <I2C_Master_ADDR+0x18a>
 800585a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800585c:	2b02      	cmp	r3, #2
 800585e:	d00b      	beq.n	8005878 <I2C_Master_ADDR+0x18a>
 8005860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005862:	2b10      	cmp	r3, #16
 8005864:	d008      	beq.n	8005878 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	e007      	b.n	8005888 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005886:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005888:	2300      	movs	r3, #0
 800588a:	61fb      	str	r3, [r7, #28]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	61fb      	str	r3, [r7, #28]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	e0a1      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058b0:	2300      	movs	r3, #0
 80058b2:	61bb      	str	r3, [r7, #24]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	61bb      	str	r3, [r7, #24]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	e085      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d14d      	bne.n	800597e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80058e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d016      	beq.n	8005916 <I2C_Master_ADDR+0x228>
 80058e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d013      	beq.n	8005916 <I2C_Master_ADDR+0x228>
 80058ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	d010      	beq.n	8005916 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005902:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	e007      	b.n	8005926 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005924:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005930:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005934:	d117      	bne.n	8005966 <I2C_Master_ADDR+0x278>
 8005936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005938:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800593c:	d00b      	beq.n	8005956 <I2C_Master_ADDR+0x268>
 800593e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005940:	2b01      	cmp	r3, #1
 8005942:	d008      	beq.n	8005956 <I2C_Master_ADDR+0x268>
 8005944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005946:	2b08      	cmp	r3, #8
 8005948:	d005      	beq.n	8005956 <I2C_Master_ADDR+0x268>
 800594a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594c:	2b10      	cmp	r3, #16
 800594e:	d002      	beq.n	8005956 <I2C_Master_ADDR+0x268>
 8005950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005952:	2b20      	cmp	r3, #32
 8005954:	d107      	bne.n	8005966 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005964:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005966:	2300      	movs	r3, #0
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	617b      	str	r3, [r7, #20]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	e032      	b.n	80059e4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800598c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005998:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800599c:	d117      	bne.n	80059ce <I2C_Master_ADDR+0x2e0>
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059a4:	d00b      	beq.n	80059be <I2C_Master_ADDR+0x2d0>
 80059a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d008      	beq.n	80059be <I2C_Master_ADDR+0x2d0>
 80059ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d005      	beq.n	80059be <I2C_Master_ADDR+0x2d0>
 80059b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b4:	2b10      	cmp	r3, #16
 80059b6:	d002      	beq.n	80059be <I2C_Master_ADDR+0x2d0>
 80059b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ba:	2b20      	cmp	r3, #32
 80059bc:	d107      	bne.n	80059ce <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059cc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ce:	2300      	movs	r3, #0
 80059d0:	613b      	str	r3, [r7, #16]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	613b      	str	r3, [r7, #16]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	699b      	ldr	r3, [r3, #24]
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80059ea:	e00b      	b.n	8005a04 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
}
 8005a02:	e7ff      	b.n	8005a04 <I2C_Master_ADDR+0x316>
 8005a04:	bf00      	nop
 8005a06:	3744      	adds	r7, #68	; 0x44
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d02b      	beq.n	8005a82 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	781a      	ldrb	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	3b01      	subs	r3, #1
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d114      	bne.n	8005a82 <I2C_SlaveTransmit_TXE+0x72>
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
 8005a5a:	2b29      	cmp	r3, #41	; 0x29
 8005a5c:	d111      	bne.n	8005a82 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a6c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2221      	movs	r2, #33	; 0x21
 8005a72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2228      	movs	r2, #40	; 0x28
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7ff f9e7 	bl	8004e50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d011      	beq.n	8005ac0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	781a      	ldrb	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	1c5a      	adds	r2, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ada:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d02c      	beq.n	8005b40 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691a      	ldr	r2, [r3, #16]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d114      	bne.n	8005b40 <I2C_SlaveReceive_RXNE+0x74>
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	2b2a      	cmp	r3, #42	; 0x2a
 8005b1a:	d111      	bne.n	8005b40 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2222      	movs	r2, #34	; 0x22
 8005b30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2228      	movs	r2, #40	; 0x28
 8005b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7ff f992 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005b40:	bf00      	nop
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d012      	beq.n	8005b80 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b64:	b2d2      	uxtb	r2, r2
 8005b66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6c:	1c5a      	adds	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ba6:	2b28      	cmp	r3, #40	; 0x28
 8005ba8:	d125      	bne.n	8005bf6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bb8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	81bb      	strh	r3, [r7, #12]
 8005bd8:	e002      	b.n	8005be0 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005be8:	89ba      	ldrh	r2, [r7, #12]
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	4619      	mov	r1, r3
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f7ff f942 	bl	8004e78 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005bf4:	e00e      	b.n	8005c14 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005c14:	bf00      	nop
 8005c16:	3710      	adds	r7, #16
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c2a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c3a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	60bb      	str	r3, [r7, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	60bb      	str	r3, [r7, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f042 0201 	orr.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c68:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c78:	d172      	bne.n	8005d60 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	2b22      	cmp	r3, #34	; 0x22
 8005c7e:	d002      	beq.n	8005c86 <I2C_Slave_STOPF+0x6a>
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
 8005c82:	2b2a      	cmp	r3, #42	; 0x2a
 8005c84:	d135      	bne.n	8005cf2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d005      	beq.n	8005caa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	f043 0204 	orr.w	r2, r3, #4
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cb8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fc fade 	bl	8002280 <HAL_DMA_GetState>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d049      	beq.n	8005d5e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cce:	4a69      	ldr	r2, [pc, #420]	; (8005e74 <I2C_Slave_STOPF+0x258>)
 8005cd0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fc f926 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d03d      	beq.n	8005d5e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cec:	4610      	mov	r0, r2
 8005cee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005cf0:	e035      	b.n	8005d5e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d005      	beq.n	8005d16 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	f043 0204 	orr.w	r2, r3, #4
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d24:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fc faa8 	bl	8002280 <HAL_DMA_GetState>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d014      	beq.n	8005d60 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3a:	4a4e      	ldr	r2, [pc, #312]	; (8005e74 <I2C_Slave_STOPF+0x258>)
 8005d3c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fc f8f0 	bl	8001f28 <HAL_DMA_Abort_IT>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d58:	4610      	mov	r0, r2
 8005d5a:	4798      	blx	r3
 8005d5c:	e000      	b.n	8005d60 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d5e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d03e      	beq.n	8005de8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b04      	cmp	r3, #4
 8005d76:	d112      	bne.n	8005d9e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	3b01      	subs	r3, #1
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da8:	2b40      	cmp	r3, #64	; 0x40
 8005daa:	d112      	bne.n	8005dd2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	691a      	ldr	r2, [r3, #16]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db6:	b2d2      	uxtb	r2, r2
 8005db8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	1c5a      	adds	r2, r3, #1
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d005      	beq.n	8005de8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de0:	f043 0204 	orr.w	r2, r3, #4
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d003      	beq.n	8005df8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f8b3 	bl	8005f5c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005df6:	e039      	b.n	8005e6c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	2b2a      	cmp	r3, #42	; 0x2a
 8005dfc:	d109      	bne.n	8005e12 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2228      	movs	r2, #40	; 0x28
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7ff f829 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b28      	cmp	r3, #40	; 0x28
 8005e1c:	d111      	bne.n	8005e42 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a15      	ldr	r2, [pc, #84]	; (8005e78 <I2C_Slave_STOPF+0x25c>)
 8005e22:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7ff f82a 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
}
 8005e40:	e014      	b.n	8005e6c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e46:	2b22      	cmp	r3, #34	; 0x22
 8005e48:	d002      	beq.n	8005e50 <I2C_Slave_STOPF+0x234>
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
 8005e4c:	2b22      	cmp	r3, #34	; 0x22
 8005e4e:	d10d      	bne.n	8005e6c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fe fffc 	bl	8004e64 <HAL_I2C_SlaveRxCpltCallback>
}
 8005e6c:	bf00      	nop
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	080065c1 	.word	0x080065c1
 8005e78:	ffff0000 	.word	0xffff0000

08005e7c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e90:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d002      	beq.n	8005e9e <I2C_Slave_AF+0x22>
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2b20      	cmp	r3, #32
 8005e9c:	d129      	bne.n	8005ef2 <I2C_Slave_AF+0x76>
 8005e9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ea0:	2b28      	cmp	r3, #40	; 0x28
 8005ea2:	d126      	bne.n	8005ef2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a2c      	ldr	r2, [pc, #176]	; (8005f58 <I2C_Slave_AF+0xdc>)
 8005ea8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005eb8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ec2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ed2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2220      	movs	r2, #32
 8005ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7fe ffd2 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005ef0:	e02e      	b.n	8005f50 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
 8005ef4:	2b21      	cmp	r3, #33	; 0x21
 8005ef6:	d126      	bne.n	8005f46 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a17      	ldr	r2, [pc, #92]	; (8005f58 <I2C_Slave_AF+0xdc>)
 8005efc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2221      	movs	r2, #33	; 0x21
 8005f02:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f22:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f2c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f3c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fe ff86 	bl	8004e50 <HAL_I2C_SlaveTxCpltCallback>
}
 8005f44:	e004      	b.n	8005f50 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f4e:	615a      	str	r2, [r3, #20]
}
 8005f50:	bf00      	nop
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	ffff0000 	.word	0xffff0000

08005f5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f74:	7bbb      	ldrb	r3, [r7, #14]
 8005f76:	2b10      	cmp	r3, #16
 8005f78:	d002      	beq.n	8005f80 <I2C_ITError+0x24>
 8005f7a:	7bbb      	ldrb	r3, [r7, #14]
 8005f7c:	2b40      	cmp	r3, #64	; 0x40
 8005f7e:	d10a      	bne.n	8005f96 <I2C_ITError+0x3a>
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	2b22      	cmp	r3, #34	; 0x22
 8005f84:	d107      	bne.n	8005f96 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f96:	7bfb      	ldrb	r3, [r7, #15]
 8005f98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f9c:	2b28      	cmp	r3, #40	; 0x28
 8005f9e:	d107      	bne.n	8005fb0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2228      	movs	r2, #40	; 0x28
 8005faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005fae:	e015      	b.n	8005fdc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fbe:	d00a      	beq.n	8005fd6 <I2C_ITError+0x7a>
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	2b60      	cmp	r3, #96	; 0x60
 8005fc4:	d007      	beq.n	8005fd6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fe6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fea:	d162      	bne.n	80060b2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ffa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006000:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b01      	cmp	r3, #1
 8006008:	d020      	beq.n	800604c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800600e:	4a6a      	ldr	r2, [pc, #424]	; (80061b8 <I2C_ITError+0x25c>)
 8006010:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006016:	4618      	mov	r0, r3
 8006018:	f7fb ff86 	bl	8001f28 <HAL_DMA_Abort_IT>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 8089 	beq.w	8006136 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0201 	bic.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2220      	movs	r2, #32
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006046:	4610      	mov	r0, r2
 8006048:	4798      	blx	r3
 800604a:	e074      	b.n	8006136 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006050:	4a59      	ldr	r2, [pc, #356]	; (80061b8 <I2C_ITError+0x25c>)
 8006052:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006058:	4618      	mov	r0, r3
 800605a:	f7fb ff65 	bl	8001f28 <HAL_DMA_Abort_IT>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d068      	beq.n	8006136 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800606e:	2b40      	cmp	r3, #64	; 0x40
 8006070:	d10b      	bne.n	800608a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	691a      	ldr	r2, [r3, #16]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607c:	b2d2      	uxtb	r2, r2
 800607e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006084:	1c5a      	adds	r2, r3, #1
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 0201 	bic.w	r2, r2, #1
 8006098:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2220      	movs	r2, #32
 800609e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060ac:	4610      	mov	r0, r2
 80060ae:	4798      	blx	r3
 80060b0:	e041      	b.n	8006136 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b60      	cmp	r3, #96	; 0x60
 80060bc:	d125      	bne.n	800610a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d6:	2b40      	cmp	r3, #64	; 0x40
 80060d8:	d10b      	bne.n	80060f2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	691a      	ldr	r2, [r3, #16]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	b2d2      	uxtb	r2, r2
 80060e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	1c5a      	adds	r2, r3, #1
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 0201 	bic.w	r2, r2, #1
 8006100:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fe feee 	bl	8004ee4 <HAL_I2C_AbortCpltCallback>
 8006108:	e015      	b.n	8006136 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006114:	2b40      	cmp	r3, #64	; 0x40
 8006116:	d10b      	bne.n	8006130 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	691a      	ldr	r2, [r3, #16]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	b2d2      	uxtb	r2, r2
 8006124:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7fe fecd 	bl	8004ed0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f003 0301 	and.w	r3, r3, #1
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10e      	bne.n	8006164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800614c:	2b00      	cmp	r3, #0
 800614e:	d109      	bne.n	8006164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006156:	2b00      	cmp	r3, #0
 8006158:	d104      	bne.n	8006164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006160:	2b00      	cmp	r3, #0
 8006162:	d007      	beq.n	8006174 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685a      	ldr	r2, [r3, #4]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006172:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b04      	cmp	r3, #4
 8006186:	d113      	bne.n	80061b0 <I2C_ITError+0x254>
 8006188:	7bfb      	ldrb	r3, [r7, #15]
 800618a:	2b28      	cmp	r3, #40	; 0x28
 800618c:	d110      	bne.n	80061b0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a0a      	ldr	r2, [pc, #40]	; (80061bc <I2C_ITError+0x260>)
 8006192:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7fe fe72 	bl	8004e94 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	080065c1 	.word	0x080065c1
 80061bc:	ffff0000 	.word	0xffff0000

080061c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b088      	sub	sp, #32
 80061c4:	af02      	add	r7, sp, #8
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	607a      	str	r2, [r7, #4]
 80061ca:	603b      	str	r3, [r7, #0]
 80061cc:	460b      	mov	r3, r1
 80061ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d006      	beq.n	80061ea <I2C_MasterRequestWrite+0x2a>
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d003      	beq.n	80061ea <I2C_MasterRequestWrite+0x2a>
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80061e8:	d108      	bne.n	80061fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	e00b      	b.n	8006214 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006200:	2b12      	cmp	r3, #18
 8006202:	d107      	bne.n	8006214 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006212:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 fa75 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800623a:	d103      	bne.n	8006244 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006242:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e035      	b.n	80062b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006250:	d108      	bne.n	8006264 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006252:	897b      	ldrh	r3, [r7, #10]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	461a      	mov	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006260:	611a      	str	r2, [r3, #16]
 8006262:	e01b      	b.n	800629c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006264:	897b      	ldrh	r3, [r7, #10]
 8006266:	11db      	asrs	r3, r3, #7
 8006268:	b2db      	uxtb	r3, r3
 800626a:	f003 0306 	and.w	r3, r3, #6
 800626e:	b2db      	uxtb	r3, r3
 8006270:	f063 030f 	orn	r3, r3, #15
 8006274:	b2da      	uxtb	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	490e      	ldr	r1, [pc, #56]	; (80062bc <I2C_MasterRequestWrite+0xfc>)
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f000 fa9b 	bl	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d001      	beq.n	8006292 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e010      	b.n	80062b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006292:	897b      	ldrh	r3, [r7, #10]
 8006294:	b2da      	uxtb	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4907      	ldr	r1, [pc, #28]	; (80062c0 <I2C_MasterRequestWrite+0x100>)
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f000 fa8b 	bl	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	00010008 	.word	0x00010008
 80062c0:	00010002 	.word	0x00010002

080062c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af02      	add	r7, sp, #8
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	4608      	mov	r0, r1
 80062ce:	4611      	mov	r1, r2
 80062d0:	461a      	mov	r2, r3
 80062d2:	4603      	mov	r3, r0
 80062d4:	817b      	strh	r3, [r7, #10]
 80062d6:	460b      	mov	r3, r1
 80062d8:	813b      	strh	r3, [r7, #8]
 80062da:	4613      	mov	r3, r2
 80062dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 fa08 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00d      	beq.n	8006322 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006314:	d103      	bne.n	800631e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f44f 7200 	mov.w	r2, #512	; 0x200
 800631c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e05f      	b.n	80063e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006322:	897b      	ldrh	r3, [r7, #10]
 8006324:	b2db      	uxtb	r3, r3
 8006326:	461a      	mov	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006330:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006334:	6a3a      	ldr	r2, [r7, #32]
 8006336:	492d      	ldr	r1, [pc, #180]	; (80063ec <I2C_RequestMemoryWrite+0x128>)
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 fa40 	bl	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e04c      	b.n	80063e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006348:	2300      	movs	r3, #0
 800634a:	617b      	str	r3, [r7, #20]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	617b      	str	r3, [r7, #20]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	617b      	str	r3, [r7, #20]
 800635c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800635e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006360:	6a39      	ldr	r1, [r7, #32]
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 faaa 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00d      	beq.n	800638a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	2b04      	cmp	r3, #4
 8006374:	d107      	bne.n	8006386 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006384:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e02b      	b.n	80063e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d105      	bne.n	800639c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006390:	893b      	ldrh	r3, [r7, #8]
 8006392:	b2da      	uxtb	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	611a      	str	r2, [r3, #16]
 800639a:	e021      	b.n	80063e0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800639c:	893b      	ldrh	r3, [r7, #8]
 800639e:	0a1b      	lsrs	r3, r3, #8
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ac:	6a39      	ldr	r1, [r7, #32]
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 fa84 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00d      	beq.n	80063d6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d107      	bne.n	80063d2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e005      	b.n	80063e2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063d6:	893b      	ldrh	r3, [r7, #8]
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3718      	adds	r7, #24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	00010002 	.word	0x00010002

080063f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b088      	sub	sp, #32
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	4608      	mov	r0, r1
 80063fa:	4611      	mov	r1, r2
 80063fc:	461a      	mov	r2, r3
 80063fe:	4603      	mov	r3, r0
 8006400:	817b      	strh	r3, [r7, #10]
 8006402:	460b      	mov	r3, r1
 8006404:	813b      	strh	r3, [r7, #8]
 8006406:	4613      	mov	r3, r2
 8006408:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006418:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006428:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	9300      	str	r3, [sp, #0]
 800642e:	6a3b      	ldr	r3, [r7, #32]
 8006430:	2200      	movs	r2, #0
 8006432:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f96a 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00d      	beq.n	800645e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800644c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006450:	d103      	bne.n	800645a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006458:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e0aa      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800645e:	897b      	ldrh	r3, [r7, #10]
 8006460:	b2db      	uxtb	r3, r3
 8006462:	461a      	mov	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800646c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	6a3a      	ldr	r2, [r7, #32]
 8006472:	4952      	ldr	r1, [pc, #328]	; (80065bc <I2C_RequestMemoryRead+0x1cc>)
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 f9a2 	bl	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d001      	beq.n	8006484 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e097      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	617b      	str	r3, [r7, #20]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	617b      	str	r3, [r7, #20]
 8006498:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800649a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800649c:	6a39      	ldr	r1, [r7, #32]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 fa0c 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00d      	beq.n	80064c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ae:	2b04      	cmp	r3, #4
 80064b0:	d107      	bne.n	80064c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e076      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064c6:	88fb      	ldrh	r3, [r7, #6]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d105      	bne.n	80064d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064cc:	893b      	ldrh	r3, [r7, #8]
 80064ce:	b2da      	uxtb	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	611a      	str	r2, [r3, #16]
 80064d6:	e021      	b.n	800651c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064d8:	893b      	ldrh	r3, [r7, #8]
 80064da:	0a1b      	lsrs	r3, r3, #8
 80064dc:	b29b      	uxth	r3, r3
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064e8:	6a39      	ldr	r1, [r7, #32]
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f000 f9e6 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00d      	beq.n	8006512 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d107      	bne.n	800650e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800650c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e050      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006512:	893b      	ldrh	r3, [r7, #8]
 8006514:	b2da      	uxtb	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800651c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800651e:	6a39      	ldr	r1, [r7, #32]
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f000 f9cb 	bl	80068bc <I2C_WaitOnTXEFlagUntilTimeout>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00d      	beq.n	8006548 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	2b04      	cmp	r3, #4
 8006532:	d107      	bne.n	8006544 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006542:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e035      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006556:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	2200      	movs	r2, #0
 8006560:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f8d3 	bl	8006710 <I2C_WaitOnFlagUntilTimeout>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00d      	beq.n	800658c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800657a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800657e:	d103      	bne.n	8006588 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006586:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	e013      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800658c:	897b      	ldrh	r3, [r7, #10]
 800658e:	b2db      	uxtb	r3, r3
 8006590:	f043 0301 	orr.w	r3, r3, #1
 8006594:	b2da      	uxtb	r2, r3
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659e:	6a3a      	ldr	r2, [r7, #32]
 80065a0:	4906      	ldr	r1, [pc, #24]	; (80065bc <I2C_RequestMemoryRead+0x1cc>)
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 f90b 	bl	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e000      	b.n	80065b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	00010002 	.word	0x00010002

080065c0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80065da:	4b4b      	ldr	r3, [pc, #300]	; (8006708 <I2C_DMAAbort+0x148>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	08db      	lsrs	r3, r3, #3
 80065e0:	4a4a      	ldr	r2, [pc, #296]	; (800670c <I2C_DMAAbort+0x14c>)
 80065e2:	fba2 2303 	umull	r2, r3, r2, r3
 80065e6:	0a1a      	lsrs	r2, r3, #8
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	00da      	lsls	r2, r3, #3
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d106      	bne.n	8006608 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fe:	f043 0220 	orr.w	r2, r3, #32
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006606:	e00a      	b.n	800661e <I2C_DMAAbort+0x5e>
    }
    count--;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	3b01      	subs	r3, #1
 800660c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800661c:	d0ea      	beq.n	80065f4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662a:	2200      	movs	r2, #0
 800662c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006632:	2b00      	cmp	r3, #0
 8006634:	d003      	beq.n	800663e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663a:	2200      	movs	r2, #0
 800663c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800664c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2200      	movs	r2, #0
 8006652:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006660:	2200      	movs	r2, #0
 8006662:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006670:	2200      	movs	r2, #0
 8006672:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0201 	bic.w	r2, r2, #1
 8006682:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800668a:	b2db      	uxtb	r3, r3
 800668c:	2b60      	cmp	r3, #96	; 0x60
 800668e:	d10e      	bne.n	80066ae <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2200      	movs	r2, #0
 80066a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80066a6:	6978      	ldr	r0, [r7, #20]
 80066a8:	f7fe fc1c 	bl	8004ee4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80066ac:	e027      	b.n	80066fe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80066ae:	7cfb      	ldrb	r3, [r7, #19]
 80066b0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066b4:	2b28      	cmp	r3, #40	; 0x28
 80066b6:	d117      	bne.n	80066e8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f042 0201 	orr.w	r2, r2, #1
 80066c6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066d6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	2200      	movs	r2, #0
 80066dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	2228      	movs	r2, #40	; 0x28
 80066e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80066e6:	e007      	b.n	80066f8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80066f8:	6978      	ldr	r0, [r7, #20]
 80066fa:	f7fe fbe9 	bl	8004ed0 <HAL_I2C_ErrorCallback>
}
 80066fe:	bf00      	nop
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20000000 	.word	0x20000000
 800670c:	14f8b589 	.word	0x14f8b589

08006710 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	4613      	mov	r3, r2
 800671e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006720:	e025      	b.n	800676e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006728:	d021      	beq.n	800676e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800672a:	f7fb fa0d 	bl	8001b48 <HAL_GetTick>
 800672e:	4602      	mov	r2, r0
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	683a      	ldr	r2, [r7, #0]
 8006736:	429a      	cmp	r2, r3
 8006738:	d302      	bcc.n	8006740 <I2C_WaitOnFlagUntilTimeout+0x30>
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d116      	bne.n	800676e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2220      	movs	r2, #32
 800674a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675a:	f043 0220 	orr.w	r2, r3, #32
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e023      	b.n	80067b6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	0c1b      	lsrs	r3, r3, #16
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b01      	cmp	r3, #1
 8006776:	d10d      	bne.n	8006794 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	43da      	mvns	r2, r3
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	4013      	ands	r3, r2
 8006784:	b29b      	uxth	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	bf0c      	ite	eq
 800678a:	2301      	moveq	r3, #1
 800678c:	2300      	movne	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	e00c      	b.n	80067ae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	43da      	mvns	r2, r3
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	4013      	ands	r3, r2
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	bf0c      	ite	eq
 80067a6:	2301      	moveq	r3, #1
 80067a8:	2300      	movne	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	461a      	mov	r2, r3
 80067ae:	79fb      	ldrb	r3, [r7, #7]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d0b6      	beq.n	8006722 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067be:	b580      	push	{r7, lr}
 80067c0:	b084      	sub	sp, #16
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	60f8      	str	r0, [r7, #12]
 80067c6:	60b9      	str	r1, [r7, #8]
 80067c8:	607a      	str	r2, [r7, #4]
 80067ca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80067cc:	e051      	b.n	8006872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067dc:	d123      	bne.n	8006826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067ec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067f6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2220      	movs	r2, #32
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006812:	f043 0204 	orr.w	r2, r3, #4
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e046      	b.n	80068b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682c:	d021      	beq.n	8006872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800682e:	f7fb f98b 	bl	8001b48 <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	429a      	cmp	r2, r3
 800683c:	d302      	bcc.n	8006844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d116      	bne.n	8006872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2220      	movs	r2, #32
 800684e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685e:	f043 0220 	orr.w	r2, r3, #32
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e020      	b.n	80068b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	0c1b      	lsrs	r3, r3, #16
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b01      	cmp	r3, #1
 800687a:	d10c      	bne.n	8006896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	43da      	mvns	r2, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	4013      	ands	r3, r2
 8006888:	b29b      	uxth	r3, r3
 800688a:	2b00      	cmp	r3, #0
 800688c:	bf14      	ite	ne
 800688e:	2301      	movne	r3, #1
 8006890:	2300      	moveq	r3, #0
 8006892:	b2db      	uxtb	r3, r3
 8006894:	e00b      	b.n	80068ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	43da      	mvns	r2, r3
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	4013      	ands	r3, r2
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	bf14      	ite	ne
 80068a8:	2301      	movne	r3, #1
 80068aa:	2300      	moveq	r3, #0
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d18d      	bne.n	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068c8:	e02d      	b.n	8006926 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 f900 	bl	8006ad0 <I2C_IsAcknowledgeFailed>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d001      	beq.n	80068da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e02d      	b.n	8006936 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e0:	d021      	beq.n	8006926 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e2:	f7fb f931 	bl	8001b48 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d302      	bcc.n	80068f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d116      	bne.n	8006926 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006912:	f043 0220 	orr.w	r2, r3, #32
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e007      	b.n	8006936 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006930:	2b80      	cmp	r3, #128	; 0x80
 8006932:	d1ca      	bne.n	80068ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800693e:	b580      	push	{r7, lr}
 8006940:	b084      	sub	sp, #16
 8006942:	af00      	add	r7, sp, #0
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800694a:	e02d      	b.n	80069a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f000 f8bf 	bl	8006ad0 <I2C_IsAcknowledgeFailed>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e02d      	b.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006962:	d021      	beq.n	80069a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006964:	f7fb f8f0 	bl	8001b48 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	429a      	cmp	r2, r3
 8006972:	d302      	bcc.n	800697a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d116      	bne.n	80069a8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2220      	movs	r2, #32
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006994:	f043 0220 	orr.w	r2, r3, #32
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e007      	b.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	f003 0304 	and.w	r3, r3, #4
 80069b2:	2b04      	cmp	r3, #4
 80069b4:	d1ca      	bne.n	800694c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069c8:	2300      	movs	r3, #0
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80069cc:	4b13      	ldr	r3, [pc, #76]	; (8006a1c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	08db      	lsrs	r3, r3, #3
 80069d2:	4a13      	ldr	r2, [pc, #76]	; (8006a20 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80069d4:	fba2 2303 	umull	r2, r3, r2, r3
 80069d8:	0a1a      	lsrs	r2, r3, #8
 80069da:	4613      	mov	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	4413      	add	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	3b01      	subs	r3, #1
 80069e6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d107      	bne.n	80069fe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f2:	f043 0220 	orr.w	r2, r3, #32
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e008      	b.n	8006a10 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a0c:	d0e9      	beq.n	80069e2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	20000000 	.word	0x20000000
 8006a20:	14f8b589 	.word	0x14f8b589

08006a24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a30:	e042      	b.n	8006ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	2b10      	cmp	r3, #16
 8006a3e:	d119      	bne.n	8006a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f06f 0210 	mvn.w	r2, #16
 8006a48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2220      	movs	r2, #32
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e029      	b.n	8006ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a74:	f7fb f868 	bl	8001b48 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d302      	bcc.n	8006a8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d116      	bne.n	8006ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2220      	movs	r2, #32
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa4:	f043 0220 	orr.w	r2, r3, #32
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e007      	b.n	8006ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac2:	2b40      	cmp	r3, #64	; 0x40
 8006ac4:	d1b5      	bne.n	8006a32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ae2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ae6:	d11b      	bne.n	8006b20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006af0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0c:	f043 0204 	orr.w	r2, r3, #4
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e000      	b.n	8006b22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b083      	sub	sp, #12
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006b3e:	d103      	bne.n	8006b48 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b46:	e007      	b.n	8006b58 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006b50:	d102      	bne.n	8006b58 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2208      	movs	r2, #8
 8006b56:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e267      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d075      	beq.n	8006c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b82:	4b88      	ldr	r3, [pc, #544]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f003 030c 	and.w	r3, r3, #12
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d00c      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b8e:	4b85      	ldr	r3, [pc, #532]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d112      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b9a:	4b82      	ldr	r3, [pc, #520]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ba2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ba6:	d10b      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ba8:	4b7e      	ldr	r3, [pc, #504]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d05b      	beq.n	8006c6c <HAL_RCC_OscConfig+0x108>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d157      	bne.n	8006c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e242      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bc8:	d106      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x74>
 8006bca:	4b76      	ldr	r3, [pc, #472]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a75      	ldr	r2, [pc, #468]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bd4:	6013      	str	r3, [r2, #0]
 8006bd6:	e01d      	b.n	8006c14 <HAL_RCC_OscConfig+0xb0>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006be0:	d10c      	bne.n	8006bfc <HAL_RCC_OscConfig+0x98>
 8006be2:	4b70      	ldr	r3, [pc, #448]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a6f      	ldr	r2, [pc, #444]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	4b6d      	ldr	r3, [pc, #436]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a6c      	ldr	r2, [pc, #432]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	e00b      	b.n	8006c14 <HAL_RCC_OscConfig+0xb0>
 8006bfc:	4b69      	ldr	r3, [pc, #420]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a68      	ldr	r2, [pc, #416]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	4b66      	ldr	r3, [pc, #408]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a65      	ldr	r2, [pc, #404]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d013      	beq.n	8006c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c1c:	f7fa ff94 	bl	8001b48 <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c22:	e008      	b.n	8006c36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c24:	f7fa ff90 	bl	8001b48 <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b64      	cmp	r3, #100	; 0x64
 8006c30:	d901      	bls.n	8006c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e207      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c36:	4b5b      	ldr	r3, [pc, #364]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d0f0      	beq.n	8006c24 <HAL_RCC_OscConfig+0xc0>
 8006c42:	e014      	b.n	8006c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c44:	f7fa ff80 	bl	8001b48 <HAL_GetTick>
 8006c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c4a:	e008      	b.n	8006c5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c4c:	f7fa ff7c 	bl	8001b48 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	2b64      	cmp	r3, #100	; 0x64
 8006c58:	d901      	bls.n	8006c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e1f3      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c5e:	4b51      	ldr	r3, [pc, #324]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1f0      	bne.n	8006c4c <HAL_RCC_OscConfig+0xe8>
 8006c6a:	e000      	b.n	8006c6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d063      	beq.n	8006d42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c7a:	4b4a      	ldr	r3, [pc, #296]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 030c 	and.w	r3, r3, #12
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c86:	4b47      	ldr	r3, [pc, #284]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d11c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c92:	4b44      	ldr	r3, [pc, #272]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d116      	bne.n	8006ccc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c9e:	4b41      	ldr	r3, [pc, #260]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d005      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x152>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d001      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e1c7      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cb6:	4b3b      	ldr	r3, [pc, #236]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	00db      	lsls	r3, r3, #3
 8006cc4:	4937      	ldr	r1, [pc, #220]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006cca:	e03a      	b.n	8006d42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d020      	beq.n	8006d16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006cd4:	4b34      	ldr	r3, [pc, #208]	; (8006da8 <HAL_RCC_OscConfig+0x244>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cda:	f7fa ff35 	bl	8001b48 <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ce2:	f7fa ff31 	bl	8001b48 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e1a8      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cf4:	4b2b      	ldr	r3, [pc, #172]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0f0      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d00:	4b28      	ldr	r3, [pc, #160]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	4925      	ldr	r1, [pc, #148]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	600b      	str	r3, [r1, #0]
 8006d14:	e015      	b.n	8006d42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d16:	4b24      	ldr	r3, [pc, #144]	; (8006da8 <HAL_RCC_OscConfig+0x244>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d1c:	f7fa ff14 	bl	8001b48 <HAL_GetTick>
 8006d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d22:	e008      	b.n	8006d36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d24:	f7fa ff10 	bl	8001b48 <HAL_GetTick>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e187      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d36:	4b1b      	ldr	r3, [pc, #108]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1f0      	bne.n	8006d24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0308 	and.w	r3, r3, #8
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d036      	beq.n	8006dbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d016      	beq.n	8006d84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d56:	4b15      	ldr	r3, [pc, #84]	; (8006dac <HAL_RCC_OscConfig+0x248>)
 8006d58:	2201      	movs	r2, #1
 8006d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d5c:	f7fa fef4 	bl	8001b48 <HAL_GetTick>
 8006d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d64:	f7fa fef0 	bl	8001b48 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e167      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d76:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <HAL_RCC_OscConfig+0x240>)
 8006d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f0      	beq.n	8006d64 <HAL_RCC_OscConfig+0x200>
 8006d82:	e01b      	b.n	8006dbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d84:	4b09      	ldr	r3, [pc, #36]	; (8006dac <HAL_RCC_OscConfig+0x248>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d8a:	f7fa fedd 	bl	8001b48 <HAL_GetTick>
 8006d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d90:	e00e      	b.n	8006db0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d92:	f7fa fed9 	bl	8001b48 <HAL_GetTick>
 8006d96:	4602      	mov	r2, r0
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	d907      	bls.n	8006db0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e150      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
 8006da4:	40023800 	.word	0x40023800
 8006da8:	42470000 	.word	0x42470000
 8006dac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006db0:	4b88      	ldr	r3, [pc, #544]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1ea      	bne.n	8006d92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0304 	and.w	r3, r3, #4
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 8097 	beq.w	8006ef8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006dce:	4b81      	ldr	r3, [pc, #516]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10f      	bne.n	8006dfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dda:	2300      	movs	r3, #0
 8006ddc:	60bb      	str	r3, [r7, #8]
 8006dde:	4b7d      	ldr	r3, [pc, #500]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	4a7c      	ldr	r2, [pc, #496]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006de8:	6413      	str	r3, [r2, #64]	; 0x40
 8006dea:	4b7a      	ldr	r3, [pc, #488]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006df2:	60bb      	str	r3, [r7, #8]
 8006df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006df6:	2301      	movs	r3, #1
 8006df8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dfa:	4b77      	ldr	r3, [pc, #476]	; (8006fd8 <HAL_RCC_OscConfig+0x474>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d118      	bne.n	8006e38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e06:	4b74      	ldr	r3, [pc, #464]	; (8006fd8 <HAL_RCC_OscConfig+0x474>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a73      	ldr	r2, [pc, #460]	; (8006fd8 <HAL_RCC_OscConfig+0x474>)
 8006e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e12:	f7fa fe99 	bl	8001b48 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e18:	e008      	b.n	8006e2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e1a:	f7fa fe95 	bl	8001b48 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d901      	bls.n	8006e2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e10c      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e2c:	4b6a      	ldr	r3, [pc, #424]	; (8006fd8 <HAL_RCC_OscConfig+0x474>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0f0      	beq.n	8006e1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d106      	bne.n	8006e4e <HAL_RCC_OscConfig+0x2ea>
 8006e40:	4b64      	ldr	r3, [pc, #400]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e44:	4a63      	ldr	r2, [pc, #396]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e46:	f043 0301 	orr.w	r3, r3, #1
 8006e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8006e4c:	e01c      	b.n	8006e88 <HAL_RCC_OscConfig+0x324>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	2b05      	cmp	r3, #5
 8006e54:	d10c      	bne.n	8006e70 <HAL_RCC_OscConfig+0x30c>
 8006e56:	4b5f      	ldr	r3, [pc, #380]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e5a:	4a5e      	ldr	r2, [pc, #376]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e5c:	f043 0304 	orr.w	r3, r3, #4
 8006e60:	6713      	str	r3, [r2, #112]	; 0x70
 8006e62:	4b5c      	ldr	r3, [pc, #368]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e66:	4a5b      	ldr	r2, [pc, #364]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e68:	f043 0301 	orr.w	r3, r3, #1
 8006e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8006e6e:	e00b      	b.n	8006e88 <HAL_RCC_OscConfig+0x324>
 8006e70:	4b58      	ldr	r3, [pc, #352]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e74:	4a57      	ldr	r2, [pc, #348]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e76:	f023 0301 	bic.w	r3, r3, #1
 8006e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8006e7c:	4b55      	ldr	r3, [pc, #340]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e80:	4a54      	ldr	r2, [pc, #336]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006e82:	f023 0304 	bic.w	r3, r3, #4
 8006e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d015      	beq.n	8006ebc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e90:	f7fa fe5a 	bl	8001b48 <HAL_GetTick>
 8006e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e96:	e00a      	b.n	8006eae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e98:	f7fa fe56 	bl	8001b48 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e0cb      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eae:	4b49      	ldr	r3, [pc, #292]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0ee      	beq.n	8006e98 <HAL_RCC_OscConfig+0x334>
 8006eba:	e014      	b.n	8006ee6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ebc:	f7fa fe44 	bl	8001b48 <HAL_GetTick>
 8006ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ec2:	e00a      	b.n	8006eda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ec4:	f7fa fe40 	bl	8001b48 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d901      	bls.n	8006eda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e0b5      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006eda:	4b3e      	ldr	r3, [pc, #248]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ede:	f003 0302 	and.w	r3, r3, #2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1ee      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ee6:	7dfb      	ldrb	r3, [r7, #23]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d105      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006eec:	4b39      	ldr	r3, [pc, #228]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef0:	4a38      	ldr	r2, [pc, #224]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006ef2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ef6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 80a1 	beq.w	8007044 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f02:	4b34      	ldr	r3, [pc, #208]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f003 030c 	and.w	r3, r3, #12
 8006f0a:	2b08      	cmp	r3, #8
 8006f0c:	d05c      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	d141      	bne.n	8006f9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f16:	4b31      	ldr	r3, [pc, #196]	; (8006fdc <HAL_RCC_OscConfig+0x478>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f1c:	f7fa fe14 	bl	8001b48 <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f24:	f7fa fe10 	bl	8001b48 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e087      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f36:	4b27      	ldr	r3, [pc, #156]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	69da      	ldr	r2, [r3, #28]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f50:	019b      	lsls	r3, r3, #6
 8006f52:	431a      	orrs	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f58:	085b      	lsrs	r3, r3, #1
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	041b      	lsls	r3, r3, #16
 8006f5e:	431a      	orrs	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f64:	061b      	lsls	r3, r3, #24
 8006f66:	491b      	ldr	r1, [pc, #108]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f6c:	4b1b      	ldr	r3, [pc, #108]	; (8006fdc <HAL_RCC_OscConfig+0x478>)
 8006f6e:	2201      	movs	r2, #1
 8006f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f72:	f7fa fde9 	bl	8001b48 <HAL_GetTick>
 8006f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f78:	e008      	b.n	8006f8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f7a:	f7fa fde5 	bl	8001b48 <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d901      	bls.n	8006f8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	e05c      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f8c:	4b11      	ldr	r3, [pc, #68]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d0f0      	beq.n	8006f7a <HAL_RCC_OscConfig+0x416>
 8006f98:	e054      	b.n	8007044 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f9a:	4b10      	ldr	r3, [pc, #64]	; (8006fdc <HAL_RCC_OscConfig+0x478>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa0:	f7fa fdd2 	bl	8001b48 <HAL_GetTick>
 8006fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006fa8:	f7fa fdce 	bl	8001b48 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e045      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fba:	4b06      	ldr	r3, [pc, #24]	; (8006fd4 <HAL_RCC_OscConfig+0x470>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d1f0      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x444>
 8006fc6:	e03d      	b.n	8007044 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d107      	bne.n	8006fe0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e038      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
 8006fd4:	40023800 	.word	0x40023800
 8006fd8:	40007000 	.word	0x40007000
 8006fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006fe0:	4b1b      	ldr	r3, [pc, #108]	; (8007050 <HAL_RCC_OscConfig+0x4ec>)
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d028      	beq.n	8007040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d121      	bne.n	8007040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007006:	429a      	cmp	r2, r3
 8007008:	d11a      	bne.n	8007040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007010:	4013      	ands	r3, r2
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007018:	4293      	cmp	r3, r2
 800701a:	d111      	bne.n	8007040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007026:	085b      	lsrs	r3, r3, #1
 8007028:	3b01      	subs	r3, #1
 800702a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800702c:	429a      	cmp	r2, r3
 800702e:	d107      	bne.n	8007040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800703a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800703c:	429a      	cmp	r2, r3
 800703e:	d001      	beq.n	8007044 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e000      	b.n	8007046 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3718      	adds	r7, #24
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}
 800704e:	bf00      	nop
 8007050:	40023800 	.word	0x40023800

08007054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e0cc      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007068:	4b68      	ldr	r3, [pc, #416]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0307 	and.w	r3, r3, #7
 8007070:	683a      	ldr	r2, [r7, #0]
 8007072:	429a      	cmp	r2, r3
 8007074:	d90c      	bls.n	8007090 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007076:	4b65      	ldr	r3, [pc, #404]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 8007078:	683a      	ldr	r2, [r7, #0]
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800707e:	4b63      	ldr	r3, [pc, #396]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0307 	and.w	r3, r3, #7
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	429a      	cmp	r2, r3
 800708a:	d001      	beq.n	8007090 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	e0b8      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d020      	beq.n	80070de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0304 	and.w	r3, r3, #4
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070a8:	4b59      	ldr	r3, [pc, #356]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	4a58      	ldr	r2, [pc, #352]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80070b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0308 	and.w	r3, r3, #8
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d005      	beq.n	80070cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80070c0:	4b53      	ldr	r3, [pc, #332]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	4a52      	ldr	r2, [pc, #328]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80070ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070cc:	4b50      	ldr	r3, [pc, #320]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	494d      	ldr	r1, [pc, #308]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d044      	beq.n	8007174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d107      	bne.n	8007102 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070f2:	4b47      	ldr	r3, [pc, #284]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d119      	bne.n	8007132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e07f      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	2b02      	cmp	r3, #2
 8007108:	d003      	beq.n	8007112 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800710e:	2b03      	cmp	r3, #3
 8007110:	d107      	bne.n	8007122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007112:	4b3f      	ldr	r3, [pc, #252]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d109      	bne.n	8007132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e06f      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007122:	4b3b      	ldr	r3, [pc, #236]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0302 	and.w	r3, r3, #2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e067      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007132:	4b37      	ldr	r3, [pc, #220]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f023 0203 	bic.w	r2, r3, #3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	4934      	ldr	r1, [pc, #208]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 8007140:	4313      	orrs	r3, r2
 8007142:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007144:	f7fa fd00 	bl	8001b48 <HAL_GetTick>
 8007148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800714a:	e00a      	b.n	8007162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800714c:	f7fa fcfc 	bl	8001b48 <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	f241 3288 	movw	r2, #5000	; 0x1388
 800715a:	4293      	cmp	r3, r2
 800715c:	d901      	bls.n	8007162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e04f      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007162:	4b2b      	ldr	r3, [pc, #172]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f003 020c 	and.w	r2, r3, #12
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	429a      	cmp	r2, r3
 8007172:	d1eb      	bne.n	800714c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007174:	4b25      	ldr	r3, [pc, #148]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	683a      	ldr	r2, [r7, #0]
 800717e:	429a      	cmp	r2, r3
 8007180:	d20c      	bcs.n	800719c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007182:	4b22      	ldr	r3, [pc, #136]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 8007184:	683a      	ldr	r2, [r7, #0]
 8007186:	b2d2      	uxtb	r2, r2
 8007188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800718a:	4b20      	ldr	r3, [pc, #128]	; (800720c <HAL_RCC_ClockConfig+0x1b8>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0307 	and.w	r3, r3, #7
 8007192:	683a      	ldr	r2, [r7, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d001      	beq.n	800719c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e032      	b.n	8007202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 0304 	and.w	r3, r3, #4
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d008      	beq.n	80071ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071a8:	4b19      	ldr	r3, [pc, #100]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	4916      	ldr	r1, [pc, #88]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0308 	and.w	r3, r3, #8
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d009      	beq.n	80071da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071c6:	4b12      	ldr	r3, [pc, #72]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	00db      	lsls	r3, r3, #3
 80071d4:	490e      	ldr	r1, [pc, #56]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80071d6:	4313      	orrs	r3, r2
 80071d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80071da:	f000 f821 	bl	8007220 <HAL_RCC_GetSysClockFreq>
 80071de:	4602      	mov	r2, r0
 80071e0:	4b0b      	ldr	r3, [pc, #44]	; (8007210 <HAL_RCC_ClockConfig+0x1bc>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	091b      	lsrs	r3, r3, #4
 80071e6:	f003 030f 	and.w	r3, r3, #15
 80071ea:	490a      	ldr	r1, [pc, #40]	; (8007214 <HAL_RCC_ClockConfig+0x1c0>)
 80071ec:	5ccb      	ldrb	r3, [r1, r3]
 80071ee:	fa22 f303 	lsr.w	r3, r2, r3
 80071f2:	4a09      	ldr	r2, [pc, #36]	; (8007218 <HAL_RCC_ClockConfig+0x1c4>)
 80071f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80071f6:	4b09      	ldr	r3, [pc, #36]	; (800721c <HAL_RCC_ClockConfig+0x1c8>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fa fc60 	bl	8001ac0 <HAL_InitTick>

  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	40023c00 	.word	0x40023c00
 8007210:	40023800 	.word	0x40023800
 8007214:	0800dd20 	.word	0x0800dd20
 8007218:	20000000 	.word	0x20000000
 800721c:	20000004 	.word	0x20000004

08007220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007224:	b094      	sub	sp, #80	; 0x50
 8007226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	647b      	str	r3, [r7, #68]	; 0x44
 800722c:	2300      	movs	r3, #0
 800722e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007230:	2300      	movs	r3, #0
 8007232:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007234:	2300      	movs	r3, #0
 8007236:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007238:	4b79      	ldr	r3, [pc, #484]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f003 030c 	and.w	r3, r3, #12
 8007240:	2b08      	cmp	r3, #8
 8007242:	d00d      	beq.n	8007260 <HAL_RCC_GetSysClockFreq+0x40>
 8007244:	2b08      	cmp	r3, #8
 8007246:	f200 80e1 	bhi.w	800740c <HAL_RCC_GetSysClockFreq+0x1ec>
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <HAL_RCC_GetSysClockFreq+0x34>
 800724e:	2b04      	cmp	r3, #4
 8007250:	d003      	beq.n	800725a <HAL_RCC_GetSysClockFreq+0x3a>
 8007252:	e0db      	b.n	800740c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007254:	4b73      	ldr	r3, [pc, #460]	; (8007424 <HAL_RCC_GetSysClockFreq+0x204>)
 8007256:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007258:	e0db      	b.n	8007412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800725a:	4b73      	ldr	r3, [pc, #460]	; (8007428 <HAL_RCC_GetSysClockFreq+0x208>)
 800725c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800725e:	e0d8      	b.n	8007412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007260:	4b6f      	ldr	r3, [pc, #444]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007268:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800726a:	4b6d      	ldr	r3, [pc, #436]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007272:	2b00      	cmp	r3, #0
 8007274:	d063      	beq.n	800733e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007276:	4b6a      	ldr	r3, [pc, #424]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	099b      	lsrs	r3, r3, #6
 800727c:	2200      	movs	r2, #0
 800727e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007280:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007288:	633b      	str	r3, [r7, #48]	; 0x30
 800728a:	2300      	movs	r3, #0
 800728c:	637b      	str	r3, [r7, #52]	; 0x34
 800728e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007292:	4622      	mov	r2, r4
 8007294:	462b      	mov	r3, r5
 8007296:	f04f 0000 	mov.w	r0, #0
 800729a:	f04f 0100 	mov.w	r1, #0
 800729e:	0159      	lsls	r1, r3, #5
 80072a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072a4:	0150      	lsls	r0, r2, #5
 80072a6:	4602      	mov	r2, r0
 80072a8:	460b      	mov	r3, r1
 80072aa:	4621      	mov	r1, r4
 80072ac:	1a51      	subs	r1, r2, r1
 80072ae:	6139      	str	r1, [r7, #16]
 80072b0:	4629      	mov	r1, r5
 80072b2:	eb63 0301 	sbc.w	r3, r3, r1
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	f04f 0200 	mov.w	r2, #0
 80072bc:	f04f 0300 	mov.w	r3, #0
 80072c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072c4:	4659      	mov	r1, fp
 80072c6:	018b      	lsls	r3, r1, #6
 80072c8:	4651      	mov	r1, sl
 80072ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80072ce:	4651      	mov	r1, sl
 80072d0:	018a      	lsls	r2, r1, #6
 80072d2:	4651      	mov	r1, sl
 80072d4:	ebb2 0801 	subs.w	r8, r2, r1
 80072d8:	4659      	mov	r1, fp
 80072da:	eb63 0901 	sbc.w	r9, r3, r1
 80072de:	f04f 0200 	mov.w	r2, #0
 80072e2:	f04f 0300 	mov.w	r3, #0
 80072e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072f2:	4690      	mov	r8, r2
 80072f4:	4699      	mov	r9, r3
 80072f6:	4623      	mov	r3, r4
 80072f8:	eb18 0303 	adds.w	r3, r8, r3
 80072fc:	60bb      	str	r3, [r7, #8]
 80072fe:	462b      	mov	r3, r5
 8007300:	eb49 0303 	adc.w	r3, r9, r3
 8007304:	60fb      	str	r3, [r7, #12]
 8007306:	f04f 0200 	mov.w	r2, #0
 800730a:	f04f 0300 	mov.w	r3, #0
 800730e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007312:	4629      	mov	r1, r5
 8007314:	024b      	lsls	r3, r1, #9
 8007316:	4621      	mov	r1, r4
 8007318:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800731c:	4621      	mov	r1, r4
 800731e:	024a      	lsls	r2, r1, #9
 8007320:	4610      	mov	r0, r2
 8007322:	4619      	mov	r1, r3
 8007324:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007326:	2200      	movs	r2, #0
 8007328:	62bb      	str	r3, [r7, #40]	; 0x28
 800732a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800732c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007330:	f7f9 fc3a 	bl	8000ba8 <__aeabi_uldivmod>
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4613      	mov	r3, r2
 800733a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800733c:	e058      	b.n	80073f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800733e:	4b38      	ldr	r3, [pc, #224]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	099b      	lsrs	r3, r3, #6
 8007344:	2200      	movs	r2, #0
 8007346:	4618      	mov	r0, r3
 8007348:	4611      	mov	r1, r2
 800734a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800734e:	623b      	str	r3, [r7, #32]
 8007350:	2300      	movs	r3, #0
 8007352:	627b      	str	r3, [r7, #36]	; 0x24
 8007354:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007358:	4642      	mov	r2, r8
 800735a:	464b      	mov	r3, r9
 800735c:	f04f 0000 	mov.w	r0, #0
 8007360:	f04f 0100 	mov.w	r1, #0
 8007364:	0159      	lsls	r1, r3, #5
 8007366:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800736a:	0150      	lsls	r0, r2, #5
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	4641      	mov	r1, r8
 8007372:	ebb2 0a01 	subs.w	sl, r2, r1
 8007376:	4649      	mov	r1, r9
 8007378:	eb63 0b01 	sbc.w	fp, r3, r1
 800737c:	f04f 0200 	mov.w	r2, #0
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007388:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800738c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007390:	ebb2 040a 	subs.w	r4, r2, sl
 8007394:	eb63 050b 	sbc.w	r5, r3, fp
 8007398:	f04f 0200 	mov.w	r2, #0
 800739c:	f04f 0300 	mov.w	r3, #0
 80073a0:	00eb      	lsls	r3, r5, #3
 80073a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073a6:	00e2      	lsls	r2, r4, #3
 80073a8:	4614      	mov	r4, r2
 80073aa:	461d      	mov	r5, r3
 80073ac:	4643      	mov	r3, r8
 80073ae:	18e3      	adds	r3, r4, r3
 80073b0:	603b      	str	r3, [r7, #0]
 80073b2:	464b      	mov	r3, r9
 80073b4:	eb45 0303 	adc.w	r3, r5, r3
 80073b8:	607b      	str	r3, [r7, #4]
 80073ba:	f04f 0200 	mov.w	r2, #0
 80073be:	f04f 0300 	mov.w	r3, #0
 80073c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80073c6:	4629      	mov	r1, r5
 80073c8:	028b      	lsls	r3, r1, #10
 80073ca:	4621      	mov	r1, r4
 80073cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80073d0:	4621      	mov	r1, r4
 80073d2:	028a      	lsls	r2, r1, #10
 80073d4:	4610      	mov	r0, r2
 80073d6:	4619      	mov	r1, r3
 80073d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073da:	2200      	movs	r2, #0
 80073dc:	61bb      	str	r3, [r7, #24]
 80073de:	61fa      	str	r2, [r7, #28]
 80073e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073e4:	f7f9 fbe0 	bl	8000ba8 <__aeabi_uldivmod>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	4613      	mov	r3, r2
 80073ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80073f0:	4b0b      	ldr	r3, [pc, #44]	; (8007420 <HAL_RCC_GetSysClockFreq+0x200>)
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	0c1b      	lsrs	r3, r3, #16
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	3301      	adds	r3, #1
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007400:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007404:	fbb2 f3f3 	udiv	r3, r2, r3
 8007408:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800740a:	e002      	b.n	8007412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800740c:	4b05      	ldr	r3, [pc, #20]	; (8007424 <HAL_RCC_GetSysClockFreq+0x204>)
 800740e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007410:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007414:	4618      	mov	r0, r3
 8007416:	3750      	adds	r7, #80	; 0x50
 8007418:	46bd      	mov	sp, r7
 800741a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800741e:	bf00      	nop
 8007420:	40023800 	.word	0x40023800
 8007424:	00f42400 	.word	0x00f42400
 8007428:	007a1200 	.word	0x007a1200

0800742c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007430:	4b03      	ldr	r3, [pc, #12]	; (8007440 <HAL_RCC_GetHCLKFreq+0x14>)
 8007432:	681b      	ldr	r3, [r3, #0]
}
 8007434:	4618      	mov	r0, r3
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000000 	.word	0x20000000

08007444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007448:	f7ff fff0 	bl	800742c <HAL_RCC_GetHCLKFreq>
 800744c:	4602      	mov	r2, r0
 800744e:	4b05      	ldr	r3, [pc, #20]	; (8007464 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	0a9b      	lsrs	r3, r3, #10
 8007454:	f003 0307 	and.w	r3, r3, #7
 8007458:	4903      	ldr	r1, [pc, #12]	; (8007468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800745a:	5ccb      	ldrb	r3, [r1, r3]
 800745c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007460:	4618      	mov	r0, r3
 8007462:	bd80      	pop	{r7, pc}
 8007464:	40023800 	.word	0x40023800
 8007468:	0800dd30 	.word	0x0800dd30

0800746c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007470:	f7ff ffdc 	bl	800742c <HAL_RCC_GetHCLKFreq>
 8007474:	4602      	mov	r2, r0
 8007476:	4b05      	ldr	r3, [pc, #20]	; (800748c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	0b5b      	lsrs	r3, r3, #13
 800747c:	f003 0307 	and.w	r3, r3, #7
 8007480:	4903      	ldr	r1, [pc, #12]	; (8007490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007482:	5ccb      	ldrb	r3, [r1, r3]
 8007484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007488:	4618      	mov	r0, r3
 800748a:	bd80      	pop	{r7, pc}
 800748c:	40023800 	.word	0x40023800
 8007490:	0800dd30 	.word	0x0800dd30

08007494 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e03f      	b.n	8007526 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d106      	bne.n	80074c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fa f942 	bl	8001744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2224      	movs	r2, #36	; 0x24
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68da      	ldr	r2, [r3, #12]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80074d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f929 	bl	8007730 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	691a      	ldr	r2, [r3, #16]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	695a      	ldr	r2, [r3, #20]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68da      	ldr	r2, [r3, #12]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800750c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2220      	movs	r2, #32
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2220      	movs	r2, #32
 8007520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b08a      	sub	sp, #40	; 0x28
 8007532:	af02      	add	r7, sp, #8
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	603b      	str	r3, [r7, #0]
 800753a:	4613      	mov	r3, r2
 800753c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800753e:	2300      	movs	r3, #0
 8007540:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007548:	b2db      	uxtb	r3, r3
 800754a:	2b20      	cmp	r3, #32
 800754c:	d17c      	bne.n	8007648 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d002      	beq.n	800755a <HAL_UART_Transmit+0x2c>
 8007554:	88fb      	ldrh	r3, [r7, #6]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e075      	b.n	800764a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007564:	2b01      	cmp	r3, #1
 8007566:	d101      	bne.n	800756c <HAL_UART_Transmit+0x3e>
 8007568:	2302      	movs	r3, #2
 800756a:	e06e      	b.n	800764a <HAL_UART_Transmit+0x11c>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2221      	movs	r2, #33	; 0x21
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007582:	f7fa fae1 	bl	8001b48 <HAL_GetTick>
 8007586:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	88fa      	ldrh	r2, [r7, #6]
 800758c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	88fa      	ldrh	r2, [r7, #6]
 8007592:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800759c:	d108      	bne.n	80075b0 <HAL_UART_Transmit+0x82>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d104      	bne.n	80075b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	61bb      	str	r3, [r7, #24]
 80075ae:	e003      	b.n	80075b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075b4:	2300      	movs	r3, #0
 80075b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80075c0:	e02a      	b.n	8007618 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	2200      	movs	r2, #0
 80075ca:	2180      	movs	r1, #128	; 0x80
 80075cc:	68f8      	ldr	r0, [r7, #12]
 80075ce:	f000 f840 	bl	8007652 <UART_WaitOnFlagUntilTimeout>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80075d8:	2303      	movs	r3, #3
 80075da:	e036      	b.n	800764a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10b      	bne.n	80075fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	3302      	adds	r3, #2
 80075f6:	61bb      	str	r3, [r7, #24]
 80075f8:	e007      	b.n	800760a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	781a      	ldrb	r2, [r3, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	3301      	adds	r3, #1
 8007608:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800760e:	b29b      	uxth	r3, r3
 8007610:	3b01      	subs	r3, #1
 8007612:	b29a      	uxth	r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800761c:	b29b      	uxth	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1cf      	bne.n	80075c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2200      	movs	r2, #0
 800762a:	2140      	movs	r1, #64	; 0x40
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 f810 	bl	8007652 <UART_WaitOnFlagUntilTimeout>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e006      	b.n	800764a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2220      	movs	r2, #32
 8007640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007644:	2300      	movs	r3, #0
 8007646:	e000      	b.n	800764a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007648:	2302      	movs	r3, #2
  }
}
 800764a:	4618      	mov	r0, r3
 800764c:	3720      	adds	r7, #32
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b090      	sub	sp, #64	; 0x40
 8007656:	af00      	add	r7, sp, #0
 8007658:	60f8      	str	r0, [r7, #12]
 800765a:	60b9      	str	r1, [r7, #8]
 800765c:	603b      	str	r3, [r7, #0]
 800765e:	4613      	mov	r3, r2
 8007660:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007662:	e050      	b.n	8007706 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766a:	d04c      	beq.n	8007706 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800766c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800766e:	2b00      	cmp	r3, #0
 8007670:	d007      	beq.n	8007682 <UART_WaitOnFlagUntilTimeout+0x30>
 8007672:	f7fa fa69 	bl	8001b48 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800767e:	429a      	cmp	r2, r3
 8007680:	d241      	bcs.n	8007706 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	330c      	adds	r3, #12
 8007688:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007694:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007698:	63fb      	str	r3, [r7, #60]	; 0x3c
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	330c      	adds	r3, #12
 80076a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80076a2:	637a      	str	r2, [r7, #52]	; 0x34
 80076a4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076aa:	e841 2300 	strex	r3, r2, [r1]
 80076ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80076b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1e5      	bne.n	8007682 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3314      	adds	r3, #20
 80076bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	613b      	str	r3, [r7, #16]
   return(result);
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	f023 0301 	bic.w	r3, r3, #1
 80076cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3314      	adds	r3, #20
 80076d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076d6:	623a      	str	r2, [r7, #32]
 80076d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	69f9      	ldr	r1, [r7, #28]
 80076dc:	6a3a      	ldr	r2, [r7, #32]
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e5      	bne.n	80076b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2220      	movs	r2, #32
 80076ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e00f      	b.n	8007726 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4013      	ands	r3, r2
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	429a      	cmp	r2, r3
 8007714:	bf0c      	ite	eq
 8007716:	2301      	moveq	r3, #1
 8007718:	2300      	movne	r3, #0
 800771a:	b2db      	uxtb	r3, r3
 800771c:	461a      	mov	r2, r3
 800771e:	79fb      	ldrb	r3, [r7, #7]
 8007720:	429a      	cmp	r2, r3
 8007722:	d09f      	beq.n	8007664 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3740      	adds	r7, #64	; 0x40
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007734:	b0c0      	sub	sp, #256	; 0x100
 8007736:	af00      	add	r7, sp, #0
 8007738:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800773c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800774c:	68d9      	ldr	r1, [r3, #12]
 800774e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	ea40 0301 	orr.w	r3, r0, r1
 8007758:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800775a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800775e:	689a      	ldr	r2, [r3, #8]
 8007760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	431a      	orrs	r2, r3
 8007768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776c:	695b      	ldr	r3, [r3, #20]
 800776e:	431a      	orrs	r2, r3
 8007770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	4313      	orrs	r3, r2
 8007778:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800777c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007788:	f021 010c 	bic.w	r1, r1, #12
 800778c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007796:	430b      	orrs	r3, r1
 8007798:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800779a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	695b      	ldr	r3, [r3, #20]
 80077a2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80077a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077aa:	6999      	ldr	r1, [r3, #24]
 80077ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	ea40 0301 	orr.w	r3, r0, r1
 80077b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4b8f      	ldr	r3, [pc, #572]	; (80079fc <UART_SetConfig+0x2cc>)
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d005      	beq.n	80077d0 <UART_SetConfig+0xa0>
 80077c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	4b8d      	ldr	r3, [pc, #564]	; (8007a00 <UART_SetConfig+0x2d0>)
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d104      	bne.n	80077da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077d0:	f7ff fe4c 	bl	800746c <HAL_RCC_GetPCLK2Freq>
 80077d4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80077d8:	e003      	b.n	80077e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077da:	f7ff fe33 	bl	8007444 <HAL_RCC_GetPCLK1Freq>
 80077de:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077ec:	f040 810c 	bne.w	8007a08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077f4:	2200      	movs	r2, #0
 80077f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80077fa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80077fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007802:	4622      	mov	r2, r4
 8007804:	462b      	mov	r3, r5
 8007806:	1891      	adds	r1, r2, r2
 8007808:	65b9      	str	r1, [r7, #88]	; 0x58
 800780a:	415b      	adcs	r3, r3
 800780c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800780e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007812:	4621      	mov	r1, r4
 8007814:	eb12 0801 	adds.w	r8, r2, r1
 8007818:	4629      	mov	r1, r5
 800781a:	eb43 0901 	adc.w	r9, r3, r1
 800781e:	f04f 0200 	mov.w	r2, #0
 8007822:	f04f 0300 	mov.w	r3, #0
 8007826:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800782a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800782e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007832:	4690      	mov	r8, r2
 8007834:	4699      	mov	r9, r3
 8007836:	4623      	mov	r3, r4
 8007838:	eb18 0303 	adds.w	r3, r8, r3
 800783c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007840:	462b      	mov	r3, r5
 8007842:	eb49 0303 	adc.w	r3, r9, r3
 8007846:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800784a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007856:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800785a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800785e:	460b      	mov	r3, r1
 8007860:	18db      	adds	r3, r3, r3
 8007862:	653b      	str	r3, [r7, #80]	; 0x50
 8007864:	4613      	mov	r3, r2
 8007866:	eb42 0303 	adc.w	r3, r2, r3
 800786a:	657b      	str	r3, [r7, #84]	; 0x54
 800786c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007870:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007874:	f7f9 f998 	bl	8000ba8 <__aeabi_uldivmod>
 8007878:	4602      	mov	r2, r0
 800787a:	460b      	mov	r3, r1
 800787c:	4b61      	ldr	r3, [pc, #388]	; (8007a04 <UART_SetConfig+0x2d4>)
 800787e:	fba3 2302 	umull	r2, r3, r3, r2
 8007882:	095b      	lsrs	r3, r3, #5
 8007884:	011c      	lsls	r4, r3, #4
 8007886:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800788a:	2200      	movs	r2, #0
 800788c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007890:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007894:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007898:	4642      	mov	r2, r8
 800789a:	464b      	mov	r3, r9
 800789c:	1891      	adds	r1, r2, r2
 800789e:	64b9      	str	r1, [r7, #72]	; 0x48
 80078a0:	415b      	adcs	r3, r3
 80078a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80078a8:	4641      	mov	r1, r8
 80078aa:	eb12 0a01 	adds.w	sl, r2, r1
 80078ae:	4649      	mov	r1, r9
 80078b0:	eb43 0b01 	adc.w	fp, r3, r1
 80078b4:	f04f 0200 	mov.w	r2, #0
 80078b8:	f04f 0300 	mov.w	r3, #0
 80078bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c8:	4692      	mov	sl, r2
 80078ca:	469b      	mov	fp, r3
 80078cc:	4643      	mov	r3, r8
 80078ce:	eb1a 0303 	adds.w	r3, sl, r3
 80078d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078d6:	464b      	mov	r3, r9
 80078d8:	eb4b 0303 	adc.w	r3, fp, r3
 80078dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80078e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80078ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80078f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80078f4:	460b      	mov	r3, r1
 80078f6:	18db      	adds	r3, r3, r3
 80078f8:	643b      	str	r3, [r7, #64]	; 0x40
 80078fa:	4613      	mov	r3, r2
 80078fc:	eb42 0303 	adc.w	r3, r2, r3
 8007900:	647b      	str	r3, [r7, #68]	; 0x44
 8007902:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007906:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800790a:	f7f9 f94d 	bl	8000ba8 <__aeabi_uldivmod>
 800790e:	4602      	mov	r2, r0
 8007910:	460b      	mov	r3, r1
 8007912:	4611      	mov	r1, r2
 8007914:	4b3b      	ldr	r3, [pc, #236]	; (8007a04 <UART_SetConfig+0x2d4>)
 8007916:	fba3 2301 	umull	r2, r3, r3, r1
 800791a:	095b      	lsrs	r3, r3, #5
 800791c:	2264      	movs	r2, #100	; 0x64
 800791e:	fb02 f303 	mul.w	r3, r2, r3
 8007922:	1acb      	subs	r3, r1, r3
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800792a:	4b36      	ldr	r3, [pc, #216]	; (8007a04 <UART_SetConfig+0x2d4>)
 800792c:	fba3 2302 	umull	r2, r3, r3, r2
 8007930:	095b      	lsrs	r3, r3, #5
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007938:	441c      	add	r4, r3
 800793a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800793e:	2200      	movs	r2, #0
 8007940:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007944:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007948:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800794c:	4642      	mov	r2, r8
 800794e:	464b      	mov	r3, r9
 8007950:	1891      	adds	r1, r2, r2
 8007952:	63b9      	str	r1, [r7, #56]	; 0x38
 8007954:	415b      	adcs	r3, r3
 8007956:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007958:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800795c:	4641      	mov	r1, r8
 800795e:	1851      	adds	r1, r2, r1
 8007960:	6339      	str	r1, [r7, #48]	; 0x30
 8007962:	4649      	mov	r1, r9
 8007964:	414b      	adcs	r3, r1
 8007966:	637b      	str	r3, [r7, #52]	; 0x34
 8007968:	f04f 0200 	mov.w	r2, #0
 800796c:	f04f 0300 	mov.w	r3, #0
 8007970:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007974:	4659      	mov	r1, fp
 8007976:	00cb      	lsls	r3, r1, #3
 8007978:	4651      	mov	r1, sl
 800797a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800797e:	4651      	mov	r1, sl
 8007980:	00ca      	lsls	r2, r1, #3
 8007982:	4610      	mov	r0, r2
 8007984:	4619      	mov	r1, r3
 8007986:	4603      	mov	r3, r0
 8007988:	4642      	mov	r2, r8
 800798a:	189b      	adds	r3, r3, r2
 800798c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007990:	464b      	mov	r3, r9
 8007992:	460a      	mov	r2, r1
 8007994:	eb42 0303 	adc.w	r3, r2, r3
 8007998:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800799c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80079a8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80079ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80079b0:	460b      	mov	r3, r1
 80079b2:	18db      	adds	r3, r3, r3
 80079b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80079b6:	4613      	mov	r3, r2
 80079b8:	eb42 0303 	adc.w	r3, r2, r3
 80079bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80079c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80079c6:	f7f9 f8ef 	bl	8000ba8 <__aeabi_uldivmod>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <UART_SetConfig+0x2d4>)
 80079d0:	fba3 1302 	umull	r1, r3, r3, r2
 80079d4:	095b      	lsrs	r3, r3, #5
 80079d6:	2164      	movs	r1, #100	; 0x64
 80079d8:	fb01 f303 	mul.w	r3, r1, r3
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	00db      	lsls	r3, r3, #3
 80079e0:	3332      	adds	r3, #50	; 0x32
 80079e2:	4a08      	ldr	r2, [pc, #32]	; (8007a04 <UART_SetConfig+0x2d4>)
 80079e4:	fba2 2303 	umull	r2, r3, r2, r3
 80079e8:	095b      	lsrs	r3, r3, #5
 80079ea:	f003 0207 	and.w	r2, r3, #7
 80079ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4422      	add	r2, r4
 80079f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079f8:	e106      	b.n	8007c08 <UART_SetConfig+0x4d8>
 80079fa:	bf00      	nop
 80079fc:	40011000 	.word	0x40011000
 8007a00:	40011400 	.word	0x40011400
 8007a04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007a12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007a16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007a1a:	4642      	mov	r2, r8
 8007a1c:	464b      	mov	r3, r9
 8007a1e:	1891      	adds	r1, r2, r2
 8007a20:	6239      	str	r1, [r7, #32]
 8007a22:	415b      	adcs	r3, r3
 8007a24:	627b      	str	r3, [r7, #36]	; 0x24
 8007a26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	1854      	adds	r4, r2, r1
 8007a2e:	4649      	mov	r1, r9
 8007a30:	eb43 0501 	adc.w	r5, r3, r1
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	f04f 0300 	mov.w	r3, #0
 8007a3c:	00eb      	lsls	r3, r5, #3
 8007a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a42:	00e2      	lsls	r2, r4, #3
 8007a44:	4614      	mov	r4, r2
 8007a46:	461d      	mov	r5, r3
 8007a48:	4643      	mov	r3, r8
 8007a4a:	18e3      	adds	r3, r4, r3
 8007a4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a50:	464b      	mov	r3, r9
 8007a52:	eb45 0303 	adc.w	r3, r5, r3
 8007a56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007a6a:	f04f 0200 	mov.w	r2, #0
 8007a6e:	f04f 0300 	mov.w	r3, #0
 8007a72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a76:	4629      	mov	r1, r5
 8007a78:	008b      	lsls	r3, r1, #2
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a80:	4621      	mov	r1, r4
 8007a82:	008a      	lsls	r2, r1, #2
 8007a84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007a88:	f7f9 f88e 	bl	8000ba8 <__aeabi_uldivmod>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4b60      	ldr	r3, [pc, #384]	; (8007c14 <UART_SetConfig+0x4e4>)
 8007a92:	fba3 2302 	umull	r2, r3, r3, r2
 8007a96:	095b      	lsrs	r3, r3, #5
 8007a98:	011c      	lsls	r4, r3, #4
 8007a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007aa4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007aa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007aac:	4642      	mov	r2, r8
 8007aae:	464b      	mov	r3, r9
 8007ab0:	1891      	adds	r1, r2, r2
 8007ab2:	61b9      	str	r1, [r7, #24]
 8007ab4:	415b      	adcs	r3, r3
 8007ab6:	61fb      	str	r3, [r7, #28]
 8007ab8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007abc:	4641      	mov	r1, r8
 8007abe:	1851      	adds	r1, r2, r1
 8007ac0:	6139      	str	r1, [r7, #16]
 8007ac2:	4649      	mov	r1, r9
 8007ac4:	414b      	adcs	r3, r1
 8007ac6:	617b      	str	r3, [r7, #20]
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f04f 0300 	mov.w	r3, #0
 8007ad0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ad4:	4659      	mov	r1, fp
 8007ad6:	00cb      	lsls	r3, r1, #3
 8007ad8:	4651      	mov	r1, sl
 8007ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ade:	4651      	mov	r1, sl
 8007ae0:	00ca      	lsls	r2, r1, #3
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	4642      	mov	r2, r8
 8007aea:	189b      	adds	r3, r3, r2
 8007aec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007af0:	464b      	mov	r3, r9
 8007af2:	460a      	mov	r2, r1
 8007af4:	eb42 0303 	adc.w	r3, r2, r3
 8007af8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	67bb      	str	r3, [r7, #120]	; 0x78
 8007b06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007b08:	f04f 0200 	mov.w	r2, #0
 8007b0c:	f04f 0300 	mov.w	r3, #0
 8007b10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007b14:	4649      	mov	r1, r9
 8007b16:	008b      	lsls	r3, r1, #2
 8007b18:	4641      	mov	r1, r8
 8007b1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b1e:	4641      	mov	r1, r8
 8007b20:	008a      	lsls	r2, r1, #2
 8007b22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007b26:	f7f9 f83f 	bl	8000ba8 <__aeabi_uldivmod>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4611      	mov	r1, r2
 8007b30:	4b38      	ldr	r3, [pc, #224]	; (8007c14 <UART_SetConfig+0x4e4>)
 8007b32:	fba3 2301 	umull	r2, r3, r3, r1
 8007b36:	095b      	lsrs	r3, r3, #5
 8007b38:	2264      	movs	r2, #100	; 0x64
 8007b3a:	fb02 f303 	mul.w	r3, r2, r3
 8007b3e:	1acb      	subs	r3, r1, r3
 8007b40:	011b      	lsls	r3, r3, #4
 8007b42:	3332      	adds	r3, #50	; 0x32
 8007b44:	4a33      	ldr	r2, [pc, #204]	; (8007c14 <UART_SetConfig+0x4e4>)
 8007b46:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4a:	095b      	lsrs	r3, r3, #5
 8007b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b50:	441c      	add	r4, r3
 8007b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b56:	2200      	movs	r2, #0
 8007b58:	673b      	str	r3, [r7, #112]	; 0x70
 8007b5a:	677a      	str	r2, [r7, #116]	; 0x74
 8007b5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007b60:	4642      	mov	r2, r8
 8007b62:	464b      	mov	r3, r9
 8007b64:	1891      	adds	r1, r2, r2
 8007b66:	60b9      	str	r1, [r7, #8]
 8007b68:	415b      	adcs	r3, r3
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b70:	4641      	mov	r1, r8
 8007b72:	1851      	adds	r1, r2, r1
 8007b74:	6039      	str	r1, [r7, #0]
 8007b76:	4649      	mov	r1, r9
 8007b78:	414b      	adcs	r3, r1
 8007b7a:	607b      	str	r3, [r7, #4]
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b88:	4659      	mov	r1, fp
 8007b8a:	00cb      	lsls	r3, r1, #3
 8007b8c:	4651      	mov	r1, sl
 8007b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b92:	4651      	mov	r1, sl
 8007b94:	00ca      	lsls	r2, r1, #3
 8007b96:	4610      	mov	r0, r2
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	189b      	adds	r3, r3, r2
 8007ba0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	460a      	mov	r2, r1
 8007ba6:	eb42 0303 	adc.w	r3, r2, r3
 8007baa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	663b      	str	r3, [r7, #96]	; 0x60
 8007bb6:	667a      	str	r2, [r7, #100]	; 0x64
 8007bb8:	f04f 0200 	mov.w	r2, #0
 8007bbc:	f04f 0300 	mov.w	r3, #0
 8007bc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007bc4:	4649      	mov	r1, r9
 8007bc6:	008b      	lsls	r3, r1, #2
 8007bc8:	4641      	mov	r1, r8
 8007bca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bce:	4641      	mov	r1, r8
 8007bd0:	008a      	lsls	r2, r1, #2
 8007bd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007bd6:	f7f8 ffe7 	bl	8000ba8 <__aeabi_uldivmod>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4b0d      	ldr	r3, [pc, #52]	; (8007c14 <UART_SetConfig+0x4e4>)
 8007be0:	fba3 1302 	umull	r1, r3, r3, r2
 8007be4:	095b      	lsrs	r3, r3, #5
 8007be6:	2164      	movs	r1, #100	; 0x64
 8007be8:	fb01 f303 	mul.w	r3, r1, r3
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	3332      	adds	r3, #50	; 0x32
 8007bf2:	4a08      	ldr	r2, [pc, #32]	; (8007c14 <UART_SetConfig+0x4e4>)
 8007bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf8:	095b      	lsrs	r3, r3, #5
 8007bfa:	f003 020f 	and.w	r2, r3, #15
 8007bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4422      	add	r2, r4
 8007c06:	609a      	str	r2, [r3, #8]
}
 8007c08:	bf00      	nop
 8007c0a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c14:	51eb851f 	.word	0x51eb851f

08007c18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c18:	b084      	sub	sp, #16
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	f107 001c 	add.w	r0, r7, #28
 8007c26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d122      	bne.n	8007c76 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d105      	bne.n	8007c6a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f9c0 	bl	8007ff0 <USB_CoreReset>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73fb      	strb	r3, [r7, #15]
 8007c74:	e01a      	b.n	8007cac <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 f9b4 	bl	8007ff0 <USB_CoreReset>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d106      	bne.n	8007ca0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c96:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	639a      	str	r2, [r3, #56]	; 0x38
 8007c9e:	e005      	b.n	8007cac <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d10b      	bne.n	8007cca <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f043 0206 	orr.w	r2, r3, #6
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f043 0220 	orr.w	r2, r3, #32
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cd6:	b004      	add	sp, #16
 8007cd8:	4770      	bx	lr

08007cda <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b083      	sub	sp, #12
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f043 0201 	orr.w	r2, r3, #1
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f023 0201 	bic.w	r2, r3, #1
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	370c      	adds	r7, #12
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b084      	sub	sp, #16
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	460b      	mov	r3, r1
 8007d28:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d3a:	78fb      	ldrb	r3, [r7, #3]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d115      	bne.n	8007d6c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d4c:	2001      	movs	r0, #1
 8007d4e:	f7f9 ff07 	bl	8001b60 <HAL_Delay>
      ms++;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	3301      	adds	r3, #1
 8007d56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 f93a 	bl	8007fd2 <USB_GetMode>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d01e      	beq.n	8007da2 <USB_SetCurrentMode+0x84>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b31      	cmp	r3, #49	; 0x31
 8007d68:	d9f0      	bls.n	8007d4c <USB_SetCurrentMode+0x2e>
 8007d6a:	e01a      	b.n	8007da2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d6c:	78fb      	ldrb	r3, [r7, #3]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d115      	bne.n	8007d9e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d7e:	2001      	movs	r0, #1
 8007d80:	f7f9 feee 	bl	8001b60 <HAL_Delay>
      ms++;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	3301      	adds	r3, #1
 8007d88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 f921 	bl	8007fd2 <USB_GetMode>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d005      	beq.n	8007da2 <USB_SetCurrentMode+0x84>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2b31      	cmp	r3, #49	; 0x31
 8007d9a:	d9f0      	bls.n	8007d7e <USB_SetCurrentMode+0x60>
 8007d9c:	e001      	b.n	8007da2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e005      	b.n	8007dae <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2b32      	cmp	r3, #50	; 0x32
 8007da6:	d101      	bne.n	8007dac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e000      	b.n	8007dae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b085      	sub	sp, #20
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4a13      	ldr	r2, [pc, #76]	; (8007e1c <USB_FlushTxFifo+0x64>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d901      	bls.n	8007dd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e01b      	b.n	8007e10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	daf2      	bge.n	8007dc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007de0:	2300      	movs	r3, #0
 8007de2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	019b      	lsls	r3, r3, #6
 8007de8:	f043 0220 	orr.w	r2, r3, #32
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3301      	adds	r3, #1
 8007df4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4a08      	ldr	r2, [pc, #32]	; (8007e1c <USB_FlushTxFifo+0x64>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d901      	bls.n	8007e02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e006      	b.n	8007e10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	f003 0320 	and.w	r3, r3, #32
 8007e0a:	2b20      	cmp	r3, #32
 8007e0c:	d0f0      	beq.n	8007df0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr
 8007e1c:	00030d40 	.word	0x00030d40

08007e20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	4a11      	ldr	r2, [pc, #68]	; (8007e7c <USB_FlushRxFifo+0x5c>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d901      	bls.n	8007e3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e018      	b.n	8007e70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	691b      	ldr	r3, [r3, #16]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	daf2      	bge.n	8007e2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2210      	movs	r2, #16
 8007e4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3301      	adds	r3, #1
 8007e54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	4a08      	ldr	r2, [pc, #32]	; (8007e7c <USB_FlushRxFifo+0x5c>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d901      	bls.n	8007e62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e006      	b.n	8007e70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	f003 0310 	and.w	r3, r3, #16
 8007e6a:	2b10      	cmp	r3, #16
 8007e6c:	d0f0      	beq.n	8007e50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	00030d40 	.word	0x00030d40

08007e80 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b089      	sub	sp, #36	; 0x24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	4611      	mov	r1, r2
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	460b      	mov	r3, r1
 8007e90:	71fb      	strb	r3, [r7, #7]
 8007e92:	4613      	mov	r3, r2
 8007e94:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007e9e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d123      	bne.n	8007eee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ea6:	88bb      	ldrh	r3, [r7, #4]
 8007ea8:	3303      	adds	r3, #3
 8007eaa:	089b      	lsrs	r3, r3, #2
 8007eac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61bb      	str	r3, [r7, #24]
 8007eb2:	e018      	b.n	8007ee6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	031a      	lsls	r2, r3, #12
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ed4:	69fb      	ldr	r3, [r7, #28]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	3301      	adds	r3, #1
 8007ede:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	61bb      	str	r3, [r7, #24]
 8007ee6:	69ba      	ldr	r2, [r7, #24]
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d3e2      	bcc.n	8007eb4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3724      	adds	r7, #36	; 0x24
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b08b      	sub	sp, #44	; 0x2c
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	4613      	mov	r3, r2
 8007f08:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007f12:	88fb      	ldrh	r3, [r7, #6]
 8007f14:	089b      	lsrs	r3, r3, #2
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007f1a:	88fb      	ldrh	r3, [r7, #6]
 8007f1c:	f003 0303 	and.w	r3, r3, #3
 8007f20:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007f22:	2300      	movs	r3, #0
 8007f24:	623b      	str	r3, [r7, #32]
 8007f26:	e014      	b.n	8007f52 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	3301      	adds	r3, #1
 8007f38:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f42:	3301      	adds	r3, #1
 8007f44:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f48:	3301      	adds	r3, #1
 8007f4a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007f4c:	6a3b      	ldr	r3, [r7, #32]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	623b      	str	r3, [r7, #32]
 8007f52:	6a3a      	ldr	r2, [r7, #32]
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d3e6      	bcc.n	8007f28 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007f5a:	8bfb      	ldrh	r3, [r7, #30]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d01e      	beq.n	8007f9e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	f107 0310 	add.w	r3, r7, #16
 8007f70:	6812      	ldr	r2, [r2, #0]
 8007f72:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	6a3b      	ldr	r3, [r7, #32]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f84:	701a      	strb	r2, [r3, #0]
      i++;
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8e:	3301      	adds	r3, #1
 8007f90:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007f92:	8bfb      	ldrh	r3, [r7, #30]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007f98:	8bfb      	ldrh	r3, [r7, #30]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1ea      	bne.n	8007f74 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	372c      	adds	r7, #44	; 0x2c
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	695b      	ldr	r3, [r3, #20]
 8007fb8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3714      	adds	r7, #20
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	f003 0301 	and.w	r3, r3, #1
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
	...

08007ff0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	3301      	adds	r3, #1
 8008000:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4a13      	ldr	r2, [pc, #76]	; (8008054 <USB_CoreReset+0x64>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d901      	bls.n	800800e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800800a:	2303      	movs	r3, #3
 800800c:	e01b      	b.n	8008046 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	daf2      	bge.n	8007ffc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008016:	2300      	movs	r3, #0
 8008018:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	f043 0201 	orr.w	r2, r3, #1
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	3301      	adds	r3, #1
 800802a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4a09      	ldr	r2, [pc, #36]	; (8008054 <USB_CoreReset+0x64>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d901      	bls.n	8008038 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e006      	b.n	8008046 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	691b      	ldr	r3, [r3, #16]
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	2b01      	cmp	r3, #1
 8008042:	d0f0      	beq.n	8008026 <USB_CoreReset+0x36>

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	00030d40 	.word	0x00030d40

08008058 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008058:	b084      	sub	sp, #16
 800805a:	b580      	push	{r7, lr}
 800805c:	b086      	sub	sp, #24
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008066:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008078:	461a      	mov	r2, r3
 800807a:	2300      	movs	r3, #0
 800807c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008082:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800808e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d018      	beq.n	80080e0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80080ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d10a      	bne.n	80080ca <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080c2:	f043 0304 	orr.w	r3, r3, #4
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	e014      	b.n	80080f4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080d8:	f023 0304 	bic.w	r3, r3, #4
 80080dc:	6013      	str	r3, [r2, #0]
 80080de:	e009      	b.n	80080f4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68fa      	ldr	r2, [r7, #12]
 80080ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080ee:	f023 0304 	bic.w	r3, r3, #4
 80080f2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080f4:	2110      	movs	r1, #16
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f7ff fe5e 	bl	8007db8 <USB_FlushTxFifo>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7ff fe8a 	bl	8007e20 <USB_FlushRxFifo>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008116:	2300      	movs	r3, #0
 8008118:	613b      	str	r3, [r7, #16]
 800811a:	e015      	b.n	8008148 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4413      	add	r3, r2
 8008124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008128:	461a      	mov	r2, r3
 800812a:	f04f 33ff 	mov.w	r3, #4294967295
 800812e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800813c:	461a      	mov	r2, r3
 800813e:	2300      	movs	r3, #0
 8008140:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	3301      	adds	r3, #1
 8008146:	613b      	str	r3, [r7, #16]
 8008148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814a:	693a      	ldr	r2, [r7, #16]
 800814c:	429a      	cmp	r2, r3
 800814e:	d3e5      	bcc.n	800811c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f04f 32ff 	mov.w	r2, #4294967295
 800815c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00b      	beq.n	8008182 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008170:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a13      	ldr	r2, [pc, #76]	; (80081c4 <USB_HostInit+0x16c>)
 8008176:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a13      	ldr	r2, [pc, #76]	; (80081c8 <USB_HostInit+0x170>)
 800817c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008180:	e009      	b.n	8008196 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2280      	movs	r2, #128	; 0x80
 8008186:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a10      	ldr	r2, [pc, #64]	; (80081cc <USB_HostInit+0x174>)
 800818c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a0f      	ldr	r2, [pc, #60]	; (80081d0 <USB_HostInit+0x178>)
 8008192:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008198:	2b00      	cmp	r3, #0
 800819a:	d105      	bne.n	80081a8 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	f043 0210 	orr.w	r2, r3, #16
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	699a      	ldr	r2, [r3, #24]
 80081ac:	4b09      	ldr	r3, [pc, #36]	; (80081d4 <USB_HostInit+0x17c>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3718      	adds	r7, #24
 80081ba:	46bd      	mov	sp, r7
 80081bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081c0:	b004      	add	sp, #16
 80081c2:	4770      	bx	lr
 80081c4:	01000200 	.word	0x01000200
 80081c8:	00e00300 	.word	0x00e00300
 80081cc:	00600080 	.word	0x00600080
 80081d0:	004000e0 	.word	0x004000e0
 80081d4:	a3200008 	.word	0xa3200008

080081d8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	460b      	mov	r3, r1
 80081e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80081f6:	f023 0303 	bic.w	r3, r3, #3
 80081fa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	78fb      	ldrb	r3, [r7, #3]
 8008206:	f003 0303 	and.w	r3, r3, #3
 800820a:	68f9      	ldr	r1, [r7, #12]
 800820c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008210:	4313      	orrs	r3, r2
 8008212:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008214:	78fb      	ldrb	r3, [r7, #3]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d107      	bne.n	800822a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008220:	461a      	mov	r2, r3
 8008222:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008226:	6053      	str	r3, [r2, #4]
 8008228:	e009      	b.n	800823e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800822a:	78fb      	ldrb	r3, [r7, #3]
 800822c:	2b02      	cmp	r3, #2
 800822e:	d106      	bne.n	800823e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008236:	461a      	mov	r2, r3
 8008238:	f241 7370 	movw	r3, #6000	; 0x1770
 800823c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008258:	2300      	movs	r3, #0
 800825a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800826c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800827a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800827c:	2064      	movs	r0, #100	; 0x64
 800827e:	f7f9 fc6f 	bl	8001b60 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800828a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800828e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008290:	200a      	movs	r0, #10
 8008292:	f7f9 fc65 	bl	8001b60 <HAL_Delay>

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80082b0:	2300      	movs	r3, #0
 80082b2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80082c4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d109      	bne.n	80082e4 <USB_DriveVbus+0x44>
 80082d0:	78fb      	ldrb	r3, [r7, #3]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d106      	bne.n	80082e4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80082de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80082e2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082ee:	d109      	bne.n	8008304 <USB_DriveVbus+0x64>
 80082f0:	78fb      	ldrb	r3, [r7, #3]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d106      	bne.n	8008304 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80082fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008302:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3714      	adds	r7, #20
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr

08008312 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008312:	b480      	push	{r7}
 8008314:	b085      	sub	sp, #20
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	0c5b      	lsrs	r3, r3, #17
 8008330:	f003 0303 	and.w	r3, r3, #3
}
 8008334:	4618      	mov	r0, r3
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	b29b      	uxth	r3, r3
}
 8008356:	4618      	mov	r0, r3
 8008358:	3714      	adds	r7, #20
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr
	...

08008364 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b088      	sub	sp, #32
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	4608      	mov	r0, r1
 800836e:	4611      	mov	r1, r2
 8008370:	461a      	mov	r2, r3
 8008372:	4603      	mov	r3, r0
 8008374:	70fb      	strb	r3, [r7, #3]
 8008376:	460b      	mov	r3, r1
 8008378:	70bb      	strb	r3, [r7, #2]
 800837a:	4613      	mov	r3, r2
 800837c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800837e:	2300      	movs	r3, #0
 8008380:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008386:	78fb      	ldrb	r3, [r7, #3]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	4413      	add	r3, r2
 800838e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008392:	461a      	mov	r2, r3
 8008394:	f04f 33ff 	mov.w	r3, #4294967295
 8008398:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800839a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d87e      	bhi.n	80084a0 <USB_HC_Init+0x13c>
 80083a2:	a201      	add	r2, pc, #4	; (adr r2, 80083a8 <USB_HC_Init+0x44>)
 80083a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a8:	080083b9 	.word	0x080083b9
 80083ac:	08008463 	.word	0x08008463
 80083b0:	080083b9 	.word	0x080083b9
 80083b4:	08008425 	.word	0x08008425
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80083b8:	78fb      	ldrb	r3, [r7, #3]
 80083ba:	015a      	lsls	r2, r3, #5
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	4413      	add	r3, r2
 80083c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083c4:	461a      	mov	r2, r3
 80083c6:	f240 439d 	movw	r3, #1181	; 0x49d
 80083ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80083cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	da10      	bge.n	80083f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80083d4:	78fb      	ldrb	r3, [r7, #3]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	78fa      	ldrb	r2, [r7, #3]
 80083e4:	0151      	lsls	r1, r2, #5
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	440a      	add	r2, r1
 80083ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083f2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80083f4:	e057      	b.n	80084a6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d051      	beq.n	80084a6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008402:	78fb      	ldrb	r3, [r7, #3]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	4413      	add	r3, r2
 800840a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	78fa      	ldrb	r2, [r7, #3]
 8008412:	0151      	lsls	r1, r2, #5
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	440a      	add	r2, r1
 8008418:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800841c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008420:	60d3      	str	r3, [r2, #12]
      break;
 8008422:	e040      	b.n	80084a6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008424:	78fb      	ldrb	r3, [r7, #3]
 8008426:	015a      	lsls	r2, r3, #5
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	4413      	add	r3, r2
 800842c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008430:	461a      	mov	r2, r3
 8008432:	f240 639d 	movw	r3, #1693	; 0x69d
 8008436:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008438:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800843c:	2b00      	cmp	r3, #0
 800843e:	da34      	bge.n	80084aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008440:	78fb      	ldrb	r3, [r7, #3]
 8008442:	015a      	lsls	r2, r3, #5
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	4413      	add	r3, r2
 8008448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	78fa      	ldrb	r2, [r7, #3]
 8008450:	0151      	lsls	r1, r2, #5
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	440a      	add	r2, r1
 8008456:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800845a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800845e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008460:	e023      	b.n	80084aa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008462:	78fb      	ldrb	r3, [r7, #3]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	4413      	add	r3, r2
 800846a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800846e:	461a      	mov	r2, r3
 8008470:	f240 2325 	movw	r3, #549	; 0x225
 8008474:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008476:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800847a:	2b00      	cmp	r3, #0
 800847c:	da17      	bge.n	80084ae <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800847e:	78fb      	ldrb	r3, [r7, #3]
 8008480:	015a      	lsls	r2, r3, #5
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	4413      	add	r3, r2
 8008486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	78fa      	ldrb	r2, [r7, #3]
 800848e:	0151      	lsls	r1, r2, #5
 8008490:	693a      	ldr	r2, [r7, #16]
 8008492:	440a      	add	r2, r1
 8008494:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008498:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800849c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800849e:	e006      	b.n	80084ae <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	77fb      	strb	r3, [r7, #31]
      break;
 80084a4:	e004      	b.n	80084b0 <USB_HC_Init+0x14c>
      break;
 80084a6:	bf00      	nop
 80084a8:	e002      	b.n	80084b0 <USB_HC_Init+0x14c>
      break;
 80084aa:	bf00      	nop
 80084ac:	e000      	b.n	80084b0 <USB_HC_Init+0x14c>
      break;
 80084ae:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80084b0:	78fb      	ldrb	r3, [r7, #3]
 80084b2:	015a      	lsls	r2, r3, #5
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	4413      	add	r3, r2
 80084b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	0151      	lsls	r1, r2, #5
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	440a      	add	r2, r1
 80084c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084ca:	f043 0302 	orr.w	r3, r3, #2
 80084ce:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084d6:	699a      	ldr	r2, [r3, #24]
 80084d8:	78fb      	ldrb	r3, [r7, #3]
 80084da:	f003 030f 	and.w	r3, r3, #15
 80084de:	2101      	movs	r1, #1
 80084e0:	fa01 f303 	lsl.w	r3, r1, r3
 80084e4:	6939      	ldr	r1, [r7, #16]
 80084e6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80084ea:	4313      	orrs	r3, r2
 80084ec:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80084fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	da03      	bge.n	800850a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008506:	61bb      	str	r3, [r7, #24]
 8008508:	e001      	b.n	800850e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f7ff feff 	bl	8008312 <USB_GetHostSpeed>
 8008514:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008516:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800851a:	2b02      	cmp	r3, #2
 800851c:	d106      	bne.n	800852c <USB_HC_Init+0x1c8>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2b02      	cmp	r3, #2
 8008522:	d003      	beq.n	800852c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008524:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008528:	617b      	str	r3, [r7, #20]
 800852a:	e001      	b.n	8008530 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800852c:	2300      	movs	r3, #0
 800852e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008530:	787b      	ldrb	r3, [r7, #1]
 8008532:	059b      	lsls	r3, r3, #22
 8008534:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008538:	78bb      	ldrb	r3, [r7, #2]
 800853a:	02db      	lsls	r3, r3, #11
 800853c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008540:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008542:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008546:	049b      	lsls	r3, r3, #18
 8008548:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800854c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800854e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008550:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008554:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800855a:	78fb      	ldrb	r3, [r7, #3]
 800855c:	0159      	lsls	r1, r3, #5
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	440b      	add	r3, r1
 8008562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008566:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800856c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800856e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008572:	2b03      	cmp	r3, #3
 8008574:	d003      	beq.n	800857e <USB_HC_Init+0x21a>
 8008576:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800857a:	2b01      	cmp	r3, #1
 800857c:	d10f      	bne.n	800859e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800857e:	78fb      	ldrb	r3, [r7, #3]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	4413      	add	r3, r2
 8008586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	78fa      	ldrb	r2, [r7, #3]
 800858e:	0151      	lsls	r1, r2, #5
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	440a      	add	r2, r1
 8008594:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008598:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800859c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800859e:	7ffb      	ldrb	r3, [r7, #31]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3720      	adds	r7, #32
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08c      	sub	sp, #48	; 0x30
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	4613      	mov	r3, r2
 80085b4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	785b      	ldrb	r3, [r3, #1]
 80085be:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80085c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085c4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d02d      	beq.n	800862e <USB_HC_StartXfer+0x86>
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	791b      	ldrb	r3, [r3, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d129      	bne.n	800862e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80085da:	79fb      	ldrb	r3, [r7, #7]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d117      	bne.n	8008610 <USB_HC_StartXfer+0x68>
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	79db      	ldrb	r3, [r3, #7]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d003      	beq.n	80085f0 <USB_HC_StartXfer+0x48>
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	79db      	ldrb	r3, [r3, #7]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d10f      	bne.n	8008610 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80085f0:	69fb      	ldr	r3, [r7, #28]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	6a3b      	ldr	r3, [r7, #32]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	69fa      	ldr	r2, [r7, #28]
 8008600:	0151      	lsls	r1, r2, #5
 8008602:	6a3a      	ldr	r2, [r7, #32]
 8008604:	440a      	add	r2, r1
 8008606:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800860a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800860e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008610:	79fb      	ldrb	r3, [r7, #7]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10b      	bne.n	800862e <USB_HC_StartXfer+0x86>
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	795b      	ldrb	r3, [r3, #5]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d107      	bne.n	800862e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	785b      	ldrb	r3, [r3, #1]
 8008622:	4619      	mov	r1, r3
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f000 fa0f 	bl	8008a48 <USB_DoPing>
      return HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	e0f8      	b.n	8008820 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d018      	beq.n	8008668 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	8912      	ldrh	r2, [r2, #8]
 800863e:	4413      	add	r3, r2
 8008640:	3b01      	subs	r3, #1
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	8912      	ldrh	r2, [r2, #8]
 8008646:	fbb3 f3f2 	udiv	r3, r3, r2
 800864a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800864c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800864e:	8b7b      	ldrh	r3, [r7, #26]
 8008650:	429a      	cmp	r2, r3
 8008652:	d90b      	bls.n	800866c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008654:	8b7b      	ldrh	r3, [r7, #26]
 8008656:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008658:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	8912      	ldrh	r2, [r2, #8]
 800865e:	fb03 f202 	mul.w	r2, r3, r2
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	611a      	str	r2, [r3, #16]
 8008666:	e001      	b.n	800866c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008668:	2301      	movs	r3, #1
 800866a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	78db      	ldrb	r3, [r3, #3]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d007      	beq.n	8008684 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008674:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	8912      	ldrh	r2, [r2, #8]
 800867a:	fb03 f202 	mul.w	r2, r3, r2
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	611a      	str	r2, [r3, #16]
 8008682:	e003      	b.n	800868c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	695a      	ldr	r2, [r3, #20]
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008694:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008696:	04d9      	lsls	r1, r3, #19
 8008698:	4b63      	ldr	r3, [pc, #396]	; (8008828 <USB_HC_StartXfer+0x280>)
 800869a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800869c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	7a9b      	ldrb	r3, [r3, #10]
 80086a2:	075b      	lsls	r3, r3, #29
 80086a4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80086a8:	69f9      	ldr	r1, [r7, #28]
 80086aa:	0148      	lsls	r0, r1, #5
 80086ac:	6a39      	ldr	r1, [r7, #32]
 80086ae:	4401      	add	r1, r0
 80086b0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80086b4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80086b6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80086b8:	79fb      	ldrb	r3, [r7, #7]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d009      	beq.n	80086d2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	68d9      	ldr	r1, [r3, #12]
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	015a      	lsls	r2, r3, #5
 80086c6:	6a3b      	ldr	r3, [r7, #32]
 80086c8:	4413      	add	r3, r2
 80086ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ce:	460a      	mov	r2, r1
 80086d0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	bf0c      	ite	eq
 80086e2:	2301      	moveq	r3, #1
 80086e4:	2300      	movne	r3, #0
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	69fa      	ldr	r2, [r7, #28]
 80086fa:	0151      	lsls	r1, r2, #5
 80086fc:	6a3a      	ldr	r2, [r7, #32]
 80086fe:	440a      	add	r2, r1
 8008700:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008704:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008708:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	015a      	lsls	r2, r3, #5
 800870e:	6a3b      	ldr	r3, [r7, #32]
 8008710:	4413      	add	r3, r2
 8008712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	7e7b      	ldrb	r3, [r7, #25]
 800871a:	075b      	lsls	r3, r3, #29
 800871c:	69f9      	ldr	r1, [r7, #28]
 800871e:	0148      	lsls	r0, r1, #5
 8008720:	6a39      	ldr	r1, [r7, #32]
 8008722:	4401      	add	r1, r0
 8008724:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008728:	4313      	orrs	r3, r2
 800872a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	6a3b      	ldr	r3, [r7, #32]
 8008732:	4413      	add	r3, r2
 8008734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008742:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	78db      	ldrb	r3, [r3, #3]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d004      	beq.n	8008756 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008752:	613b      	str	r3, [r7, #16]
 8008754:	e003      	b.n	800875e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800875c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008764:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	015a      	lsls	r2, r3, #5
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	4413      	add	r3, r2
 800876e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008772:	461a      	mov	r2, r3
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008778:	79fb      	ldrb	r3, [r7, #7]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800877e:	2300      	movs	r3, #0
 8008780:	e04e      	b.n	8008820 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	78db      	ldrb	r3, [r3, #3]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d149      	bne.n	800881e <USB_HC_StartXfer+0x276>
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d045      	beq.n	800881e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	79db      	ldrb	r3, [r3, #7]
 8008796:	2b03      	cmp	r3, #3
 8008798:	d830      	bhi.n	80087fc <USB_HC_StartXfer+0x254>
 800879a:	a201      	add	r2, pc, #4	; (adr r2, 80087a0 <USB_HC_StartXfer+0x1f8>)
 800879c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a0:	080087b1 	.word	0x080087b1
 80087a4:	080087d5 	.word	0x080087d5
 80087a8:	080087b1 	.word	0x080087b1
 80087ac:	080087d5 	.word	0x080087d5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	695b      	ldr	r3, [r3, #20]
 80087b4:	3303      	adds	r3, #3
 80087b6:	089b      	lsrs	r3, r3, #2
 80087b8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80087ba:	8afa      	ldrh	r2, [r7, #22]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d91c      	bls.n	8008800 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	f043 0220 	orr.w	r2, r3, #32
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	619a      	str	r2, [r3, #24]
        }
        break;
 80087d2:	e015      	b.n	8008800 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	3303      	adds	r3, #3
 80087da:	089b      	lsrs	r3, r3, #2
 80087dc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80087de:	8afa      	ldrh	r2, [r7, #22]
 80087e0:	6a3b      	ldr	r3, [r7, #32]
 80087e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d90a      	bls.n	8008804 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	699b      	ldr	r3, [r3, #24]
 80087f2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	619a      	str	r2, [r3, #24]
        }
        break;
 80087fa:	e003      	b.n	8008804 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80087fc:	bf00      	nop
 80087fe:	e002      	b.n	8008806 <USB_HC_StartXfer+0x25e>
        break;
 8008800:	bf00      	nop
 8008802:	e000      	b.n	8008806 <USB_HC_StartXfer+0x25e>
        break;
 8008804:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	68d9      	ldr	r1, [r3, #12]
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	785a      	ldrb	r2, [r3, #1]
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	b29b      	uxth	r3, r3
 8008814:	2000      	movs	r0, #0
 8008816:	9000      	str	r0, [sp, #0]
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f7ff fb31 	bl	8007e80 <USB_WritePacket>
  }

  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3728      	adds	r7, #40	; 0x28
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	1ff80000 	.word	0x1ff80000

0800882c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800883e:	695b      	ldr	r3, [r3, #20]
 8008840:	b29b      	uxth	r3, r3
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr

0800884e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800884e:	b480      	push	{r7}
 8008850:	b089      	sub	sp, #36	; 0x24
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	460b      	mov	r3, r1
 8008858:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800885e:	78fb      	ldrb	r3, [r7, #3]
 8008860:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008862:	2300      	movs	r3, #0
 8008864:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	015a      	lsls	r2, r3, #5
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	4413      	add	r3, r2
 800886e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	0c9b      	lsrs	r3, r3, #18
 8008876:	f003 0303 	and.w	r3, r3, #3
 800887a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	015a      	lsls	r2, r3, #5
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	4413      	add	r3, r2
 8008884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	0fdb      	lsrs	r3, r3, #31
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f003 0320 	and.w	r3, r3, #32
 800889a:	2b20      	cmp	r3, #32
 800889c:	d104      	bne.n	80088a8 <USB_HC_Halt+0x5a>
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d101      	bne.n	80088a8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80088a4:	2300      	movs	r3, #0
 80088a6:	e0c8      	b.n	8008a3a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d002      	beq.n	80088b4 <USB_HC_Halt+0x66>
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	2b02      	cmp	r3, #2
 80088b2:	d163      	bne.n	800897c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	0151      	lsls	r1, r2, #5
 80088c6:	69fa      	ldr	r2, [r7, #28]
 80088c8:	440a      	add	r2, r1
 80088ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f003 0320 	and.w	r3, r3, #32
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f040 80ab 	bne.w	8008a38 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d133      	bne.n	8008956 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	69ba      	ldr	r2, [r7, #24]
 80088fe:	0151      	lsls	r1, r2, #5
 8008900:	69fa      	ldr	r2, [r7, #28]
 8008902:	440a      	add	r2, r1
 8008904:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008908:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800890c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800890e:	69bb      	ldr	r3, [r7, #24]
 8008910:	015a      	lsls	r2, r3, #5
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	4413      	add	r3, r2
 8008916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	0151      	lsls	r1, r2, #5
 8008920:	69fa      	ldr	r2, [r7, #28]
 8008922:	440a      	add	r2, r1
 8008924:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008928:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800892c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	3301      	adds	r3, #1
 8008932:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800893a:	d81d      	bhi.n	8008978 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	015a      	lsls	r2, r3, #5
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	4413      	add	r3, r2
 8008944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800894e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008952:	d0ec      	beq.n	800892e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008954:	e070      	b.n	8008a38 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	015a      	lsls	r2, r3, #5
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	4413      	add	r3, r2
 800895e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	0151      	lsls	r1, r2, #5
 8008968:	69fa      	ldr	r2, [r7, #28]
 800896a:	440a      	add	r2, r1
 800896c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008970:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008974:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008976:	e05f      	b.n	8008a38 <USB_HC_Halt+0x1ea>
            break;
 8008978:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800897a:	e05d      	b.n	8008a38 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	4413      	add	r3, r2
 8008984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69ba      	ldr	r2, [r7, #24]
 800898c:	0151      	lsls	r1, r2, #5
 800898e:	69fa      	ldr	r2, [r7, #28]
 8008990:	440a      	add	r2, r1
 8008992:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008996:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800899a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d133      	bne.n	8008a14 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	015a      	lsls	r2, r3, #5
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	4413      	add	r3, r2
 80089b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	0151      	lsls	r1, r2, #5
 80089be:	69fa      	ldr	r2, [r7, #28]
 80089c0:	440a      	add	r2, r1
 80089c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	015a      	lsls	r2, r3, #5
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	4413      	add	r3, r2
 80089d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	69ba      	ldr	r2, [r7, #24]
 80089dc:	0151      	lsls	r1, r2, #5
 80089de:	69fa      	ldr	r2, [r7, #28]
 80089e0:	440a      	add	r2, r1
 80089e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	3301      	adds	r3, #1
 80089f0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089f8:	d81d      	bhi.n	8008a36 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a10:	d0ec      	beq.n	80089ec <USB_HC_Halt+0x19e>
 8008a12:	e011      	b.n	8008a38 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	015a      	lsls	r2, r3, #5
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	69ba      	ldr	r2, [r7, #24]
 8008a24:	0151      	lsls	r1, r2, #5
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	440a      	add	r2, r1
 8008a2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a32:	6013      	str	r3, [r2, #0]
 8008a34:	e000      	b.n	8008a38 <USB_HC_Halt+0x1ea>
          break;
 8008a36:	bf00      	nop
    }
  }

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3724      	adds	r7, #36	; 0x24
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
	...

08008a48 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008a58:	78fb      	ldrb	r3, [r7, #3]
 8008a5a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	04da      	lsls	r2, r3, #19
 8008a64:	4b15      	ldr	r3, [pc, #84]	; (8008abc <USB_DoPing+0x74>)
 8008a66:	4013      	ands	r3, r2
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	0151      	lsls	r1, r2, #5
 8008a6c:	697a      	ldr	r2, [r7, #20]
 8008a6e:	440a      	add	r2, r1
 8008a70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a78:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a90:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a98:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	015a      	lsls	r2, r3, #5
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	371c      	adds	r7, #28
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	1ff80000 	.word	0x1ff80000

08008ac0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b088      	sub	sp, #32
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f7ff f911 	bl	8007cfc <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008ada:	2110      	movs	r1, #16
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f7ff f96b 	bl	8007db8 <USB_FlushTxFifo>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d001      	beq.n	8008aec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f7ff f997 	bl	8007e20 <USB_FlushRxFifo>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d001      	beq.n	8008afc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008afc:	2300      	movs	r3, #0
 8008afe:	61bb      	str	r3, [r7, #24]
 8008b00:	e01f      	b.n	8008b42 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	015a      	lsls	r2, r3, #5
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	4413      	add	r3, r2
 8008b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b20:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b28:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b36:	461a      	mov	r2, r3
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	61bb      	str	r3, [r7, #24]
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	2b0f      	cmp	r3, #15
 8008b46:	d9dc      	bls.n	8008b02 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008b48:	2300      	movs	r3, #0
 8008b4a:	61bb      	str	r3, [r7, #24]
 8008b4c:	e034      	b.n	8008bb8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	015a      	lsls	r2, r3, #5
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	4413      	add	r3, r2
 8008b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b64:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	015a      	lsls	r2, r3, #5
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b82:	461a      	mov	r2, r3
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b94:	d80c      	bhi.n	8008bb0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	015a      	lsls	r2, r3, #5
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ba8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008bac:	d0ec      	beq.n	8008b88 <USB_StopHost+0xc8>
 8008bae:	e000      	b.n	8008bb2 <USB_StopHost+0xf2>
        break;
 8008bb0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	61bb      	str	r3, [r7, #24]
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	2b0f      	cmp	r3, #15
 8008bbc:	d9c7      	bls.n	8008b4e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8008bca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f7ff f880 	bl	8007cda <USB_EnableGlobalInt>

  return ret;
 8008bda:	7ffb      	ldrb	r3, [r7, #31]
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3720      	adds	r7, #32
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008be4:	b590      	push	{r4, r7, lr}
 8008be6:	b089      	sub	sp, #36	; 0x24
 8008be8:	af04      	add	r7, sp, #16
 8008bea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008bec:	2301      	movs	r3, #1
 8008bee:	2202      	movs	r2, #2
 8008bf0:	2102      	movs	r1, #2
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 fc66 	bl	80094c4 <USBH_FindInterface>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008bfc:	7bfb      	ldrb	r3, [r7, #15]
 8008bfe:	2bff      	cmp	r3, #255	; 0xff
 8008c00:	d002      	beq.n	8008c08 <USBH_CDC_InterfaceInit+0x24>
 8008c02:	7bfb      	ldrb	r3, [r7, #15]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d901      	bls.n	8008c0c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008c08:	2302      	movs	r3, #2
 8008c0a:	e13d      	b.n	8008e88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 fc3b 	bl	800948c <USBH_SelectInterface>
 8008c16:	4603      	mov	r3, r0
 8008c18:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008c1a:	7bbb      	ldrb	r3, [r7, #14]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008c20:	2302      	movs	r3, #2
 8008c22:	e131      	b.n	8008e88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008c2a:	2050      	movs	r0, #80	; 0x50
 8008c2c:	f002 fad2 	bl	800b1d4 <malloc>
 8008c30:	4603      	mov	r3, r0
 8008c32:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008c44:	2302      	movs	r3, #2
 8008c46:	e11f      	b.n	8008e88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008c48:	2250      	movs	r2, #80	; 0x50
 8008c4a:	2100      	movs	r1, #0
 8008c4c:	68b8      	ldr	r0, [r7, #8]
 8008c4e:	f003 f9eb 	bl	800c028 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008c52:	7bfb      	ldrb	r3, [r7, #15]
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	211a      	movs	r1, #26
 8008c58:	fb01 f303 	mul.w	r3, r1, r3
 8008c5c:	4413      	add	r3, r2
 8008c5e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	b25b      	sxtb	r3, r3
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	da15      	bge.n	8008c96 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	211a      	movs	r1, #26
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	4413      	add	r3, r2
 8008c76:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008c7a:	781a      	ldrb	r2, [r3, #0]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008c80:	7bfb      	ldrb	r3, [r7, #15]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	211a      	movs	r1, #26
 8008c86:	fb01 f303 	mul.w	r3, r1, r3
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008c90:	881a      	ldrh	r2, [r3, #0]
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	785b      	ldrb	r3, [r3, #1]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f001 ff2e 	bl	800aafe <USBH_AllocPipe>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	7819      	ldrb	r1, [r3, #0]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	7858      	ldrb	r0, [r3, #1]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008cbe:	68ba      	ldr	r2, [r7, #8]
 8008cc0:	8952      	ldrh	r2, [r2, #10]
 8008cc2:	9202      	str	r2, [sp, #8]
 8008cc4:	2203      	movs	r2, #3
 8008cc6:	9201      	str	r2, [sp, #4]
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	4623      	mov	r3, r4
 8008ccc:	4602      	mov	r2, r0
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f001 fee6 	bl	800aaa0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f002 f9f5 	bl	800b0cc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	210a      	movs	r1, #10
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fbeb 	bl	80094c4 <USBH_FindInterface>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008cf2:	7bfb      	ldrb	r3, [r7, #15]
 8008cf4:	2bff      	cmp	r3, #255	; 0xff
 8008cf6:	d002      	beq.n	8008cfe <USBH_CDC_InterfaceInit+0x11a>
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d901      	bls.n	8008d02 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008cfe:	2302      	movs	r3, #2
 8008d00:	e0c2      	b.n	8008e88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008d02:	7bfb      	ldrb	r3, [r7, #15]
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	211a      	movs	r1, #26
 8008d08:	fb01 f303 	mul.w	r3, r1, r3
 8008d0c:	4413      	add	r3, r2
 8008d0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	b25b      	sxtb	r3, r3
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	da16      	bge.n	8008d48 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d1a:	7bfb      	ldrb	r3, [r7, #15]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	211a      	movs	r1, #26
 8008d20:	fb01 f303 	mul.w	r3, r1, r3
 8008d24:	4413      	add	r3, r2
 8008d26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d2a:	781a      	ldrb	r2, [r3, #0]
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d30:	7bfb      	ldrb	r3, [r7, #15]
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	211a      	movs	r1, #26
 8008d36:	fb01 f303 	mul.w	r3, r1, r3
 8008d3a:	4413      	add	r3, r2
 8008d3c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008d40:	881a      	ldrh	r2, [r3, #0]
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	835a      	strh	r2, [r3, #26]
 8008d46:	e015      	b.n	8008d74 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d48:	7bfb      	ldrb	r3, [r7, #15]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	211a      	movs	r1, #26
 8008d4e:	fb01 f303 	mul.w	r3, r1, r3
 8008d52:	4413      	add	r3, r2
 8008d54:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d58:	781a      	ldrb	r2, [r3, #0]
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d5e:	7bfb      	ldrb	r3, [r7, #15]
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	211a      	movs	r1, #26
 8008d64:	fb01 f303 	mul.w	r3, r1, r3
 8008d68:	4413      	add	r3, r2
 8008d6a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008d6e:	881a      	ldrh	r2, [r3, #0]
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008d74:	7bfb      	ldrb	r3, [r7, #15]
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	211a      	movs	r1, #26
 8008d7a:	fb01 f303 	mul.w	r3, r1, r3
 8008d7e:	4413      	add	r3, r2
 8008d80:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	b25b      	sxtb	r3, r3
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	da16      	bge.n	8008dba <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	211a      	movs	r1, #26
 8008d92:	fb01 f303 	mul.w	r3, r1, r3
 8008d96:	4413      	add	r3, r2
 8008d98:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008d9c:	781a      	ldrb	r2, [r3, #0]
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	211a      	movs	r1, #26
 8008da8:	fb01 f303 	mul.w	r3, r1, r3
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008db2:	881a      	ldrh	r2, [r3, #0]
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	835a      	strh	r2, [r3, #26]
 8008db8:	e015      	b.n	8008de6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008dba:	7bfb      	ldrb	r3, [r7, #15]
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	211a      	movs	r1, #26
 8008dc0:	fb01 f303 	mul.w	r3, r1, r3
 8008dc4:	4413      	add	r3, r2
 8008dc6:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008dca:	781a      	ldrb	r2, [r3, #0]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	211a      	movs	r1, #26
 8008dd6:	fb01 f303 	mul.w	r3, r1, r3
 8008dda:	4413      	add	r3, r2
 8008ddc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008de0:	881a      	ldrh	r2, [r3, #0]
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	7b9b      	ldrb	r3, [r3, #14]
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f001 fe86 	bl	800aafe <USBH_AllocPipe>
 8008df2:	4603      	mov	r3, r0
 8008df4:	461a      	mov	r2, r3
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	7bdb      	ldrb	r3, [r3, #15]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f001 fe7c 	bl	800aafe <USBH_AllocPipe>
 8008e06:	4603      	mov	r3, r0
 8008e08:	461a      	mov	r2, r3
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	7b59      	ldrb	r1, [r3, #13]
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	7b98      	ldrb	r0, [r3, #14]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e22:	68ba      	ldr	r2, [r7, #8]
 8008e24:	8b12      	ldrh	r2, [r2, #24]
 8008e26:	9202      	str	r2, [sp, #8]
 8008e28:	2202      	movs	r2, #2
 8008e2a:	9201      	str	r2, [sp, #4]
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	4623      	mov	r3, r4
 8008e30:	4602      	mov	r2, r0
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f001 fe34 	bl	800aaa0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	7b19      	ldrb	r1, [r3, #12]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	7bd8      	ldrb	r0, [r3, #15]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	8b52      	ldrh	r2, [r2, #26]
 8008e50:	9202      	str	r2, [sp, #8]
 8008e52:	2202      	movs	r2, #2
 8008e54:	9201      	str	r2, [sp, #4]
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	4623      	mov	r3, r4
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f001 fe1f 	bl	800aaa0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	7b5b      	ldrb	r3, [r3, #13]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	4619      	mov	r1, r3
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f002 f92a 	bl	800b0cc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	7b1b      	ldrb	r3, [r3, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f002 f923 	bl	800b0cc <USBH_LL_SetToggle>

  return USBH_OK;
 8008e86:	2300      	movs	r3, #0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3714      	adds	r7, #20
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd90      	pop	{r4, r7, pc}

08008e90 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e9e:	69db      	ldr	r3, [r3, #28]
 8008ea0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00e      	beq.n	8008ec8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	4619      	mov	r1, r3
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f001 fe14 	bl	800aade <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f001 fe3f 	bl	800ab40 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	7b1b      	ldrb	r3, [r3, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d00e      	beq.n	8008eee <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	7b1b      	ldrb	r3, [r3, #12]
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f001 fe01 	bl	800aade <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	7b1b      	ldrb	r3, [r3, #12]
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f001 fe2c 	bl	800ab40 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2200      	movs	r2, #0
 8008eec:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	7b5b      	ldrb	r3, [r3, #13]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00e      	beq.n	8008f14 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	7b5b      	ldrb	r3, [r3, #13]
 8008efa:	4619      	mov	r1, r3
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f001 fdee 	bl	800aade <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	7b5b      	ldrb	r3, [r3, #13]
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f001 fe19 	bl	800ab40 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f1a:	69db      	ldr	r3, [r3, #28]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00b      	beq.n	8008f38 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f26:	69db      	ldr	r3, [r3, #28]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f002 f95b 	bl	800b1e4 <free>
    phost->pActiveClass->pData = 0U;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f34:	2200      	movs	r2, #0
 8008f36:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b084      	sub	sp, #16
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	3340      	adds	r3, #64	; 0x40
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f8b1 	bl	80090c2 <GetLineCoding>
 8008f60:	4603      	mov	r3, r0
 8008f62:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008f64:	7afb      	ldrb	r3, [r7, #11]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d105      	bne.n	8008f76 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008f70:	2102      	movs	r1, #2
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008f76:	7afb      	ldrb	r3, [r7, #11]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f96:	69db      	ldr	r3, [r3, #28]
 8008f98:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008fa0:	2b04      	cmp	r3, #4
 8008fa2:	d877      	bhi.n	8009094 <USBH_CDC_Process+0x114>
 8008fa4:	a201      	add	r2, pc, #4	; (adr r2, 8008fac <USBH_CDC_Process+0x2c>)
 8008fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008faa:	bf00      	nop
 8008fac:	08008fc1 	.word	0x08008fc1
 8008fb0:	08008fc7 	.word	0x08008fc7
 8008fb4:	08008ff7 	.word	0x08008ff7
 8008fb8:	0800906b 	.word	0x0800906b
 8008fbc:	08009079 	.word	0x08009079
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8008fc4:	e06d      	b.n	80090a2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f897 	bl	8009100 <SetLineCoding>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008fd6:	7bbb      	ldrb	r3, [r7, #14]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d104      	bne.n	8008fe6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	2202      	movs	r2, #2
 8008fe0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008fe4:	e058      	b.n	8009098 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008fe6:	7bbb      	ldrb	r3, [r7, #14]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d055      	beq.n	8009098 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	2204      	movs	r2, #4
 8008ff0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008ff4:	e050      	b.n	8009098 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	3340      	adds	r3, #64	; 0x40
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f860 	bl	80090c2 <GetLineCoding>
 8009002:	4603      	mov	r3, r0
 8009004:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009006:	7bbb      	ldrb	r3, [r7, #14]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d126      	bne.n	800905a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800901e:	791b      	ldrb	r3, [r3, #4]
 8009020:	429a      	cmp	r2, r3
 8009022:	d13b      	bne.n	800909c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800902e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009030:	429a      	cmp	r2, r3
 8009032:	d133      	bne.n	800909c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800903e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009040:	429a      	cmp	r2, r3
 8009042:	d12b      	bne.n	800909c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800904c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800904e:	429a      	cmp	r2, r3
 8009050:	d124      	bne.n	800909c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 f958 	bl	8009308 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009058:	e020      	b.n	800909c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800905a:	7bbb      	ldrb	r3, [r7, #14]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d01d      	beq.n	800909c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	2204      	movs	r2, #4
 8009064:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009068:	e018      	b.n	800909c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f867 	bl	800913e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 f8da 	bl	800922a <CDC_ProcessReception>
      break;
 8009076:	e014      	b.n	80090a2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009078:	2100      	movs	r1, #0
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 ffef 	bl	800a05e <USBH_ClrFeature>
 8009080:	4603      	mov	r3, r0
 8009082:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009084:	7bbb      	ldrb	r3, [r7, #14]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10a      	bne.n	80090a0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2200      	movs	r2, #0
 800908e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8009092:	e005      	b.n	80090a0 <USBH_CDC_Process+0x120>

    default:
      break;
 8009094:	bf00      	nop
 8009096:	e004      	b.n	80090a2 <USBH_CDC_Process+0x122>
      break;
 8009098:	bf00      	nop
 800909a:	e002      	b.n	80090a2 <USBH_CDC_Process+0x122>
      break;
 800909c:	bf00      	nop
 800909e:	e000      	b.n	80090a2 <USBH_CDC_Process+0x122>
      break;
 80090a0:	bf00      	nop

  }

  return status;
 80090a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr

080090c2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	22a1      	movs	r2, #161	; 0xa1
 80090d0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2221      	movs	r2, #33	; 0x21
 80090d6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2207      	movs	r2, #7
 80090e8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	2207      	movs	r2, #7
 80090ee:	4619      	mov	r1, r3
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f001 fa83 	bl	800a5fc <USBH_CtlReq>
 80090f6:	4603      	mov	r3, r0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3708      	adds	r7, #8
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2221      	movs	r2, #33	; 0x21
 800910e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2220      	movs	r2, #32
 8009114:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2207      	movs	r2, #7
 8009126:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	2207      	movs	r2, #7
 800912c:	4619      	mov	r1, r3
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f001 fa64 	bl	800a5fc <USBH_CtlReq>
 8009134:	4603      	mov	r3, r0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b086      	sub	sp, #24
 8009142:	af02      	add	r7, sp, #8
 8009144:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800914c:	69db      	ldr	r3, [r3, #28]
 800914e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009150:	2300      	movs	r3, #0
 8009152:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800915a:	2b01      	cmp	r3, #1
 800915c:	d002      	beq.n	8009164 <CDC_ProcessTransmission+0x26>
 800915e:	2b02      	cmp	r3, #2
 8009160:	d023      	beq.n	80091aa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009162:	e05e      	b.n	8009222 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	8b12      	ldrh	r2, [r2, #24]
 800916c:	4293      	cmp	r3, r2
 800916e:	d90b      	bls.n	8009188 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	69d9      	ldr	r1, [r3, #28]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8b1a      	ldrh	r2, [r3, #24]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	7b5b      	ldrb	r3, [r3, #13]
 800917c:	2001      	movs	r0, #1
 800917e:	9000      	str	r0, [sp, #0]
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f001 fc4a 	bl	800aa1a <USBH_BulkSendData>
 8009186:	e00b      	b.n	80091a0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8009190:	b29a      	uxth	r2, r3
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	7b5b      	ldrb	r3, [r3, #13]
 8009196:	2001      	movs	r0, #1
 8009198:	9000      	str	r0, [sp, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f001 fc3d 	bl	800aa1a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2202      	movs	r2, #2
 80091a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80091a8:	e03b      	b.n	8009222 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	7b5b      	ldrb	r3, [r3, #13]
 80091ae:	4619      	mov	r1, r3
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f001 ff61 	bl	800b078 <USBH_LL_GetURBState>
 80091b6:	4603      	mov	r3, r0
 80091b8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80091ba:	7afb      	ldrb	r3, [r7, #11]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d128      	bne.n	8009212 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	8b12      	ldrh	r2, [r2, #24]
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d90e      	bls.n	80091ea <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	8b12      	ldrh	r2, [r2, #24]
 80091d4:	1a9a      	subs	r2, r3, r2
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	8b12      	ldrh	r2, [r2, #24]
 80091e2:	441a      	add	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	61da      	str	r2, [r3, #28]
 80091e8:	e002      	b.n	80091f0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2200      	movs	r2, #0
 80091ee:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d004      	beq.n	8009202 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009200:	e00e      	b.n	8009220 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2200      	movs	r2, #0
 8009206:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 f868 	bl	80092e0 <USBH_CDC_TransmitCallback>
      break;
 8009210:	e006      	b.n	8009220 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009212:	7afb      	ldrb	r3, [r7, #11]
 8009214:	2b02      	cmp	r3, #2
 8009216:	d103      	bne.n	8009220 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009220:	bf00      	nop
  }
}
 8009222:	bf00      	nop
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b086      	sub	sp, #24
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009238:	69db      	ldr	r3, [r3, #28]
 800923a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800923c:	2300      	movs	r3, #0
 800923e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009246:	2b03      	cmp	r3, #3
 8009248:	d002      	beq.n	8009250 <CDC_ProcessReception+0x26>
 800924a:	2b04      	cmp	r3, #4
 800924c:	d00e      	beq.n	800926c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800924e:	e043      	b.n	80092d8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	6a19      	ldr	r1, [r3, #32]
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	8b5a      	ldrh	r2, [r3, #26]
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	7b1b      	ldrb	r3, [r3, #12]
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f001 fc01 	bl	800aa64 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2204      	movs	r2, #4
 8009266:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800926a:	e035      	b.n	80092d8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	7b1b      	ldrb	r3, [r3, #12]
 8009270:	4619      	mov	r1, r3
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f001 ff00 	bl	800b078 <USBH_LL_GetURBState>
 8009278:	4603      	mov	r3, r0
 800927a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800927c:	7cfb      	ldrb	r3, [r7, #19]
 800927e:	2b01      	cmp	r3, #1
 8009280:	d129      	bne.n	80092d6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	7b1b      	ldrb	r3, [r3, #12]
 8009286:	4619      	mov	r1, r3
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f001 fe63 	bl	800af54 <USBH_LL_GetLastXferSize>
 800928e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	429a      	cmp	r2, r3
 8009298:	d016      	beq.n	80092c8 <CDC_ProcessReception+0x9e>
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	8b5b      	ldrh	r3, [r3, #26]
 800929e:	461a      	mov	r2, r3
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d910      	bls.n	80092c8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	1ad2      	subs	r2, r2, r3
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	6a1a      	ldr	r2, [r3, #32]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	441a      	add	r2, r3
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	2203      	movs	r2, #3
 80092c2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80092c6:	e006      	b.n	80092d6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f80f 	bl	80092f4 <USBH_CDC_ReceiveCallback>
      break;
 80092d6:	bf00      	nop
  }
}
 80092d8:	bf00      	nop
 80092da:	3718      	adds	r7, #24
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4613      	mov	r3, r2
 8009328:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d101      	bne.n	8009334 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009330:	2302      	movs	r3, #2
 8009332:	e029      	b.n	8009388 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	79fa      	ldrb	r2, [r7, #7]
 8009338:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2200      	movs	r2, #0
 8009340:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f000 f81f 	bl	8009390 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2200      	movs	r2, #0
 8009366:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d003      	beq.n	8009380 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f001 fd33 	bl	800adec <USBH_LL_Init>

  return USBH_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009390:	b480      	push	{r7}
 8009392:	b085      	sub	sp, #20
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009398:	2300      	movs	r3, #0
 800939a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800939c:	2300      	movs	r3, #0
 800939e:	60fb      	str	r3, [r7, #12]
 80093a0:	e009      	b.n	80093b6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	33e0      	adds	r3, #224	; 0xe0
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4413      	add	r3, r2
 80093ac:	2200      	movs	r2, #0
 80093ae:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	3301      	adds	r3, #1
 80093b4:	60fb      	str	r3, [r7, #12]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2b0f      	cmp	r3, #15
 80093ba:	d9f2      	bls.n	80093a2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80093bc:	2300      	movs	r3, #0
 80093be:	60fb      	str	r3, [r7, #12]
 80093c0:	e009      	b.n	80093d6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80093cc:	2200      	movs	r2, #0
 80093ce:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	3301      	adds	r3, #1
 80093d4:	60fb      	str	r3, [r7, #12]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093dc:	d3f1      	bcc.n	80093c2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2201      	movs	r2, #1
 80093ee:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2240      	movs	r2, #64	; 0x40
 8009402:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2200      	movs	r2, #0
 800941e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800942a:	2300      	movs	r3, #0
}
 800942c:	4618      	mov	r0, r3
 800942e:	3714      	adds	r7, #20
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d016      	beq.n	800947a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10e      	bne.n	8009474 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800945c:	1c59      	adds	r1, r3, #1
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	33de      	adds	r3, #222	; 0xde
 8009468:	6839      	ldr	r1, [r7, #0]
 800946a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	73fb      	strb	r3, [r7, #15]
 8009472:	e004      	b.n	800947e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009474:	2302      	movs	r3, #2
 8009476:	73fb      	strb	r3, [r7, #15]
 8009478:	e001      	b.n	800947e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800947a:	2302      	movs	r3, #2
 800947c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800947e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009480:	4618      	mov	r0, r3
 8009482:	3714      	adds	r7, #20
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800948c:	b480      	push	{r7}
 800948e:	b085      	sub	sp, #20
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	460b      	mov	r3, r1
 8009496:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009498:	2300      	movs	r3, #0
 800949a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80094a2:	78fa      	ldrb	r2, [r7, #3]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d204      	bcs.n	80094b2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	78fa      	ldrb	r2, [r7, #3]
 80094ac:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80094b0:	e001      	b.n	80094b6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80094b2:	2302      	movs	r3, #2
 80094b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80094b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3714      	adds	r7, #20
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b087      	sub	sp, #28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	4608      	mov	r0, r1
 80094ce:	4611      	mov	r1, r2
 80094d0:	461a      	mov	r2, r3
 80094d2:	4603      	mov	r3, r0
 80094d4:	70fb      	strb	r3, [r7, #3]
 80094d6:	460b      	mov	r3, r1
 80094d8:	70bb      	strb	r3, [r7, #2]
 80094da:	4613      	mov	r3, r2
 80094dc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80094de:	2300      	movs	r3, #0
 80094e0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80094e2:	2300      	movs	r3, #0
 80094e4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80094ec:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80094ee:	e025      	b.n	800953c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
 80094f2:	221a      	movs	r2, #26
 80094f4:	fb02 f303 	mul.w	r3, r2, r3
 80094f8:	3308      	adds	r3, #8
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	4413      	add	r3, r2
 80094fe:	3302      	adds	r3, #2
 8009500:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	795b      	ldrb	r3, [r3, #5]
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	429a      	cmp	r2, r3
 800950a:	d002      	beq.n	8009512 <USBH_FindInterface+0x4e>
 800950c:	78fb      	ldrb	r3, [r7, #3]
 800950e:	2bff      	cmp	r3, #255	; 0xff
 8009510:	d111      	bne.n	8009536 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009516:	78ba      	ldrb	r2, [r7, #2]
 8009518:	429a      	cmp	r2, r3
 800951a:	d002      	beq.n	8009522 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800951c:	78bb      	ldrb	r3, [r7, #2]
 800951e:	2bff      	cmp	r3, #255	; 0xff
 8009520:	d109      	bne.n	8009536 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009526:	787a      	ldrb	r2, [r7, #1]
 8009528:	429a      	cmp	r2, r3
 800952a:	d002      	beq.n	8009532 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800952c:	787b      	ldrb	r3, [r7, #1]
 800952e:	2bff      	cmp	r3, #255	; 0xff
 8009530:	d101      	bne.n	8009536 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
 8009534:	e006      	b.n	8009544 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009536:	7dfb      	ldrb	r3, [r7, #23]
 8009538:	3301      	adds	r3, #1
 800953a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800953c:	7dfb      	ldrb	r3, [r7, #23]
 800953e:	2b01      	cmp	r3, #1
 8009540:	d9d6      	bls.n	80094f0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009542:	23ff      	movs	r3, #255	; 0xff
}
 8009544:	4618      	mov	r0, r3
 8009546:	371c      	adds	r7, #28
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f001 fc83 	bl	800ae64 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800955e:	2101      	movs	r1, #1
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f001 fd9c 	bl	800b09e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3708      	adds	r7, #8
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b088      	sub	sp, #32
 8009574:	af04      	add	r7, sp, #16
 8009576:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009578:	2302      	movs	r3, #2
 800957a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b01      	cmp	r3, #1
 800958a:	d102      	bne.n	8009592 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2203      	movs	r2, #3
 8009590:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b0b      	cmp	r3, #11
 800959a:	f200 81be 	bhi.w	800991a <USBH_Process+0x3aa>
 800959e:	a201      	add	r2, pc, #4	; (adr r2, 80095a4 <USBH_Process+0x34>)
 80095a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a4:	080095d5 	.word	0x080095d5
 80095a8:	08009607 	.word	0x08009607
 80095ac:	0800966f 	.word	0x0800966f
 80095b0:	080098b5 	.word	0x080098b5
 80095b4:	0800991b 	.word	0x0800991b
 80095b8:	08009713 	.word	0x08009713
 80095bc:	0800985b 	.word	0x0800985b
 80095c0:	08009749 	.word	0x08009749
 80095c4:	08009769 	.word	0x08009769
 80095c8:	08009789 	.word	0x08009789
 80095cc:	080097cd 	.word	0x080097cd
 80095d0:	0800989d 	.word	0x0800989d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 819e 	beq.w	800991e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2201      	movs	r2, #1
 80095e6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80095e8:	20c8      	movs	r0, #200	; 0xc8
 80095ea:	f001 fd9f 	bl	800b12c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f001 fc95 	bl	800af1e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009604:	e18b      	b.n	800991e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800960c:	2b01      	cmp	r3, #1
 800960e:	d107      	bne.n	8009620 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2202      	movs	r2, #2
 800961c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800961e:	e18d      	b.n	800993c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009626:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800962a:	d914      	bls.n	8009656 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009632:	3301      	adds	r3, #1
 8009634:	b2da      	uxtb	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009642:	2b03      	cmp	r3, #3
 8009644:	d903      	bls.n	800964e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	220d      	movs	r2, #13
 800964a:	701a      	strb	r2, [r3, #0]
      break;
 800964c:	e176      	b.n	800993c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2200      	movs	r2, #0
 8009652:	701a      	strb	r2, [r3, #0]
      break;
 8009654:	e172      	b.n	800993c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800965c:	f103 020a 	add.w	r2, r3, #10
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009666:	200a      	movs	r0, #10
 8009668:	f001 fd60 	bl	800b12c <USBH_Delay>
      break;
 800966c:	e166      	b.n	800993c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009674:	2b00      	cmp	r3, #0
 8009676:	d005      	beq.n	8009684 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800967e:	2104      	movs	r1, #4
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009684:	2064      	movs	r0, #100	; 0x64
 8009686:	f001 fd51 	bl	800b12c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f001 fc20 	bl	800aed0 <USBH_LL_GetSpeed>
 8009690:	4603      	mov	r3, r0
 8009692:	461a      	mov	r2, r3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2205      	movs	r2, #5
 800969e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80096a0:	2100      	movs	r1, #0
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f001 fa2b 	bl	800aafe <USBH_AllocPipe>
 80096a8:	4603      	mov	r3, r0
 80096aa:	461a      	mov	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80096b0:	2180      	movs	r1, #128	; 0x80
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f001 fa23 	bl	800aafe <USBH_AllocPipe>
 80096b8:	4603      	mov	r3, r0
 80096ba:	461a      	mov	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	7919      	ldrb	r1, [r3, #4]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80096d4:	b292      	uxth	r2, r2
 80096d6:	9202      	str	r2, [sp, #8]
 80096d8:	2200      	movs	r2, #0
 80096da:	9201      	str	r2, [sp, #4]
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	4603      	mov	r3, r0
 80096e0:	2280      	movs	r2, #128	; 0x80
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f001 f9dc 	bl	800aaa0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	7959      	ldrb	r1, [r3, #5]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80096f8:	687a      	ldr	r2, [r7, #4]
 80096fa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80096fc:	b292      	uxth	r2, r2
 80096fe:	9202      	str	r2, [sp, #8]
 8009700:	2200      	movs	r2, #0
 8009702:	9201      	str	r2, [sp, #4]
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	4603      	mov	r3, r0
 8009708:	2200      	movs	r2, #0
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f001 f9c8 	bl	800aaa0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009710:	e114      	b.n	800993c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f918 	bl	8009948 <USBH_HandleEnum>
 8009718:	4603      	mov	r3, r0
 800971a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800971c:	7bbb      	ldrb	r3, [r7, #14]
 800971e:	b2db      	uxtb	r3, r3
 8009720:	2b00      	cmp	r3, #0
 8009722:	f040 80fe 	bne.w	8009922 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009734:	2b01      	cmp	r3, #1
 8009736:	d103      	bne.n	8009740 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2208      	movs	r2, #8
 800973c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800973e:	e0f0      	b.n	8009922 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2207      	movs	r2, #7
 8009744:	701a      	strb	r2, [r3, #0]
      break;
 8009746:	e0ec      	b.n	8009922 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800974e:	2b00      	cmp	r3, #0
 8009750:	f000 80e9 	beq.w	8009926 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800975a:	2101      	movs	r1, #1
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2208      	movs	r2, #8
 8009764:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8009766:	e0de      	b.n	8009926 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800976e:	b29b      	uxth	r3, r3
 8009770:	4619      	mov	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 fc2c 	bl	8009fd0 <USBH_SetCfg>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	f040 80d5 	bne.w	800992a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2209      	movs	r2, #9
 8009784:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009786:	e0d0      	b.n	800992a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800978e:	f003 0320 	and.w	r3, r3, #32
 8009792:	2b00      	cmp	r3, #0
 8009794:	d016      	beq.n	80097c4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009796:	2101      	movs	r1, #1
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 fc3c 	bl	800a016 <USBH_SetFeature>
 800979e:	4603      	mov	r3, r0
 80097a0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80097a2:	7bbb      	ldrb	r3, [r7, #14]
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d103      	bne.n	80097b2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	220a      	movs	r2, #10
 80097ae:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80097b0:	e0bd      	b.n	800992e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80097b2:	7bbb      	ldrb	r3, [r7, #14]
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	2b03      	cmp	r3, #3
 80097b8:	f040 80b9 	bne.w	800992e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	220a      	movs	r2, #10
 80097c0:	701a      	strb	r2, [r3, #0]
      break;
 80097c2:	e0b4      	b.n	800992e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	220a      	movs	r2, #10
 80097c8:	701a      	strb	r2, [r3, #0]
      break;
 80097ca:	e0b0      	b.n	800992e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	f000 80ad 	beq.w	8009932 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80097e0:	2300      	movs	r3, #0
 80097e2:	73fb      	strb	r3, [r7, #15]
 80097e4:	e016      	b.n	8009814 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80097e6:	7bfa      	ldrb	r2, [r7, #15]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	32de      	adds	r2, #222	; 0xde
 80097ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097f0:	791a      	ldrb	r2, [r3, #4]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d108      	bne.n	800980e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80097fc:	7bfa      	ldrb	r2, [r7, #15]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	32de      	adds	r2, #222	; 0xde
 8009802:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800980c:	e005      	b.n	800981a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800980e:	7bfb      	ldrb	r3, [r7, #15]
 8009810:	3301      	adds	r3, #1
 8009812:	73fb      	strb	r3, [r7, #15]
 8009814:	7bfb      	ldrb	r3, [r7, #15]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d0e5      	beq.n	80097e6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009820:	2b00      	cmp	r3, #0
 8009822:	d016      	beq.n	8009852 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	4798      	blx	r3
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d109      	bne.n	800984a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2206      	movs	r2, #6
 800983a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009842:	2103      	movs	r1, #3
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009848:	e073      	b.n	8009932 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	220d      	movs	r2, #13
 800984e:	701a      	strb	r2, [r3, #0]
      break;
 8009850:	e06f      	b.n	8009932 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	220d      	movs	r2, #13
 8009856:	701a      	strb	r2, [r3, #0]
      break;
 8009858:	e06b      	b.n	8009932 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009860:	2b00      	cmp	r3, #0
 8009862:	d017      	beq.n	8009894 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	4798      	blx	r3
 8009870:	4603      	mov	r3, r0
 8009872:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009874:	7bbb      	ldrb	r3, [r7, #14]
 8009876:	b2db      	uxtb	r3, r3
 8009878:	2b00      	cmp	r3, #0
 800987a:	d103      	bne.n	8009884 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	220b      	movs	r2, #11
 8009880:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009882:	e058      	b.n	8009936 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8009884:	7bbb      	ldrb	r3, [r7, #14]
 8009886:	b2db      	uxtb	r3, r3
 8009888:	2b02      	cmp	r3, #2
 800988a:	d154      	bne.n	8009936 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	220d      	movs	r2, #13
 8009890:	701a      	strb	r2, [r3, #0]
      break;
 8009892:	e050      	b.n	8009936 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	220d      	movs	r2, #13
 8009898:	701a      	strb	r2, [r3, #0]
      break;
 800989a:	e04c      	b.n	8009936 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d049      	beq.n	800993a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098ac:	695b      	ldr	r3, [r3, #20]
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	4798      	blx	r3
      }
      break;
 80098b2:	e042      	b.n	800993a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f7ff fd67 	bl	8009390 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d009      	beq.n	80098e0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d005      	beq.n	80098f6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80098f0:	2105      	movs	r1, #5
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d107      	bne.n	8009912 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7ff fe20 	bl	8009550 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009910:	e014      	b.n	800993c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f001 faa6 	bl	800ae64 <USBH_LL_Start>
      break;
 8009918:	e010      	b.n	800993c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800991a:	bf00      	nop
 800991c:	e00e      	b.n	800993c <USBH_Process+0x3cc>
      break;
 800991e:	bf00      	nop
 8009920:	e00c      	b.n	800993c <USBH_Process+0x3cc>
      break;
 8009922:	bf00      	nop
 8009924:	e00a      	b.n	800993c <USBH_Process+0x3cc>
    break;
 8009926:	bf00      	nop
 8009928:	e008      	b.n	800993c <USBH_Process+0x3cc>
      break;
 800992a:	bf00      	nop
 800992c:	e006      	b.n	800993c <USBH_Process+0x3cc>
      break;
 800992e:	bf00      	nop
 8009930:	e004      	b.n	800993c <USBH_Process+0x3cc>
      break;
 8009932:	bf00      	nop
 8009934:	e002      	b.n	800993c <USBH_Process+0x3cc>
      break;
 8009936:	bf00      	nop
 8009938:	e000      	b.n	800993c <USBH_Process+0x3cc>
      break;
 800993a:	bf00      	nop
  }
  return USBH_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop

08009948 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b088      	sub	sp, #32
 800994c:	af04      	add	r7, sp, #16
 800994e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009950:	2301      	movs	r3, #1
 8009952:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009954:	2301      	movs	r3, #1
 8009956:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	785b      	ldrb	r3, [r3, #1]
 800995c:	2b07      	cmp	r3, #7
 800995e:	f200 81c1 	bhi.w	8009ce4 <USBH_HandleEnum+0x39c>
 8009962:	a201      	add	r2, pc, #4	; (adr r2, 8009968 <USBH_HandleEnum+0x20>)
 8009964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009968:	08009989 	.word	0x08009989
 800996c:	08009a47 	.word	0x08009a47
 8009970:	08009ab1 	.word	0x08009ab1
 8009974:	08009b3f 	.word	0x08009b3f
 8009978:	08009ba9 	.word	0x08009ba9
 800997c:	08009c19 	.word	0x08009c19
 8009980:	08009c5f 	.word	0x08009c5f
 8009984:	08009ca5 	.word	0x08009ca5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009988:	2108      	movs	r1, #8
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 fa50 	bl	8009e30 <USBH_Get_DevDesc>
 8009990:	4603      	mov	r3, r0
 8009992:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009994:	7bbb      	ldrb	r3, [r7, #14]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d130      	bne.n	80099fc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	7919      	ldrb	r1, [r3, #4]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80099be:	b292      	uxth	r2, r2
 80099c0:	9202      	str	r2, [sp, #8]
 80099c2:	2200      	movs	r2, #0
 80099c4:	9201      	str	r2, [sp, #4]
 80099c6:	9300      	str	r3, [sp, #0]
 80099c8:	4603      	mov	r3, r0
 80099ca:	2280      	movs	r2, #128	; 0x80
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f001 f867 	bl	800aaa0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	7959      	ldrb	r1, [r3, #5]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099e6:	b292      	uxth	r2, r2
 80099e8:	9202      	str	r2, [sp, #8]
 80099ea:	2200      	movs	r2, #0
 80099ec:	9201      	str	r2, [sp, #4]
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	4603      	mov	r3, r0
 80099f2:	2200      	movs	r2, #0
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f001 f853 	bl	800aaa0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80099fa:	e175      	b.n	8009ce8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	2b03      	cmp	r3, #3
 8009a00:	f040 8172 	bne.w	8009ce8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d903      	bls.n	8009a26 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	220d      	movs	r2, #13
 8009a22:	701a      	strb	r2, [r3, #0]
      break;
 8009a24:	e160      	b.n	8009ce8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	795b      	ldrb	r3, [r3, #5]
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f001 f887 	bl	800ab40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	791b      	ldrb	r3, [r3, #4]
 8009a36:	4619      	mov	r1, r3
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f001 f881 	bl	800ab40 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	701a      	strb	r2, [r3, #0]
      break;
 8009a44:	e150      	b.n	8009ce8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009a46:	2112      	movs	r1, #18
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 f9f1 	bl	8009e30 <USBH_Get_DevDesc>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a52:	7bbb      	ldrb	r3, [r7, #14]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d103      	bne.n	8009a60 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009a5e:	e145      	b.n	8009cec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a60:	7bbb      	ldrb	r3, [r7, #14]
 8009a62:	2b03      	cmp	r3, #3
 8009a64:	f040 8142 	bne.w	8009cec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a6e:	3301      	adds	r3, #1
 8009a70:	b2da      	uxtb	r2, r3
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a7e:	2b03      	cmp	r3, #3
 8009a80:	d903      	bls.n	8009a8a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	220d      	movs	r2, #13
 8009a86:	701a      	strb	r2, [r3, #0]
      break;
 8009a88:	e130      	b.n	8009cec <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	795b      	ldrb	r3, [r3, #5]
 8009a8e:	4619      	mov	r1, r3
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f001 f855 	bl	800ab40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	791b      	ldrb	r3, [r3, #4]
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f001 f84f 	bl	800ab40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	701a      	strb	r2, [r3, #0]
      break;
 8009aae:	e11d      	b.n	8009cec <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009ab0:	2101      	movs	r1, #1
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fa68 	bl	8009f88 <USBH_SetAddress>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009abc:	7bbb      	ldrb	r3, [r7, #14]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d132      	bne.n	8009b28 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009ac2:	2002      	movs	r0, #2
 8009ac4:	f001 fb32 	bl	800b12c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2201      	movs	r2, #1
 8009acc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2203      	movs	r2, #3
 8009ad4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	7919      	ldrb	r1, [r3, #4]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009ae6:	687a      	ldr	r2, [r7, #4]
 8009ae8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009aea:	b292      	uxth	r2, r2
 8009aec:	9202      	str	r2, [sp, #8]
 8009aee:	2200      	movs	r2, #0
 8009af0:	9201      	str	r2, [sp, #4]
 8009af2:	9300      	str	r3, [sp, #0]
 8009af4:	4603      	mov	r3, r0
 8009af6:	2280      	movs	r2, #128	; 0x80
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 ffd1 	bl	800aaa0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	7959      	ldrb	r1, [r3, #5]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b12:	b292      	uxth	r2, r2
 8009b14:	9202      	str	r2, [sp, #8]
 8009b16:	2200      	movs	r2, #0
 8009b18:	9201      	str	r2, [sp, #4]
 8009b1a:	9300      	str	r3, [sp, #0]
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2200      	movs	r2, #0
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 ffbd 	bl	800aaa0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009b26:	e0e3      	b.n	8009cf0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	2b03      	cmp	r3, #3
 8009b2c:	f040 80e0 	bne.w	8009cf0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	220d      	movs	r2, #13
 8009b34:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	705a      	strb	r2, [r3, #1]
      break;
 8009b3c:	e0d8      	b.n	8009cf0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009b3e:	2109      	movs	r1, #9
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 f99d 	bl	8009e80 <USBH_Get_CfgDesc>
 8009b46:	4603      	mov	r3, r0
 8009b48:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b4a:	7bbb      	ldrb	r3, [r7, #14]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d103      	bne.n	8009b58 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2204      	movs	r2, #4
 8009b54:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009b56:	e0cd      	b.n	8009cf4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b58:	7bbb      	ldrb	r3, [r7, #14]
 8009b5a:	2b03      	cmp	r3, #3
 8009b5c:	f040 80ca 	bne.w	8009cf4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009b66:	3301      	adds	r3, #1
 8009b68:	b2da      	uxtb	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009b76:	2b03      	cmp	r3, #3
 8009b78:	d903      	bls.n	8009b82 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	220d      	movs	r2, #13
 8009b7e:	701a      	strb	r2, [r3, #0]
      break;
 8009b80:	e0b8      	b.n	8009cf4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	795b      	ldrb	r3, [r3, #5]
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 ffd9 	bl	800ab40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	791b      	ldrb	r3, [r3, #4]
 8009b92:	4619      	mov	r1, r3
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 ffd3 	bl	800ab40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	701a      	strb	r2, [r3, #0]
      break;
 8009ba6:	e0a5      	b.n	8009cf4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 f965 	bl	8009e80 <USBH_Get_CfgDesc>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009bba:	7bbb      	ldrb	r3, [r7, #14]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d103      	bne.n	8009bc8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2205      	movs	r2, #5
 8009bc4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009bc6:	e097      	b.n	8009cf8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bc8:	7bbb      	ldrb	r3, [r7, #14]
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	f040 8094 	bne.w	8009cf8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	b2da      	uxtb	r2, r3
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009be6:	2b03      	cmp	r3, #3
 8009be8:	d903      	bls.n	8009bf2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	220d      	movs	r2, #13
 8009bee:	701a      	strb	r2, [r3, #0]
      break;
 8009bf0:	e082      	b.n	8009cf8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	795b      	ldrb	r3, [r3, #5]
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 ffa1 	bl	800ab40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	791b      	ldrb	r3, [r3, #4]
 8009c02:	4619      	mov	r1, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 ff9b 	bl	800ab40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	701a      	strb	r2, [r3, #0]
      break;
 8009c16:	e06f      	b.n	8009cf8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d019      	beq.n	8009c56 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009c2e:	23ff      	movs	r3, #255	; 0xff
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f949 	bl	8009ec8 <USBH_Get_StringDesc>
 8009c36:	4603      	mov	r3, r0
 8009c38:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c3a:	7bbb      	ldrb	r3, [r7, #14]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d103      	bne.n	8009c48 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2206      	movs	r2, #6
 8009c44:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009c46:	e059      	b.n	8009cfc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c48:	7bbb      	ldrb	r3, [r7, #14]
 8009c4a:	2b03      	cmp	r3, #3
 8009c4c:	d156      	bne.n	8009cfc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2206      	movs	r2, #6
 8009c52:	705a      	strb	r2, [r3, #1]
      break;
 8009c54:	e052      	b.n	8009cfc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2206      	movs	r2, #6
 8009c5a:	705a      	strb	r2, [r3, #1]
      break;
 8009c5c:	e04e      	b.n	8009cfc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d019      	beq.n	8009c9c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c74:	23ff      	movs	r3, #255	; 0xff
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 f926 	bl	8009ec8 <USBH_Get_StringDesc>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c80:	7bbb      	ldrb	r3, [r7, #14]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d103      	bne.n	8009c8e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2207      	movs	r2, #7
 8009c8a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009c8c:	e038      	b.n	8009d00 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c8e:	7bbb      	ldrb	r3, [r7, #14]
 8009c90:	2b03      	cmp	r3, #3
 8009c92:	d135      	bne.n	8009d00 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2207      	movs	r2, #7
 8009c98:	705a      	strb	r2, [r3, #1]
      break;
 8009c9a:	e031      	b.n	8009d00 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2207      	movs	r2, #7
 8009ca0:	705a      	strb	r2, [r3, #1]
      break;
 8009ca2:	e02d      	b.n	8009d00 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d017      	beq.n	8009cde <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009cba:	23ff      	movs	r3, #255	; 0xff
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 f903 	bl	8009ec8 <USBH_Get_StringDesc>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009cc6:	7bbb      	ldrb	r3, [r7, #14]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d102      	bne.n	8009cd2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009cd0:	e018      	b.n	8009d04 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009cd2:	7bbb      	ldrb	r3, [r7, #14]
 8009cd4:	2b03      	cmp	r3, #3
 8009cd6:	d115      	bne.n	8009d04 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	73fb      	strb	r3, [r7, #15]
      break;
 8009cdc:	e012      	b.n	8009d04 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce2:	e00f      	b.n	8009d04 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009ce4:	bf00      	nop
 8009ce6:	e00e      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009ce8:	bf00      	nop
 8009cea:	e00c      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009cec:	bf00      	nop
 8009cee:	e00a      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009cf0:	bf00      	nop
 8009cf2:	e008      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009cf4:	bf00      	nop
 8009cf6:	e006      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009cf8:	bf00      	nop
 8009cfa:	e004      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009cfc:	bf00      	nop
 8009cfe:	e002      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009d00:	bf00      	nop
 8009d02:	e000      	b.n	8009d06 <USBH_HandleEnum+0x3be>
      break;
 8009d04:	bf00      	nop
  }
  return Status;
 8009d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	683a      	ldr	r2, [r7, #0]
 8009d1e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8009d22:	bf00      	nop
 8009d24:	370c      	adds	r7, #12
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b082      	sub	sp, #8
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009d3c:	1c5a      	adds	r2, r3, #1
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f804 	bl	8009d52 <USBH_HandleSof>
}
 8009d4a:	bf00      	nop
 8009d4c:	3708      	adds	r7, #8
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b082      	sub	sp, #8
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	2b0b      	cmp	r3, #11
 8009d62:	d10a      	bne.n	8009d7a <USBH_HandleSof+0x28>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d005      	beq.n	8009d7a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d74:	699b      	ldr	r3, [r3, #24]
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	4798      	blx	r3
  }
}
 8009d7a:	bf00      	nop
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b083      	sub	sp, #12
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009d92:	bf00      	nop
}
 8009d94:	370c      	adds	r7, #12
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr

08009d9e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009d9e:	b480      	push	{r7}
 8009da0:	b083      	sub	sp, #12
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009dae:	bf00      	nop
}
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b083      	sub	sp, #12
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f001 f846 	bl	800ae9a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	791b      	ldrb	r3, [r3, #4]
 8009e12:	4619      	mov	r1, r3
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fe93 	bl	800ab40 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	795b      	ldrb	r3, [r3, #5]
 8009e1e:	4619      	mov	r1, r3
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 fe8d 	bl	800ab40 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009e26:	2300      	movs	r3, #0
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3708      	adds	r7, #8
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b086      	sub	sp, #24
 8009e34:	af02      	add	r7, sp, #8
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	460b      	mov	r3, r1
 8009e3a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009e42:	78fb      	ldrb	r3, [r7, #3]
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	4613      	mov	r3, r2
 8009e4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e4e:	2100      	movs	r1, #0
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 f864 	bl	8009f1e <USBH_GetDescriptor>
 8009e56:	4603      	mov	r3, r0
 8009e58:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8009e5a:	7bfb      	ldrb	r3, [r7, #15]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10a      	bne.n	8009e76 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f203 3026 	addw	r0, r3, #806	; 0x326
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009e6c:	78fa      	ldrb	r2, [r7, #3]
 8009e6e:	b292      	uxth	r2, r2
 8009e70:	4619      	mov	r1, r3
 8009e72:	f000 f919 	bl	800a0a8 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3710      	adds	r7, #16
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af02      	add	r7, sp, #8
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	460b      	mov	r3, r1
 8009e8a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	331c      	adds	r3, #28
 8009e90:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009e92:	887b      	ldrh	r3, [r7, #2]
 8009e94:	9300      	str	r3, [sp, #0]
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e9c:	2100      	movs	r1, #0
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 f83d 	bl	8009f1e <USBH_GetDescriptor>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009ea8:	7bfb      	ldrb	r3, [r7, #15]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d107      	bne.n	8009ebe <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009eae:	887b      	ldrh	r3, [r7, #2]
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	68b9      	ldr	r1, [r7, #8]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 f989 	bl	800a1cc <USBH_ParseCfgDesc>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3710      	adds	r7, #16
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b088      	sub	sp, #32
 8009ecc:	af02      	add	r7, sp, #8
 8009ece:	60f8      	str	r0, [r7, #12]
 8009ed0:	607a      	str	r2, [r7, #4]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	72fb      	strb	r3, [r7, #11]
 8009ed8:	4613      	mov	r3, r2
 8009eda:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8009edc:	7afb      	ldrb	r3, [r7, #11]
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009ee4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009eec:	893b      	ldrh	r3, [r7, #8]
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	460b      	mov	r3, r1
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	68f8      	ldr	r0, [r7, #12]
 8009ef6:	f000 f812 	bl	8009f1e <USBH_GetDescriptor>
 8009efa:	4603      	mov	r3, r0
 8009efc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009efe:	7dfb      	ldrb	r3, [r7, #23]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d107      	bne.n	8009f14 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009f0a:	893a      	ldrh	r2, [r7, #8]
 8009f0c:	6879      	ldr	r1, [r7, #4]
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f000 fb26 	bl	800a560 <USBH_ParseStringDesc>
  }

  return status;
 8009f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3718      	adds	r7, #24
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}

08009f1e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009f1e:	b580      	push	{r7, lr}
 8009f20:	b084      	sub	sp, #16
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	60f8      	str	r0, [r7, #12]
 8009f26:	607b      	str	r3, [r7, #4]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	72fb      	strb	r3, [r7, #11]
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	789b      	ldrb	r3, [r3, #2]
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d11c      	bne.n	8009f72 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009f38:	7afb      	ldrb	r3, [r7, #11]
 8009f3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f3e:	b2da      	uxtb	r2, r3
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2206      	movs	r2, #6
 8009f48:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	893a      	ldrh	r2, [r7, #8]
 8009f4e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009f50:	893b      	ldrh	r3, [r7, #8]
 8009f52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009f56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f5a:	d104      	bne.n	8009f66 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f240 4209 	movw	r2, #1033	; 0x409
 8009f62:	829a      	strh	r2, [r3, #20]
 8009f64:	e002      	b.n	8009f6c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	8b3a      	ldrh	r2, [r7, #24]
 8009f70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009f72:	8b3b      	ldrh	r3, [r7, #24]
 8009f74:	461a      	mov	r2, r3
 8009f76:	6879      	ldr	r1, [r7, #4]
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f000 fb3f 	bl	800a5fc <USBH_CtlReq>
 8009f7e:	4603      	mov	r3, r0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3710      	adds	r7, #16
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b082      	sub	sp, #8
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	460b      	mov	r3, r1
 8009f92:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	789b      	ldrb	r3, [r3, #2]
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d10f      	bne.n	8009fbc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2205      	movs	r2, #5
 8009fa6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009fa8:	78fb      	ldrb	r3, [r7, #3]
 8009faa:	b29a      	uxth	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 fb1b 	bl	800a5fc <USBH_CtlReq>
 8009fc6:	4603      	mov	r3, r0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3708      	adds	r7, #8
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	460b      	mov	r3, r1
 8009fda:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	789b      	ldrb	r3, [r3, #2]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d10e      	bne.n	800a002 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2209      	movs	r2, #9
 8009fee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	887a      	ldrh	r2, [r7, #2]
 8009ff4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a002:	2200      	movs	r2, #0
 800a004:	2100      	movs	r1, #0
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 faf8 	bl	800a5fc <USBH_CtlReq>
 800a00c:	4603      	mov	r3, r0
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3708      	adds	r7, #8
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b082      	sub	sp, #8
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	460b      	mov	r3, r1
 800a020:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	789b      	ldrb	r3, [r3, #2]
 800a026:	2b01      	cmp	r3, #1
 800a028:	d10f      	bne.n	800a04a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2203      	movs	r2, #3
 800a034:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a036:	78fb      	ldrb	r3, [r7, #3]
 800a038:	b29a      	uxth	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a04a:	2200      	movs	r2, #0
 800a04c:	2100      	movs	r1, #0
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 fad4 	bl	800a5fc <USBH_CtlReq>
 800a054:	4603      	mov	r3, r0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}

0800a05e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a05e:	b580      	push	{r7, lr}
 800a060:	b082      	sub	sp, #8
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
 800a066:	460b      	mov	r3, r1
 800a068:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	789b      	ldrb	r3, [r3, #2]
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d10f      	bne.n	800a092 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2202      	movs	r2, #2
 800a076:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a084:	78fb      	ldrb	r3, [r7, #3]
 800a086:	b29a      	uxth	r2, r3
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2200      	movs	r2, #0
 800a090:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800a092:	2200      	movs	r2, #0
 800a094:	2100      	movs	r1, #0
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fab0 	bl	800a5fc <USBH_CtlReq>
 800a09c:	4603      	mov	r3, r0
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3708      	adds	r7, #8
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
	...

0800a0a8 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	781a      	ldrb	r2, [r3, #0]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	785a      	ldrb	r2, [r3, #1]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	3302      	adds	r3, #2
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	b29a      	uxth	r2, r3
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	3303      	adds	r3, #3
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	791a      	ldrb	r2, [r3, #4]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	795a      	ldrb	r2, [r3, #5]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	799a      	ldrb	r2, [r3, #6]
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	79da      	ldrb	r2, [r3, #7]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	79db      	ldrb	r3, [r3, #7]
 800a106:	2b20      	cmp	r3, #32
 800a108:	dc0f      	bgt.n	800a12a <USBH_ParseDevDesc+0x82>
 800a10a:	2b08      	cmp	r3, #8
 800a10c:	db14      	blt.n	800a138 <USBH_ParseDevDesc+0x90>
 800a10e:	3b08      	subs	r3, #8
 800a110:	4a2d      	ldr	r2, [pc, #180]	; (800a1c8 <USBH_ParseDevDesc+0x120>)
 800a112:	fa22 f303 	lsr.w	r3, r2, r3
 800a116:	f003 0301 	and.w	r3, r3, #1
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	bf14      	ite	ne
 800a11e:	2301      	movne	r3, #1
 800a120:	2300      	moveq	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b00      	cmp	r3, #0
 800a126:	d102      	bne.n	800a12e <USBH_ParseDevDesc+0x86>
 800a128:	e006      	b.n	800a138 <USBH_ParseDevDesc+0x90>
 800a12a:	2b40      	cmp	r3, #64	; 0x40
 800a12c:	d104      	bne.n	800a138 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	79da      	ldrb	r2, [r3, #7]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	71da      	strb	r2, [r3, #7]
      break;
 800a136:	e003      	b.n	800a140 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2240      	movs	r2, #64	; 0x40
 800a13c:	71da      	strb	r2, [r3, #7]
      break;
 800a13e:	bf00      	nop
  }

  if (length > 8U)
 800a140:	88fb      	ldrh	r3, [r7, #6]
 800a142:	2b08      	cmp	r3, #8
 800a144:	d939      	bls.n	800a1ba <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	3308      	adds	r3, #8
 800a14a:	781b      	ldrb	r3, [r3, #0]
 800a14c:	b29a      	uxth	r2, r3
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	3309      	adds	r3, #9
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	b29b      	uxth	r3, r3
 800a156:	021b      	lsls	r3, r3, #8
 800a158:	b29b      	uxth	r3, r3
 800a15a:	4313      	orrs	r3, r2
 800a15c:	b29a      	uxth	r2, r3
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	330a      	adds	r3, #10
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	b29a      	uxth	r2, r3
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	330b      	adds	r3, #11
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	b29b      	uxth	r3, r3
 800a172:	021b      	lsls	r3, r3, #8
 800a174:	b29b      	uxth	r3, r3
 800a176:	4313      	orrs	r3, r2
 800a178:	b29a      	uxth	r2, r3
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	330c      	adds	r3, #12
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	b29a      	uxth	r2, r3
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	330d      	adds	r3, #13
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	021b      	lsls	r3, r3, #8
 800a190:	b29b      	uxth	r3, r3
 800a192:	4313      	orrs	r3, r2
 800a194:	b29a      	uxth	r2, r3
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	7b9a      	ldrb	r2, [r3, #14]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	7bda      	ldrb	r2, [r3, #15]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	7c1a      	ldrb	r2, [r3, #16]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	7c5a      	ldrb	r2, [r3, #17]
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	745a      	strb	r2, [r3, #17]
  }
}
 800a1ba:	bf00      	nop
 800a1bc:	3714      	adds	r7, #20
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	01000101 	.word	0x01000101

0800a1cc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b08c      	sub	sp, #48	; 0x30
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	60b9      	str	r1, [r7, #8]
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a1e0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	781a      	ldrb	r2, [r3, #0]
 800a200:	6a3b      	ldr	r3, [r7, #32]
 800a202:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	785a      	ldrb	r2, [r3, #1]
 800a208:	6a3b      	ldr	r3, [r7, #32]
 800a20a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	3302      	adds	r3, #2
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	b29a      	uxth	r2, r3
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	3303      	adds	r3, #3
 800a218:	781b      	ldrb	r3, [r3, #0]
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	b29b      	uxth	r3, r3
 800a220:	4313      	orrs	r3, r2
 800a222:	b29b      	uxth	r3, r3
 800a224:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a228:	bf28      	it	cs
 800a22a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800a22e:	b29a      	uxth	r2, r3
 800a230:	6a3b      	ldr	r3, [r7, #32]
 800a232:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	791a      	ldrb	r2, [r3, #4]
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	795a      	ldrb	r2, [r3, #5]
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	799a      	ldrb	r2, [r3, #6]
 800a248:	6a3b      	ldr	r3, [r7, #32]
 800a24a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	79da      	ldrb	r2, [r3, #7]
 800a250:	6a3b      	ldr	r3, [r7, #32]
 800a252:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	7a1a      	ldrb	r2, [r3, #8]
 800a258:	6a3b      	ldr	r3, [r7, #32]
 800a25a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800a25c:	6a3b      	ldr	r3, [r7, #32]
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	2b09      	cmp	r3, #9
 800a262:	d002      	beq.n	800a26a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a264:	6a3b      	ldr	r3, [r7, #32]
 800a266:	2209      	movs	r2, #9
 800a268:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a26a:	88fb      	ldrh	r3, [r7, #6]
 800a26c:	2b09      	cmp	r3, #9
 800a26e:	f240 809d 	bls.w	800a3ac <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800a272:	2309      	movs	r3, #9
 800a274:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a276:	2300      	movs	r3, #0
 800a278:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a27a:	e081      	b.n	800a380 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a27c:	f107 0316 	add.w	r3, r7, #22
 800a280:	4619      	mov	r1, r3
 800a282:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a284:	f000 f99f 	bl	800a5c6 <USBH_GetNextDesc>
 800a288:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a28c:	785b      	ldrb	r3, [r3, #1]
 800a28e:	2b04      	cmp	r3, #4
 800a290:	d176      	bne.n	800a380 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	2b09      	cmp	r3, #9
 800a298:	d002      	beq.n	800a2a0 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29c:	2209      	movs	r2, #9
 800a29e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a2a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2a4:	221a      	movs	r2, #26
 800a2a6:	fb02 f303 	mul.w	r3, r2, r3
 800a2aa:	3308      	adds	r3, #8
 800a2ac:	6a3a      	ldr	r2, [r7, #32]
 800a2ae:	4413      	add	r3, r2
 800a2b0:	3302      	adds	r3, #2
 800a2b2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a2b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2b6:	69f8      	ldr	r0, [r7, #28]
 800a2b8:	f000 f87e 	bl	800a3b8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a2c6:	e043      	b.n	800a350 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a2c8:	f107 0316 	add.w	r3, r7, #22
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2d0:	f000 f979 	bl	800a5c6 <USBH_GetNextDesc>
 800a2d4:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d8:	785b      	ldrb	r3, [r3, #1]
 800a2da:	2b05      	cmp	r3, #5
 800a2dc:	d138      	bne.n	800a350 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800a2de:	69fb      	ldr	r3, [r7, #28]
 800a2e0:	795b      	ldrb	r3, [r3, #5]
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	d10f      	bne.n	800a306 <USBH_ParseCfgDesc+0x13a>
 800a2e6:	69fb      	ldr	r3, [r7, #28]
 800a2e8:	799b      	ldrb	r3, [r3, #6]
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d10b      	bne.n	800a306 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	79db      	ldrb	r3, [r3, #7]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10f      	bne.n	800a316 <USBH_ParseCfgDesc+0x14a>
 800a2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	2b09      	cmp	r3, #9
 800a2fc:	d00b      	beq.n	800a316 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800a2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a300:	2209      	movs	r2, #9
 800a302:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a304:	e007      	b.n	800a316 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800a306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	2b07      	cmp	r3, #7
 800a30c:	d004      	beq.n	800a318 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a310:	2207      	movs	r2, #7
 800a312:	701a      	strb	r2, [r3, #0]
 800a314:	e000      	b.n	800a318 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a316:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a318:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a31c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a320:	3201      	adds	r2, #1
 800a322:	00d2      	lsls	r2, r2, #3
 800a324:	211a      	movs	r1, #26
 800a326:	fb01 f303 	mul.w	r3, r1, r3
 800a32a:	4413      	add	r3, r2
 800a32c:	3308      	adds	r3, #8
 800a32e:	6a3a      	ldr	r2, [r7, #32]
 800a330:	4413      	add	r3, r2
 800a332:	3304      	adds	r3, #4
 800a334:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a336:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a338:	69b9      	ldr	r1, [r7, #24]
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	f000 f86b 	bl	800a416 <USBH_ParseEPDesc>
 800a340:	4603      	mov	r3, r0
 800a342:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800a346:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a34a:	3301      	adds	r3, #1
 800a34c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a350:	69fb      	ldr	r3, [r7, #28]
 800a352:	791b      	ldrb	r3, [r3, #4]
 800a354:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a358:	429a      	cmp	r2, r3
 800a35a:	d204      	bcs.n	800a366 <USBH_ParseCfgDesc+0x19a>
 800a35c:	6a3b      	ldr	r3, [r7, #32]
 800a35e:	885a      	ldrh	r2, [r3, #2]
 800a360:	8afb      	ldrh	r3, [r7, #22]
 800a362:	429a      	cmp	r2, r3
 800a364:	d8b0      	bhi.n	800a2c8 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a366:	69fb      	ldr	r3, [r7, #28]
 800a368:	791b      	ldrb	r3, [r3, #4]
 800a36a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a36e:	429a      	cmp	r2, r3
 800a370:	d201      	bcs.n	800a376 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800a372:	2303      	movs	r3, #3
 800a374:	e01c      	b.n	800a3b0 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800a376:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a37a:	3301      	adds	r3, #1
 800a37c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a380:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a384:	2b01      	cmp	r3, #1
 800a386:	d805      	bhi.n	800a394 <USBH_ParseCfgDesc+0x1c8>
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	885a      	ldrh	r2, [r3, #2]
 800a38c:	8afb      	ldrh	r3, [r7, #22]
 800a38e:	429a      	cmp	r2, r3
 800a390:	f63f af74 	bhi.w	800a27c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	791b      	ldrb	r3, [r3, #4]
 800a398:	2b02      	cmp	r3, #2
 800a39a:	bf28      	it	cs
 800a39c:	2302      	movcs	r3, #2
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d201      	bcs.n	800a3ac <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800a3a8:	2303      	movs	r3, #3
 800a3aa:	e001      	b.n	800a3b0 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800a3ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3730      	adds	r7, #48	; 0x30
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	781a      	ldrb	r2, [r3, #0]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	785a      	ldrb	r2, [r3, #1]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	789a      	ldrb	r2, [r3, #2]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	78da      	ldrb	r2, [r3, #3]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	791a      	ldrb	r2, [r3, #4]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	795a      	ldrb	r2, [r3, #5]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	799a      	ldrb	r2, [r3, #6]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	79da      	ldrb	r2, [r3, #7]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	7a1a      	ldrb	r2, [r3, #8]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	721a      	strb	r2, [r3, #8]
}
 800a40a:	bf00      	nop
 800a40c:	370c      	adds	r7, #12
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr

0800a416 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800a416:	b480      	push	{r7}
 800a418:	b087      	sub	sp, #28
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	60f8      	str	r0, [r7, #12]
 800a41e:	60b9      	str	r1, [r7, #8]
 800a420:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a422:	2300      	movs	r3, #0
 800a424:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	781a      	ldrb	r2, [r3, #0]
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	785a      	ldrb	r2, [r3, #1]
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	789a      	ldrb	r2, [r3, #2]
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	78da      	ldrb	r2, [r3, #3]
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	3304      	adds	r3, #4
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	b29a      	uxth	r2, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	3305      	adds	r3, #5
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	b29b      	uxth	r3, r3
 800a456:	021b      	lsls	r3, r3, #8
 800a458:	b29b      	uxth	r3, r3
 800a45a:	4313      	orrs	r3, r2
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	799a      	ldrb	r2, [r3, #6]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	889b      	ldrh	r3, [r3, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d102      	bne.n	800a478 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800a472:	2303      	movs	r3, #3
 800a474:	75fb      	strb	r3, [r7, #23]
 800a476:	e033      	b.n	800a4e0 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	889b      	ldrh	r3, [r3, #4]
 800a47c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a480:	f023 0307 	bic.w	r3, r3, #7
 800a484:	b29a      	uxth	r2, r3
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	889b      	ldrh	r3, [r3, #4]
 800a48e:	b21a      	sxth	r2, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	3304      	adds	r3, #4
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	b299      	uxth	r1, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	3305      	adds	r3, #5
 800a49c:	781b      	ldrb	r3, [r3, #0]
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	021b      	lsls	r3, r3, #8
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	430b      	orrs	r3, r1
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d110      	bne.n	800a4d2 <USBH_ParseEPDesc+0xbc>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	b299      	uxth	r1, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	3305      	adds	r3, #5
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	021b      	lsls	r3, r3, #8
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	430b      	orrs	r3, r1
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	b21b      	sxth	r3, r3
 800a4ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4ce:	b21b      	sxth	r3, r3
 800a4d0:	e001      	b.n	800a4d6 <USBH_ParseEPDesc+0xc0>
 800a4d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	b21b      	sxth	r3, r3
 800a4da:	b29a      	uxth	r2, r3
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d116      	bne.n	800a518 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	78db      	ldrb	r3, [r3, #3]
 800a4ee:	f003 0303 	and.w	r3, r3, #3
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d005      	beq.n	800a502 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	78db      	ldrb	r3, [r3, #3]
 800a4fa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a4fe:	2b03      	cmp	r3, #3
 800a500:	d127      	bne.n	800a552 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	799b      	ldrb	r3, [r3, #6]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d003      	beq.n	800a512 <USBH_ParseEPDesc+0xfc>
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	799b      	ldrb	r3, [r3, #6]
 800a50e:	2b10      	cmp	r3, #16
 800a510:	d91f      	bls.n	800a552 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a512:	2303      	movs	r3, #3
 800a514:	75fb      	strb	r3, [r7, #23]
 800a516:	e01c      	b.n	800a552 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	78db      	ldrb	r3, [r3, #3]
 800a51c:	f003 0303 	and.w	r3, r3, #3
 800a520:	2b01      	cmp	r3, #1
 800a522:	d10a      	bne.n	800a53a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	799b      	ldrb	r3, [r3, #6]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d003      	beq.n	800a534 <USBH_ParseEPDesc+0x11e>
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	799b      	ldrb	r3, [r3, #6]
 800a530:	2b10      	cmp	r3, #16
 800a532:	d90e      	bls.n	800a552 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a534:	2303      	movs	r3, #3
 800a536:	75fb      	strb	r3, [r7, #23]
 800a538:	e00b      	b.n	800a552 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	78db      	ldrb	r3, [r3, #3]
 800a53e:	f003 0303 	and.w	r3, r3, #3
 800a542:	2b03      	cmp	r3, #3
 800a544:	d105      	bne.n	800a552 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	799b      	ldrb	r3, [r3, #6]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d101      	bne.n	800a552 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a54e:	2303      	movs	r3, #3
 800a550:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800a552:	7dfb      	ldrb	r3, [r7, #23]
}
 800a554:	4618      	mov	r0, r3
 800a556:	371c      	adds	r7, #28
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a560:	b480      	push	{r7}
 800a562:	b087      	sub	sp, #28
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	4613      	mov	r3, r2
 800a56c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	3301      	adds	r3, #1
 800a572:	781b      	ldrb	r3, [r3, #0]
 800a574:	2b03      	cmp	r3, #3
 800a576:	d120      	bne.n	800a5ba <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	781b      	ldrb	r3, [r3, #0]
 800a57c:	1e9a      	subs	r2, r3, #2
 800a57e:	88fb      	ldrh	r3, [r7, #6]
 800a580:	4293      	cmp	r3, r2
 800a582:	bf28      	it	cs
 800a584:	4613      	movcs	r3, r2
 800a586:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	3302      	adds	r3, #2
 800a58c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a58e:	2300      	movs	r3, #0
 800a590:	82fb      	strh	r3, [r7, #22]
 800a592:	e00b      	b.n	800a5ac <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a594:	8afb      	ldrh	r3, [r7, #22]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	4413      	add	r3, r2
 800a59a:	781a      	ldrb	r2, [r3, #0]
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a5a6:	8afb      	ldrh	r3, [r7, #22]
 800a5a8:	3302      	adds	r3, #2
 800a5aa:	82fb      	strh	r3, [r7, #22]
 800a5ac:	8afa      	ldrh	r2, [r7, #22]
 800a5ae:	8abb      	ldrh	r3, [r7, #20]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d3ef      	bcc.n	800a594 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	701a      	strb	r2, [r3, #0]
  }
}
 800a5ba:	bf00      	nop
 800a5bc:	371c      	adds	r7, #28
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c4:	4770      	bx	lr

0800a5c6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a5c6:	b480      	push	{r7}
 800a5c8:	b085      	sub	sp, #20
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
 800a5ce:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	881a      	ldrh	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	4413      	add	r3, r2
 800a5dc:	b29a      	uxth	r2, r3
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	4413      	add	r3, r2
 800a5ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3714      	adds	r7, #20
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	60b9      	str	r1, [r7, #8]
 800a606:	4613      	mov	r3, r2
 800a608:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a60a:	2301      	movs	r3, #1
 800a60c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	789b      	ldrb	r3, [r3, #2]
 800a612:	2b01      	cmp	r3, #1
 800a614:	d002      	beq.n	800a61c <USBH_CtlReq+0x20>
 800a616:	2b02      	cmp	r3, #2
 800a618:	d00f      	beq.n	800a63a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a61a:	e027      	b.n	800a66c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	88fa      	ldrh	r2, [r7, #6]
 800a626:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2201      	movs	r2, #1
 800a62c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2202      	movs	r2, #2
 800a632:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a634:	2301      	movs	r3, #1
 800a636:	75fb      	strb	r3, [r7, #23]
      break;
 800a638:	e018      	b.n	800a66c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a63a:	68f8      	ldr	r0, [r7, #12]
 800a63c:	f000 f81c 	bl	800a678 <USBH_HandleControl>
 800a640:	4603      	mov	r3, r0
 800a642:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a644:	7dfb      	ldrb	r3, [r7, #23]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d002      	beq.n	800a650 <USBH_CtlReq+0x54>
 800a64a:	7dfb      	ldrb	r3, [r7, #23]
 800a64c:	2b03      	cmp	r3, #3
 800a64e:	d106      	bne.n	800a65e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2201      	movs	r2, #1
 800a654:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2200      	movs	r2, #0
 800a65a:	761a      	strb	r2, [r3, #24]
      break;
 800a65c:	e005      	b.n	800a66a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a65e:	7dfb      	ldrb	r3, [r7, #23]
 800a660:	2b02      	cmp	r3, #2
 800a662:	d102      	bne.n	800a66a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2201      	movs	r2, #1
 800a668:	709a      	strb	r2, [r3, #2]
      break;
 800a66a:	bf00      	nop
  }
  return status;
 800a66c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3718      	adds	r7, #24
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
	...

0800a678 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b086      	sub	sp, #24
 800a67c:	af02      	add	r7, sp, #8
 800a67e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a680:	2301      	movs	r3, #1
 800a682:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a684:	2300      	movs	r3, #0
 800a686:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	7e1b      	ldrb	r3, [r3, #24]
 800a68c:	3b01      	subs	r3, #1
 800a68e:	2b0a      	cmp	r3, #10
 800a690:	f200 8156 	bhi.w	800a940 <USBH_HandleControl+0x2c8>
 800a694:	a201      	add	r2, pc, #4	; (adr r2, 800a69c <USBH_HandleControl+0x24>)
 800a696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69a:	bf00      	nop
 800a69c:	0800a6c9 	.word	0x0800a6c9
 800a6a0:	0800a6e3 	.word	0x0800a6e3
 800a6a4:	0800a74d 	.word	0x0800a74d
 800a6a8:	0800a773 	.word	0x0800a773
 800a6ac:	0800a7ab 	.word	0x0800a7ab
 800a6b0:	0800a7d5 	.word	0x0800a7d5
 800a6b4:	0800a827 	.word	0x0800a827
 800a6b8:	0800a849 	.word	0x0800a849
 800a6bc:	0800a885 	.word	0x0800a885
 800a6c0:	0800a8ab 	.word	0x0800a8ab
 800a6c4:	0800a8e9 	.word	0x0800a8e9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f103 0110 	add.w	r1, r3, #16
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	795b      	ldrb	r3, [r3, #5]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f000 f943 	bl	800a960 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2202      	movs	r2, #2
 800a6de:	761a      	strb	r2, [r3, #24]
      break;
 800a6e0:	e139      	b.n	800a956 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	795b      	ldrb	r3, [r3, #5]
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fcc5 	bl	800b078 <USBH_LL_GetURBState>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a6f2:	7bbb      	ldrb	r3, [r7, #14]
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d11e      	bne.n	800a736 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	7c1b      	ldrb	r3, [r3, #16]
 800a6fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a700:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	8adb      	ldrh	r3, [r3, #22]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a70a:	7b7b      	ldrb	r3, [r7, #13]
 800a70c:	2b80      	cmp	r3, #128	; 0x80
 800a70e:	d103      	bne.n	800a718 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2203      	movs	r2, #3
 800a714:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a716:	e115      	b.n	800a944 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2205      	movs	r2, #5
 800a71c:	761a      	strb	r2, [r3, #24]
      break;
 800a71e:	e111      	b.n	800a944 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a720:	7b7b      	ldrb	r3, [r7, #13]
 800a722:	2b80      	cmp	r3, #128	; 0x80
 800a724:	d103      	bne.n	800a72e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2209      	movs	r2, #9
 800a72a:	761a      	strb	r2, [r3, #24]
      break;
 800a72c:	e10a      	b.n	800a944 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2207      	movs	r2, #7
 800a732:	761a      	strb	r2, [r3, #24]
      break;
 800a734:	e106      	b.n	800a944 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a736:	7bbb      	ldrb	r3, [r7, #14]
 800a738:	2b04      	cmp	r3, #4
 800a73a:	d003      	beq.n	800a744 <USBH_HandleControl+0xcc>
 800a73c:	7bbb      	ldrb	r3, [r7, #14]
 800a73e:	2b02      	cmp	r3, #2
 800a740:	f040 8100 	bne.w	800a944 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	220b      	movs	r2, #11
 800a748:	761a      	strb	r2, [r3, #24]
      break;
 800a74a:	e0fb      	b.n	800a944 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a752:	b29a      	uxth	r2, r3
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6899      	ldr	r1, [r3, #8]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	899a      	ldrh	r2, [r3, #12]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	791b      	ldrb	r3, [r3, #4]
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 f93a 	bl	800a9de <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2204      	movs	r2, #4
 800a76e:	761a      	strb	r2, [r3, #24]
      break;
 800a770:	e0f1      	b.n	800a956 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	791b      	ldrb	r3, [r3, #4]
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fc7d 	bl	800b078 <USBH_LL_GetURBState>
 800a77e:	4603      	mov	r3, r0
 800a780:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a782:	7bbb      	ldrb	r3, [r7, #14]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d102      	bne.n	800a78e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2209      	movs	r2, #9
 800a78c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a78e:	7bbb      	ldrb	r3, [r7, #14]
 800a790:	2b05      	cmp	r3, #5
 800a792:	d102      	bne.n	800a79a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a794:	2303      	movs	r3, #3
 800a796:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a798:	e0d6      	b.n	800a948 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a79a:	7bbb      	ldrb	r3, [r7, #14]
 800a79c:	2b04      	cmp	r3, #4
 800a79e:	f040 80d3 	bne.w	800a948 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	220b      	movs	r2, #11
 800a7a6:	761a      	strb	r2, [r3, #24]
      break;
 800a7a8:	e0ce      	b.n	800a948 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6899      	ldr	r1, [r3, #8]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	899a      	ldrh	r2, [r3, #12]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	795b      	ldrb	r3, [r3, #5]
 800a7b6:	2001      	movs	r0, #1
 800a7b8:	9000      	str	r0, [sp, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 f8ea 	bl	800a994 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a7c6:	b29a      	uxth	r2, r3
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2206      	movs	r2, #6
 800a7d0:	761a      	strb	r2, [r3, #24]
      break;
 800a7d2:	e0c0      	b.n	800a956 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	795b      	ldrb	r3, [r3, #5]
 800a7d8:	4619      	mov	r1, r3
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 fc4c 	bl	800b078 <USBH_LL_GetURBState>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a7e4:	7bbb      	ldrb	r3, [r7, #14]
 800a7e6:	2b01      	cmp	r3, #1
 800a7e8:	d103      	bne.n	800a7f2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2207      	movs	r2, #7
 800a7ee:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a7f0:	e0ac      	b.n	800a94c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a7f2:	7bbb      	ldrb	r3, [r7, #14]
 800a7f4:	2b05      	cmp	r3, #5
 800a7f6:	d105      	bne.n	800a804 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	220c      	movs	r2, #12
 800a7fc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a7fe:	2303      	movs	r3, #3
 800a800:	73fb      	strb	r3, [r7, #15]
      break;
 800a802:	e0a3      	b.n	800a94c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a804:	7bbb      	ldrb	r3, [r7, #14]
 800a806:	2b02      	cmp	r3, #2
 800a808:	d103      	bne.n	800a812 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2205      	movs	r2, #5
 800a80e:	761a      	strb	r2, [r3, #24]
      break;
 800a810:	e09c      	b.n	800a94c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a812:	7bbb      	ldrb	r3, [r7, #14]
 800a814:	2b04      	cmp	r3, #4
 800a816:	f040 8099 	bne.w	800a94c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	220b      	movs	r2, #11
 800a81e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a820:	2302      	movs	r3, #2
 800a822:	73fb      	strb	r3, [r7, #15]
      break;
 800a824:	e092      	b.n	800a94c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	791b      	ldrb	r3, [r3, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	2100      	movs	r1, #0
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f8d5 	bl	800a9de <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2208      	movs	r2, #8
 800a844:	761a      	strb	r2, [r3, #24]

      break;
 800a846:	e086      	b.n	800a956 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	791b      	ldrb	r3, [r3, #4]
 800a84c:	4619      	mov	r1, r3
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fc12 	bl	800b078 <USBH_LL_GetURBState>
 800a854:	4603      	mov	r3, r0
 800a856:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a858:	7bbb      	ldrb	r3, [r7, #14]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d105      	bne.n	800a86a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	220d      	movs	r2, #13
 800a862:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a864:	2300      	movs	r3, #0
 800a866:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a868:	e072      	b.n	800a950 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a86a:	7bbb      	ldrb	r3, [r7, #14]
 800a86c:	2b04      	cmp	r3, #4
 800a86e:	d103      	bne.n	800a878 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	220b      	movs	r2, #11
 800a874:	761a      	strb	r2, [r3, #24]
      break;
 800a876:	e06b      	b.n	800a950 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a878:	7bbb      	ldrb	r3, [r7, #14]
 800a87a:	2b05      	cmp	r3, #5
 800a87c:	d168      	bne.n	800a950 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a87e:	2303      	movs	r3, #3
 800a880:	73fb      	strb	r3, [r7, #15]
      break;
 800a882:	e065      	b.n	800a950 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	795b      	ldrb	r3, [r3, #5]
 800a888:	2201      	movs	r2, #1
 800a88a:	9200      	str	r2, [sp, #0]
 800a88c:	2200      	movs	r2, #0
 800a88e:	2100      	movs	r1, #0
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f87f 	bl	800a994 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a89c:	b29a      	uxth	r2, r3
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	220a      	movs	r2, #10
 800a8a6:	761a      	strb	r2, [r3, #24]
      break;
 800a8a8:	e055      	b.n	800a956 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	795b      	ldrb	r3, [r3, #5]
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f000 fbe1 	bl	800b078 <USBH_LL_GetURBState>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a8ba:	7bbb      	ldrb	r3, [r7, #14]
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d105      	bne.n	800a8cc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	220d      	movs	r2, #13
 800a8c8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a8ca:	e043      	b.n	800a954 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a8cc:	7bbb      	ldrb	r3, [r7, #14]
 800a8ce:	2b02      	cmp	r3, #2
 800a8d0:	d103      	bne.n	800a8da <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2209      	movs	r2, #9
 800a8d6:	761a      	strb	r2, [r3, #24]
      break;
 800a8d8:	e03c      	b.n	800a954 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	2b04      	cmp	r3, #4
 800a8de:	d139      	bne.n	800a954 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	220b      	movs	r2, #11
 800a8e4:	761a      	strb	r2, [r3, #24]
      break;
 800a8e6:	e035      	b.n	800a954 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	7e5b      	ldrb	r3, [r3, #25]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	b2da      	uxtb	r2, r3
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	765a      	strb	r2, [r3, #25]
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	7e5b      	ldrb	r3, [r3, #25]
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d806      	bhi.n	800a90a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2201      	movs	r2, #1
 800a900:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2201      	movs	r2, #1
 800a906:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a908:	e025      	b.n	800a956 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a910:	2106      	movs	r1, #6
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	795b      	ldrb	r3, [r3, #5]
 800a920:	4619      	mov	r1, r3
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f90c 	bl	800ab40 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	791b      	ldrb	r3, [r3, #4]
 800a92c:	4619      	mov	r1, r3
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 f906 	bl	800ab40 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2200      	movs	r2, #0
 800a938:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a93a:	2302      	movs	r3, #2
 800a93c:	73fb      	strb	r3, [r7, #15]
      break;
 800a93e:	e00a      	b.n	800a956 <USBH_HandleControl+0x2de>

    default:
      break;
 800a940:	bf00      	nop
 800a942:	e008      	b.n	800a956 <USBH_HandleControl+0x2de>
      break;
 800a944:	bf00      	nop
 800a946:	e006      	b.n	800a956 <USBH_HandleControl+0x2de>
      break;
 800a948:	bf00      	nop
 800a94a:	e004      	b.n	800a956 <USBH_HandleControl+0x2de>
      break;
 800a94c:	bf00      	nop
 800a94e:	e002      	b.n	800a956 <USBH_HandleControl+0x2de>
      break;
 800a950:	bf00      	nop
 800a952:	e000      	b.n	800a956 <USBH_HandleControl+0x2de>
      break;
 800a954:	bf00      	nop
  }

  return status;
 800a956:	7bfb      	ldrb	r3, [r7, #15]
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b088      	sub	sp, #32
 800a964:	af04      	add	r7, sp, #16
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	4613      	mov	r3, r2
 800a96c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a96e:	79f9      	ldrb	r1, [r7, #7]
 800a970:	2300      	movs	r3, #0
 800a972:	9303      	str	r3, [sp, #12]
 800a974:	2308      	movs	r3, #8
 800a976:	9302      	str	r3, [sp, #8]
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	9301      	str	r3, [sp, #4]
 800a97c:	2300      	movs	r3, #0
 800a97e:	9300      	str	r3, [sp, #0]
 800a980:	2300      	movs	r3, #0
 800a982:	2200      	movs	r2, #0
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f000 fb46 	bl	800b016 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a98a:	2300      	movs	r3, #0
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3710      	adds	r7, #16
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}

0800a994 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b088      	sub	sp, #32
 800a998:	af04      	add	r7, sp, #16
 800a99a:	60f8      	str	r0, [r7, #12]
 800a99c:	60b9      	str	r1, [r7, #8]
 800a99e:	4611      	mov	r1, r2
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	80fb      	strh	r3, [r7, #6]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a9b8:	7979      	ldrb	r1, [r7, #5]
 800a9ba:	7e3b      	ldrb	r3, [r7, #24]
 800a9bc:	9303      	str	r3, [sp, #12]
 800a9be:	88fb      	ldrh	r3, [r7, #6]
 800a9c0:	9302      	str	r3, [sp, #8]
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	9301      	str	r3, [sp, #4]
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	68f8      	ldr	r0, [r7, #12]
 800a9d0:	f000 fb21 	bl	800b016 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}

0800a9de <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a9de:	b580      	push	{r7, lr}
 800a9e0:	b088      	sub	sp, #32
 800a9e2:	af04      	add	r7, sp, #16
 800a9e4:	60f8      	str	r0, [r7, #12]
 800a9e6:	60b9      	str	r1, [r7, #8]
 800a9e8:	4611      	mov	r1, r2
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	80fb      	strh	r3, [r7, #6]
 800a9f0:	4613      	mov	r3, r2
 800a9f2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a9f4:	7979      	ldrb	r1, [r7, #5]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9303      	str	r3, [sp, #12]
 800a9fa:	88fb      	ldrh	r3, [r7, #6]
 800a9fc:	9302      	str	r3, [sp, #8]
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	9301      	str	r3, [sp, #4]
 800aa02:	2301      	movs	r3, #1
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	2300      	movs	r3, #0
 800aa08:	2201      	movs	r2, #1
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f000 fb03 	bl	800b016 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aa10:	2300      	movs	r3, #0

}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3710      	adds	r7, #16
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b088      	sub	sp, #32
 800aa1e:	af04      	add	r7, sp, #16
 800aa20:	60f8      	str	r0, [r7, #12]
 800aa22:	60b9      	str	r1, [r7, #8]
 800aa24:	4611      	mov	r1, r2
 800aa26:	461a      	mov	r2, r3
 800aa28:	460b      	mov	r3, r1
 800aa2a:	80fb      	strh	r3, [r7, #6]
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d001      	beq.n	800aa3e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa3e:	7979      	ldrb	r1, [r7, #5]
 800aa40:	7e3b      	ldrb	r3, [r7, #24]
 800aa42:	9303      	str	r3, [sp, #12]
 800aa44:	88fb      	ldrh	r3, [r7, #6]
 800aa46:	9302      	str	r3, [sp, #8]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	2302      	movs	r3, #2
 800aa52:	2200      	movs	r2, #0
 800aa54:	68f8      	ldr	r0, [r7, #12]
 800aa56:	f000 fade 	bl	800b016 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aa5a:	2300      	movs	r3, #0
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3710      	adds	r7, #16
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b088      	sub	sp, #32
 800aa68:	af04      	add	r7, sp, #16
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	4611      	mov	r1, r2
 800aa70:	461a      	mov	r2, r3
 800aa72:	460b      	mov	r3, r1
 800aa74:	80fb      	strh	r3, [r7, #6]
 800aa76:	4613      	mov	r3, r2
 800aa78:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa7a:	7979      	ldrb	r1, [r7, #5]
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	9303      	str	r3, [sp, #12]
 800aa80:	88fb      	ldrh	r3, [r7, #6]
 800aa82:	9302      	str	r3, [sp, #8]
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	9301      	str	r3, [sp, #4]
 800aa88:	2301      	movs	r3, #1
 800aa8a:	9300      	str	r3, [sp, #0]
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	2201      	movs	r2, #1
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f000 fac0 	bl	800b016 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aa96:	2300      	movs	r3, #0
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3710      	adds	r7, #16
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}

0800aaa0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b086      	sub	sp, #24
 800aaa4:	af04      	add	r7, sp, #16
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	4608      	mov	r0, r1
 800aaaa:	4611      	mov	r1, r2
 800aaac:	461a      	mov	r2, r3
 800aaae:	4603      	mov	r3, r0
 800aab0:	70fb      	strb	r3, [r7, #3]
 800aab2:	460b      	mov	r3, r1
 800aab4:	70bb      	strb	r3, [r7, #2]
 800aab6:	4613      	mov	r3, r2
 800aab8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800aaba:	7878      	ldrb	r0, [r7, #1]
 800aabc:	78ba      	ldrb	r2, [r7, #2]
 800aabe:	78f9      	ldrb	r1, [r7, #3]
 800aac0:	8b3b      	ldrh	r3, [r7, #24]
 800aac2:	9302      	str	r3, [sp, #8]
 800aac4:	7d3b      	ldrb	r3, [r7, #20]
 800aac6:	9301      	str	r3, [sp, #4]
 800aac8:	7c3b      	ldrb	r3, [r7, #16]
 800aaca:	9300      	str	r3, [sp, #0]
 800aacc:	4603      	mov	r3, r0
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 fa53 	bl	800af7a <USBH_LL_OpenPipe>

  return USBH_OK;
 800aad4:	2300      	movs	r3, #0
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3708      	adds	r7, #8
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}

0800aade <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b082      	sub	sp, #8
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
 800aae6:	460b      	mov	r3, r1
 800aae8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800aaea:	78fb      	ldrb	r3, [r7, #3]
 800aaec:	4619      	mov	r1, r3
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 fa72 	bl	800afd8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b084      	sub	sp, #16
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
 800ab06:	460b      	mov	r3, r1
 800ab08:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 f836 	bl	800ab7c <USBH_GetFreePipe>
 800ab10:	4603      	mov	r3, r0
 800ab12:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ab14:	89fb      	ldrh	r3, [r7, #14]
 800ab16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d00a      	beq.n	800ab34 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ab1e:	78fa      	ldrb	r2, [r7, #3]
 800ab20:	89fb      	ldrh	r3, [r7, #14]
 800ab22:	f003 030f 	and.w	r3, r3, #15
 800ab26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ab2a:	6879      	ldr	r1, [r7, #4]
 800ab2c:	33e0      	adds	r3, #224	; 0xe0
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	440b      	add	r3, r1
 800ab32:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ab34:	89fb      	ldrh	r3, [r7, #14]
 800ab36:	b2db      	uxtb	r3, r3
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3710      	adds	r7, #16
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	460b      	mov	r3, r1
 800ab4a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	2b0f      	cmp	r3, #15
 800ab50:	d80d      	bhi.n	800ab6e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ab52:	78fb      	ldrb	r3, [r7, #3]
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	33e0      	adds	r3, #224	; 0xe0
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	4413      	add	r3, r2
 800ab5c:	685a      	ldr	r2, [r3, #4]
 800ab5e:	78fb      	ldrb	r3, [r7, #3]
 800ab60:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	33e0      	adds	r3, #224	; 0xe0
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	440b      	add	r3, r1
 800ab6c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ab6e:	2300      	movs	r3, #0
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	370c      	adds	r7, #12
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ab84:	2300      	movs	r3, #0
 800ab86:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ab88:	2300      	movs	r3, #0
 800ab8a:	73fb      	strb	r3, [r7, #15]
 800ab8c:	e00f      	b.n	800abae <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ab8e:	7bfb      	ldrb	r3, [r7, #15]
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	33e0      	adds	r3, #224	; 0xe0
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	4413      	add	r3, r2
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d102      	bne.n	800aba8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800aba2:	7bfb      	ldrb	r3, [r7, #15]
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	e007      	b.n	800abb8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800aba8:	7bfb      	ldrb	r3, [r7, #15]
 800abaa:	3301      	adds	r3, #1
 800abac:	73fb      	strb	r3, [r7, #15]
 800abae:	7bfb      	ldrb	r3, [r7, #15]
 800abb0:	2b0f      	cmp	r3, #15
 800abb2:	d9ec      	bls.n	800ab8e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800abb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3714      	adds	r7, #20
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800abc8:	2201      	movs	r2, #1
 800abca:	490e      	ldr	r1, [pc, #56]	; (800ac04 <MX_USB_HOST_Init+0x40>)
 800abcc:	480e      	ldr	r0, [pc, #56]	; (800ac08 <MX_USB_HOST_Init+0x44>)
 800abce:	f7fe fba5 	bl	800931c <USBH_Init>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d001      	beq.n	800abdc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800abd8:	f7f6 fcbe 	bl	8001558 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800abdc:	490b      	ldr	r1, [pc, #44]	; (800ac0c <MX_USB_HOST_Init+0x48>)
 800abde:	480a      	ldr	r0, [pc, #40]	; (800ac08 <MX_USB_HOST_Init+0x44>)
 800abe0:	f7fe fc2a 	bl	8009438 <USBH_RegisterClass>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d001      	beq.n	800abee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800abea:	f7f6 fcb5 	bl	8001558 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800abee:	4806      	ldr	r0, [pc, #24]	; (800ac08 <MX_USB_HOST_Init+0x44>)
 800abf0:	f7fe fcae 	bl	8009550 <USBH_Start>
 800abf4:	4603      	mov	r3, r0
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d001      	beq.n	800abfe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800abfa:	f7f6 fcad 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800abfe:	bf00      	nop
 800ac00:	bd80      	pop	{r7, pc}
 800ac02:	bf00      	nop
 800ac04:	0800ac25 	.word	0x0800ac25
 800ac08:	200003bc 	.word	0x200003bc
 800ac0c:	2000000c 	.word	0x2000000c

0800ac10 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ac14:	4802      	ldr	r0, [pc, #8]	; (800ac20 <MX_USB_HOST_Process+0x10>)
 800ac16:	f7fe fcab 	bl	8009570 <USBH_Process>
}
 800ac1a:	bf00      	nop
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	200003bc 	.word	0x200003bc

0800ac24 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	460b      	mov	r3, r1
 800ac2e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ac30:	78fb      	ldrb	r3, [r7, #3]
 800ac32:	3b01      	subs	r3, #1
 800ac34:	2b04      	cmp	r3, #4
 800ac36:	d819      	bhi.n	800ac6c <USBH_UserProcess+0x48>
 800ac38:	a201      	add	r2, pc, #4	; (adr r2, 800ac40 <USBH_UserProcess+0x1c>)
 800ac3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac3e:	bf00      	nop
 800ac40:	0800ac6d 	.word	0x0800ac6d
 800ac44:	0800ac5d 	.word	0x0800ac5d
 800ac48:	0800ac6d 	.word	0x0800ac6d
 800ac4c:	0800ac65 	.word	0x0800ac65
 800ac50:	0800ac55 	.word	0x0800ac55
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ac54:	4b09      	ldr	r3, [pc, #36]	; (800ac7c <USBH_UserProcess+0x58>)
 800ac56:	2203      	movs	r2, #3
 800ac58:	701a      	strb	r2, [r3, #0]
  break;
 800ac5a:	e008      	b.n	800ac6e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ac5c:	4b07      	ldr	r3, [pc, #28]	; (800ac7c <USBH_UserProcess+0x58>)
 800ac5e:	2202      	movs	r2, #2
 800ac60:	701a      	strb	r2, [r3, #0]
  break;
 800ac62:	e004      	b.n	800ac6e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ac64:	4b05      	ldr	r3, [pc, #20]	; (800ac7c <USBH_UserProcess+0x58>)
 800ac66:	2201      	movs	r2, #1
 800ac68:	701a      	strb	r2, [r3, #0]
  break;
 800ac6a:	e000      	b.n	800ac6e <USBH_UserProcess+0x4a>

  default:
  break;
 800ac6c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ac6e:	bf00      	nop
 800ac70:	370c      	adds	r7, #12
 800ac72:	46bd      	mov	sp, r7
 800ac74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop
 800ac7c:	20000794 	.word	0x20000794

0800ac80 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b08a      	sub	sp, #40	; 0x28
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac88:	f107 0314 	add.w	r3, r7, #20
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	601a      	str	r2, [r3, #0]
 800ac90:	605a      	str	r2, [r3, #4]
 800ac92:	609a      	str	r2, [r3, #8]
 800ac94:	60da      	str	r2, [r3, #12]
 800ac96:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aca0:	d147      	bne.n	800ad32 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aca2:	2300      	movs	r3, #0
 800aca4:	613b      	str	r3, [r7, #16]
 800aca6:	4b25      	ldr	r3, [pc, #148]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800aca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acaa:	4a24      	ldr	r2, [pc, #144]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800acac:	f043 0301 	orr.w	r3, r3, #1
 800acb0:	6313      	str	r3, [r2, #48]	; 0x30
 800acb2:	4b22      	ldr	r3, [pc, #136]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800acb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acb6:	f003 0301 	and.w	r3, r3, #1
 800acba:	613b      	str	r3, [r7, #16]
 800acbc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800acbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800acc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800acc4:	2300      	movs	r3, #0
 800acc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acc8:	2300      	movs	r3, #0
 800acca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800accc:	f107 0314 	add.w	r3, r7, #20
 800acd0:	4619      	mov	r1, r3
 800acd2:	481b      	ldr	r0, [pc, #108]	; (800ad40 <HAL_HCD_MspInit+0xc0>)
 800acd4:	f7f7 fb94 	bl	8002400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800acd8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800acdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800acde:	2302      	movs	r3, #2
 800ace0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ace2:	2300      	movs	r3, #0
 800ace4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ace6:	2300      	movs	r3, #0
 800ace8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800acea:	230a      	movs	r3, #10
 800acec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800acee:	f107 0314 	add.w	r3, r7, #20
 800acf2:	4619      	mov	r1, r3
 800acf4:	4812      	ldr	r0, [pc, #72]	; (800ad40 <HAL_HCD_MspInit+0xc0>)
 800acf6:	f7f7 fb83 	bl	8002400 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800acfa:	4b10      	ldr	r3, [pc, #64]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800acfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acfe:	4a0f      	ldr	r2, [pc, #60]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800ad00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad04:	6353      	str	r3, [r2, #52]	; 0x34
 800ad06:	2300      	movs	r3, #0
 800ad08:	60fb      	str	r3, [r7, #12]
 800ad0a:	4b0c      	ldr	r3, [pc, #48]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800ad0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad0e:	4a0b      	ldr	r2, [pc, #44]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800ad10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad14:	6453      	str	r3, [r2, #68]	; 0x44
 800ad16:	4b09      	ldr	r3, [pc, #36]	; (800ad3c <HAL_HCD_MspInit+0xbc>)
 800ad18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad1e:	60fb      	str	r3, [r7, #12]
 800ad20:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ad22:	2200      	movs	r2, #0
 800ad24:	2100      	movs	r1, #0
 800ad26:	2043      	movs	r0, #67	; 0x43
 800ad28:	f7f7 f819 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ad2c:	2043      	movs	r0, #67	; 0x43
 800ad2e:	f7f7 f832 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ad32:	bf00      	nop
 800ad34:	3728      	adds	r7, #40	; 0x28
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	40023800 	.word	0x40023800
 800ad40:	40020000 	.word	0x40020000

0800ad44 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad52:	4618      	mov	r0, r3
 800ad54:	f7fe ffeb 	bl	8009d2e <USBH_LL_IncTimer>
}
 800ad58:	bf00      	nop
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b082      	sub	sp, #8
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7ff f823 	bl	8009dba <USBH_LL_Connect>
}
 800ad74:	bf00      	nop
 800ad76:	3708      	adds	r7, #8
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f7ff f82c 	bl	8009de8 <USBH_LL_Disconnect>
}
 800ad90:	bf00      	nop
 800ad92:	3708      	adds	r7, #8
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b083      	sub	sp, #12
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	460b      	mov	r3, r1
 800ada2:	70fb      	strb	r3, [r7, #3]
 800ada4:	4613      	mov	r3, r2
 800ada6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ada8:	bf00      	nop
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adc2:	4618      	mov	r0, r3
 800adc4:	f7fe ffdd 	bl	8009d82 <USBH_LL_PortEnabled>
}
 800adc8:	bf00      	nop
 800adca:	3708      	adds	r7, #8
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b082      	sub	sp, #8
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adde:	4618      	mov	r0, r3
 800ade0:	f7fe ffdd 	bl	8009d9e <USBH_LL_PortDisabled>
}
 800ade4:	bf00      	nop
 800ade6:	3708      	adds	r7, #8
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b082      	sub	sp, #8
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d12a      	bne.n	800ae54 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800adfe:	4a18      	ldr	r2, [pc, #96]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	4a15      	ldr	r2, [pc, #84]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae0a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ae0e:	4b14      	ldr	r3, [pc, #80]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae10:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ae14:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ae16:	4b12      	ldr	r3, [pc, #72]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae18:	2208      	movs	r2, #8
 800ae1a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ae1c:	4b10      	ldr	r3, [pc, #64]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae1e:	2201      	movs	r2, #1
 800ae20:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ae22:	4b0f      	ldr	r3, [pc, #60]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae24:	2200      	movs	r2, #0
 800ae26:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ae28:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ae2e:	4b0c      	ldr	r3, [pc, #48]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae30:	2200      	movs	r2, #0
 800ae32:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ae34:	480a      	ldr	r0, [pc, #40]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae36:	f7f7 fc98 	bl	800276a <HAL_HCD_Init>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d001      	beq.n	800ae44 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ae40:	f7f6 fb8a 	bl	8001558 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ae44:	4806      	ldr	r0, [pc, #24]	; (800ae60 <USBH_LL_Init+0x74>)
 800ae46:	f7f8 f87c 	bl	8002f42 <HAL_HCD_GetCurrentFrame>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f7fe ff5e 	bl	8009d10 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	20000798 	.word	0x20000798

0800ae64 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae70:	2300      	movs	r3, #0
 800ae72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f7f7 ffeb 	bl	8002e56 <HAL_HCD_Start>
 800ae80:	4603      	mov	r3, r0
 800ae82:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae84:	7bfb      	ldrb	r3, [r7, #15]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 f95c 	bl	800b144 <USBH_Get_USB_Status>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae90:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3710      	adds	r7, #16
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}

0800ae9a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ae9a:	b580      	push	{r7, lr}
 800ae9c:	b084      	sub	sp, #16
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aea2:	2300      	movs	r3, #0
 800aea4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aea6:	2300      	movs	r3, #0
 800aea8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f7f7 fff3 	bl	8002e9c <HAL_HCD_Stop>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aeba:	7bfb      	ldrb	r3, [r7, #15]
 800aebc:	4618      	mov	r0, r3
 800aebe:	f000 f941 	bl	800b144 <USBH_Get_USB_Status>
 800aec2:	4603      	mov	r3, r0
 800aec4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aec6:	7bbb      	ldrb	r3, [r7, #14]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3710      	adds	r7, #16
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}

0800aed0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b084      	sub	sp, #16
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800aed8:	2301      	movs	r3, #1
 800aeda:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aee2:	4618      	mov	r0, r3
 800aee4:	f7f8 f83b 	bl	8002f5e <HAL_HCD_GetCurrentSpeed>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b02      	cmp	r3, #2
 800aeec:	d00c      	beq.n	800af08 <USBH_LL_GetSpeed+0x38>
 800aeee:	2b02      	cmp	r3, #2
 800aef0:	d80d      	bhi.n	800af0e <USBH_LL_GetSpeed+0x3e>
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d002      	beq.n	800aefc <USBH_LL_GetSpeed+0x2c>
 800aef6:	2b01      	cmp	r3, #1
 800aef8:	d003      	beq.n	800af02 <USBH_LL_GetSpeed+0x32>
 800aefa:	e008      	b.n	800af0e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800aefc:	2300      	movs	r3, #0
 800aefe:	73fb      	strb	r3, [r7, #15]
    break;
 800af00:	e008      	b.n	800af14 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800af02:	2301      	movs	r3, #1
 800af04:	73fb      	strb	r3, [r7, #15]
    break;
 800af06:	e005      	b.n	800af14 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800af08:	2302      	movs	r3, #2
 800af0a:	73fb      	strb	r3, [r7, #15]
    break;
 800af0c:	e002      	b.n	800af14 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800af0e:	2301      	movs	r3, #1
 800af10:	73fb      	strb	r3, [r7, #15]
    break;
 800af12:	bf00      	nop
  }
  return  speed;
 800af14:	7bfb      	ldrb	r3, [r7, #15]
}
 800af16:	4618      	mov	r0, r3
 800af18:	3710      	adds	r7, #16
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800af1e:	b580      	push	{r7, lr}
 800af20:	b084      	sub	sp, #16
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af26:	2300      	movs	r3, #0
 800af28:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af34:	4618      	mov	r0, r3
 800af36:	f7f7 ffce 	bl	8002ed6 <HAL_HCD_ResetPort>
 800af3a:	4603      	mov	r3, r0
 800af3c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af3e:	7bfb      	ldrb	r3, [r7, #15]
 800af40:	4618      	mov	r0, r3
 800af42:	f000 f8ff 	bl	800b144 <USBH_Get_USB_Status>
 800af46:	4603      	mov	r3, r0
 800af48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	3710      	adds	r7, #16
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}

0800af54 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b082      	sub	sp, #8
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	460b      	mov	r3, r1
 800af5e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af66:	78fa      	ldrb	r2, [r7, #3]
 800af68:	4611      	mov	r1, r2
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7f7 ffd5 	bl	8002f1a <HAL_HCD_HC_GetXferCount>
 800af70:	4603      	mov	r3, r0
}
 800af72:	4618      	mov	r0, r3
 800af74:	3708      	adds	r7, #8
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}

0800af7a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800af7a:	b590      	push	{r4, r7, lr}
 800af7c:	b089      	sub	sp, #36	; 0x24
 800af7e:	af04      	add	r7, sp, #16
 800af80:	6078      	str	r0, [r7, #4]
 800af82:	4608      	mov	r0, r1
 800af84:	4611      	mov	r1, r2
 800af86:	461a      	mov	r2, r3
 800af88:	4603      	mov	r3, r0
 800af8a:	70fb      	strb	r3, [r7, #3]
 800af8c:	460b      	mov	r3, r1
 800af8e:	70bb      	strb	r3, [r7, #2]
 800af90:	4613      	mov	r3, r2
 800af92:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af94:	2300      	movs	r3, #0
 800af96:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af98:	2300      	movs	r3, #0
 800af9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800afa2:	787c      	ldrb	r4, [r7, #1]
 800afa4:	78ba      	ldrb	r2, [r7, #2]
 800afa6:	78f9      	ldrb	r1, [r7, #3]
 800afa8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800afaa:	9302      	str	r3, [sp, #8]
 800afac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800afb0:	9301      	str	r3, [sp, #4]
 800afb2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	4623      	mov	r3, r4
 800afba:	f7f7 fc38 	bl	800282e <HAL_HCD_HC_Init>
 800afbe:	4603      	mov	r3, r0
 800afc0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800afc2:	7bfb      	ldrb	r3, [r7, #15]
 800afc4:	4618      	mov	r0, r3
 800afc6:	f000 f8bd 	bl	800b144 <USBH_Get_USB_Status>
 800afca:	4603      	mov	r3, r0
 800afcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afce:	7bbb      	ldrb	r3, [r7, #14]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd90      	pop	{r4, r7, pc}

0800afd8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	460b      	mov	r3, r1
 800afe2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afe4:	2300      	movs	r3, #0
 800afe6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afe8:	2300      	movs	r3, #0
 800afea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aff2:	78fa      	ldrb	r2, [r7, #3]
 800aff4:	4611      	mov	r1, r2
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7f7 fca8 	bl	800294c <HAL_HCD_HC_Halt>
 800affc:	4603      	mov	r3, r0
 800affe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b000:	7bfb      	ldrb	r3, [r7, #15]
 800b002:	4618      	mov	r0, r3
 800b004:	f000 f89e 	bl	800b144 <USBH_Get_USB_Status>
 800b008:	4603      	mov	r3, r0
 800b00a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b00c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3710      	adds	r7, #16
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}

0800b016 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b016:	b590      	push	{r4, r7, lr}
 800b018:	b089      	sub	sp, #36	; 0x24
 800b01a:	af04      	add	r7, sp, #16
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	4608      	mov	r0, r1
 800b020:	4611      	mov	r1, r2
 800b022:	461a      	mov	r2, r3
 800b024:	4603      	mov	r3, r0
 800b026:	70fb      	strb	r3, [r7, #3]
 800b028:	460b      	mov	r3, r1
 800b02a:	70bb      	strb	r3, [r7, #2]
 800b02c:	4613      	mov	r3, r2
 800b02e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b030:	2300      	movs	r3, #0
 800b032:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b03e:	787c      	ldrb	r4, [r7, #1]
 800b040:	78ba      	ldrb	r2, [r7, #2]
 800b042:	78f9      	ldrb	r1, [r7, #3]
 800b044:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b048:	9303      	str	r3, [sp, #12]
 800b04a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b04c:	9302      	str	r3, [sp, #8]
 800b04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b050:	9301      	str	r3, [sp, #4]
 800b052:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	4623      	mov	r3, r4
 800b05a:	f7f7 fc9b 	bl	8002994 <HAL_HCD_HC_SubmitRequest>
 800b05e:	4603      	mov	r3, r0
 800b060:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	4618      	mov	r0, r3
 800b066:	f000 f86d 	bl	800b144 <USBH_Get_USB_Status>
 800b06a:	4603      	mov	r3, r0
 800b06c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b06e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b070:	4618      	mov	r0, r3
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	bd90      	pop	{r4, r7, pc}

0800b078 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	460b      	mov	r3, r1
 800b082:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b08a:	78fa      	ldrb	r2, [r7, #3]
 800b08c:	4611      	mov	r1, r2
 800b08e:	4618      	mov	r0, r3
 800b090:	f7f7 ff2f 	bl	8002ef2 <HAL_HCD_HC_GetURBState>
 800b094:	4603      	mov	r3, r0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3708      	adds	r7, #8
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b082      	sub	sp, #8
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d103      	bne.n	800b0bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b0b4:	78fb      	ldrb	r3, [r7, #3]
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f000 f870 	bl	800b19c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b0bc:	20c8      	movs	r0, #200	; 0xc8
 800b0be:	f7f6 fd4f 	bl	8001b60 <HAL_Delay>
  return USBH_OK;
 800b0c2:	2300      	movs	r3, #0
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3708      	adds	r7, #8
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b085      	sub	sp, #20
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	460b      	mov	r3, r1
 800b0d6:	70fb      	strb	r3, [r7, #3]
 800b0d8:	4613      	mov	r3, r2
 800b0da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b0e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b0e4:	78fb      	ldrb	r3, [r7, #3]
 800b0e6:	68fa      	ldr	r2, [r7, #12]
 800b0e8:	212c      	movs	r1, #44	; 0x2c
 800b0ea:	fb01 f303 	mul.w	r3, r1, r3
 800b0ee:	4413      	add	r3, r2
 800b0f0:	333b      	adds	r3, #59	; 0x3b
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d009      	beq.n	800b10c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b0f8:	78fb      	ldrb	r3, [r7, #3]
 800b0fa:	68fa      	ldr	r2, [r7, #12]
 800b0fc:	212c      	movs	r1, #44	; 0x2c
 800b0fe:	fb01 f303 	mul.w	r3, r1, r3
 800b102:	4413      	add	r3, r2
 800b104:	3354      	adds	r3, #84	; 0x54
 800b106:	78ba      	ldrb	r2, [r7, #2]
 800b108:	701a      	strb	r2, [r3, #0]
 800b10a:	e008      	b.n	800b11e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b10c:	78fb      	ldrb	r3, [r7, #3]
 800b10e:	68fa      	ldr	r2, [r7, #12]
 800b110:	212c      	movs	r1, #44	; 0x2c
 800b112:	fb01 f303 	mul.w	r3, r1, r3
 800b116:	4413      	add	r3, r2
 800b118:	3355      	adds	r3, #85	; 0x55
 800b11a:	78ba      	ldrb	r2, [r7, #2]
 800b11c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b11e:	2300      	movs	r3, #0
}
 800b120:	4618      	mov	r0, r3
 800b122:	3714      	adds	r7, #20
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr

0800b12c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f7f6 fd13 	bl	8001b60 <HAL_Delay>
}
 800b13a:	bf00      	nop
 800b13c:	3708      	adds	r7, #8
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
	...

0800b144 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b144:	b480      	push	{r7}
 800b146:	b085      	sub	sp, #20
 800b148:	af00      	add	r7, sp, #0
 800b14a:	4603      	mov	r3, r0
 800b14c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b14e:	2300      	movs	r3, #0
 800b150:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b152:	79fb      	ldrb	r3, [r7, #7]
 800b154:	2b03      	cmp	r3, #3
 800b156:	d817      	bhi.n	800b188 <USBH_Get_USB_Status+0x44>
 800b158:	a201      	add	r2, pc, #4	; (adr r2, 800b160 <USBH_Get_USB_Status+0x1c>)
 800b15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b15e:	bf00      	nop
 800b160:	0800b171 	.word	0x0800b171
 800b164:	0800b177 	.word	0x0800b177
 800b168:	0800b17d 	.word	0x0800b17d
 800b16c:	0800b183 	.word	0x0800b183
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b170:	2300      	movs	r3, #0
 800b172:	73fb      	strb	r3, [r7, #15]
    break;
 800b174:	e00b      	b.n	800b18e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b176:	2302      	movs	r3, #2
 800b178:	73fb      	strb	r3, [r7, #15]
    break;
 800b17a:	e008      	b.n	800b18e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b17c:	2301      	movs	r3, #1
 800b17e:	73fb      	strb	r3, [r7, #15]
    break;
 800b180:	e005      	b.n	800b18e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b182:	2302      	movs	r3, #2
 800b184:	73fb      	strb	r3, [r7, #15]
    break;
 800b186:	e002      	b.n	800b18e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b188:	2302      	movs	r3, #2
 800b18a:	73fb      	strb	r3, [r7, #15]
    break;
 800b18c:	bf00      	nop
  }
  return usb_status;
 800b18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b1a6:	79fb      	ldrb	r3, [r7, #7]
 800b1a8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b1aa:	79fb      	ldrb	r3, [r7, #7]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d102      	bne.n	800b1b6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	73fb      	strb	r3, [r7, #15]
 800b1b4:	e001      	b.n	800b1ba <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b1ba:	7bfb      	ldrb	r3, [r7, #15]
 800b1bc:	461a      	mov	r2, r3
 800b1be:	2101      	movs	r1, #1
 800b1c0:	4803      	ldr	r0, [pc, #12]	; (800b1d0 <MX_DriverVbusFS+0x34>)
 800b1c2:	f7f7 fab9 	bl	8002738 <HAL_GPIO_WritePin>
}
 800b1c6:	bf00      	nop
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	40020800 	.word	0x40020800

0800b1d4 <malloc>:
 800b1d4:	4b02      	ldr	r3, [pc, #8]	; (800b1e0 <malloc+0xc>)
 800b1d6:	4601      	mov	r1, r0
 800b1d8:	6818      	ldr	r0, [r3, #0]
 800b1da:	f000 b82b 	b.w	800b234 <_malloc_r>
 800b1de:	bf00      	nop
 800b1e0:	20000084 	.word	0x20000084

0800b1e4 <free>:
 800b1e4:	4b02      	ldr	r3, [pc, #8]	; (800b1f0 <free+0xc>)
 800b1e6:	4601      	mov	r1, r0
 800b1e8:	6818      	ldr	r0, [r3, #0]
 800b1ea:	f001 be27 	b.w	800ce3c <_free_r>
 800b1ee:	bf00      	nop
 800b1f0:	20000084 	.word	0x20000084

0800b1f4 <sbrk_aligned>:
 800b1f4:	b570      	push	{r4, r5, r6, lr}
 800b1f6:	4e0e      	ldr	r6, [pc, #56]	; (800b230 <sbrk_aligned+0x3c>)
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	6831      	ldr	r1, [r6, #0]
 800b1fc:	4605      	mov	r5, r0
 800b1fe:	b911      	cbnz	r1, 800b206 <sbrk_aligned+0x12>
 800b200:	f000 ff52 	bl	800c0a8 <_sbrk_r>
 800b204:	6030      	str	r0, [r6, #0]
 800b206:	4621      	mov	r1, r4
 800b208:	4628      	mov	r0, r5
 800b20a:	f000 ff4d 	bl	800c0a8 <_sbrk_r>
 800b20e:	1c43      	adds	r3, r0, #1
 800b210:	d00a      	beq.n	800b228 <sbrk_aligned+0x34>
 800b212:	1cc4      	adds	r4, r0, #3
 800b214:	f024 0403 	bic.w	r4, r4, #3
 800b218:	42a0      	cmp	r0, r4
 800b21a:	d007      	beq.n	800b22c <sbrk_aligned+0x38>
 800b21c:	1a21      	subs	r1, r4, r0
 800b21e:	4628      	mov	r0, r5
 800b220:	f000 ff42 	bl	800c0a8 <_sbrk_r>
 800b224:	3001      	adds	r0, #1
 800b226:	d101      	bne.n	800b22c <sbrk_aligned+0x38>
 800b228:	f04f 34ff 	mov.w	r4, #4294967295
 800b22c:	4620      	mov	r0, r4
 800b22e:	bd70      	pop	{r4, r5, r6, pc}
 800b230:	20000aa0 	.word	0x20000aa0

0800b234 <_malloc_r>:
 800b234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b238:	1ccd      	adds	r5, r1, #3
 800b23a:	f025 0503 	bic.w	r5, r5, #3
 800b23e:	3508      	adds	r5, #8
 800b240:	2d0c      	cmp	r5, #12
 800b242:	bf38      	it	cc
 800b244:	250c      	movcc	r5, #12
 800b246:	2d00      	cmp	r5, #0
 800b248:	4607      	mov	r7, r0
 800b24a:	db01      	blt.n	800b250 <_malloc_r+0x1c>
 800b24c:	42a9      	cmp	r1, r5
 800b24e:	d905      	bls.n	800b25c <_malloc_r+0x28>
 800b250:	230c      	movs	r3, #12
 800b252:	603b      	str	r3, [r7, #0]
 800b254:	2600      	movs	r6, #0
 800b256:	4630      	mov	r0, r6
 800b258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b25c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b330 <_malloc_r+0xfc>
 800b260:	f000 f868 	bl	800b334 <__malloc_lock>
 800b264:	f8d8 3000 	ldr.w	r3, [r8]
 800b268:	461c      	mov	r4, r3
 800b26a:	bb5c      	cbnz	r4, 800b2c4 <_malloc_r+0x90>
 800b26c:	4629      	mov	r1, r5
 800b26e:	4638      	mov	r0, r7
 800b270:	f7ff ffc0 	bl	800b1f4 <sbrk_aligned>
 800b274:	1c43      	adds	r3, r0, #1
 800b276:	4604      	mov	r4, r0
 800b278:	d155      	bne.n	800b326 <_malloc_r+0xf2>
 800b27a:	f8d8 4000 	ldr.w	r4, [r8]
 800b27e:	4626      	mov	r6, r4
 800b280:	2e00      	cmp	r6, #0
 800b282:	d145      	bne.n	800b310 <_malloc_r+0xdc>
 800b284:	2c00      	cmp	r4, #0
 800b286:	d048      	beq.n	800b31a <_malloc_r+0xe6>
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	4631      	mov	r1, r6
 800b28c:	4638      	mov	r0, r7
 800b28e:	eb04 0903 	add.w	r9, r4, r3
 800b292:	f000 ff09 	bl	800c0a8 <_sbrk_r>
 800b296:	4581      	cmp	r9, r0
 800b298:	d13f      	bne.n	800b31a <_malloc_r+0xe6>
 800b29a:	6821      	ldr	r1, [r4, #0]
 800b29c:	1a6d      	subs	r5, r5, r1
 800b29e:	4629      	mov	r1, r5
 800b2a0:	4638      	mov	r0, r7
 800b2a2:	f7ff ffa7 	bl	800b1f4 <sbrk_aligned>
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	d037      	beq.n	800b31a <_malloc_r+0xe6>
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	442b      	add	r3, r5
 800b2ae:	6023      	str	r3, [r4, #0]
 800b2b0:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d038      	beq.n	800b32a <_malloc_r+0xf6>
 800b2b8:	685a      	ldr	r2, [r3, #4]
 800b2ba:	42a2      	cmp	r2, r4
 800b2bc:	d12b      	bne.n	800b316 <_malloc_r+0xe2>
 800b2be:	2200      	movs	r2, #0
 800b2c0:	605a      	str	r2, [r3, #4]
 800b2c2:	e00f      	b.n	800b2e4 <_malloc_r+0xb0>
 800b2c4:	6822      	ldr	r2, [r4, #0]
 800b2c6:	1b52      	subs	r2, r2, r5
 800b2c8:	d41f      	bmi.n	800b30a <_malloc_r+0xd6>
 800b2ca:	2a0b      	cmp	r2, #11
 800b2cc:	d917      	bls.n	800b2fe <_malloc_r+0xca>
 800b2ce:	1961      	adds	r1, r4, r5
 800b2d0:	42a3      	cmp	r3, r4
 800b2d2:	6025      	str	r5, [r4, #0]
 800b2d4:	bf18      	it	ne
 800b2d6:	6059      	strne	r1, [r3, #4]
 800b2d8:	6863      	ldr	r3, [r4, #4]
 800b2da:	bf08      	it	eq
 800b2dc:	f8c8 1000 	streq.w	r1, [r8]
 800b2e0:	5162      	str	r2, [r4, r5]
 800b2e2:	604b      	str	r3, [r1, #4]
 800b2e4:	4638      	mov	r0, r7
 800b2e6:	f104 060b 	add.w	r6, r4, #11
 800b2ea:	f000 f829 	bl	800b340 <__malloc_unlock>
 800b2ee:	f026 0607 	bic.w	r6, r6, #7
 800b2f2:	1d23      	adds	r3, r4, #4
 800b2f4:	1af2      	subs	r2, r6, r3
 800b2f6:	d0ae      	beq.n	800b256 <_malloc_r+0x22>
 800b2f8:	1b9b      	subs	r3, r3, r6
 800b2fa:	50a3      	str	r3, [r4, r2]
 800b2fc:	e7ab      	b.n	800b256 <_malloc_r+0x22>
 800b2fe:	42a3      	cmp	r3, r4
 800b300:	6862      	ldr	r2, [r4, #4]
 800b302:	d1dd      	bne.n	800b2c0 <_malloc_r+0x8c>
 800b304:	f8c8 2000 	str.w	r2, [r8]
 800b308:	e7ec      	b.n	800b2e4 <_malloc_r+0xb0>
 800b30a:	4623      	mov	r3, r4
 800b30c:	6864      	ldr	r4, [r4, #4]
 800b30e:	e7ac      	b.n	800b26a <_malloc_r+0x36>
 800b310:	4634      	mov	r4, r6
 800b312:	6876      	ldr	r6, [r6, #4]
 800b314:	e7b4      	b.n	800b280 <_malloc_r+0x4c>
 800b316:	4613      	mov	r3, r2
 800b318:	e7cc      	b.n	800b2b4 <_malloc_r+0x80>
 800b31a:	230c      	movs	r3, #12
 800b31c:	603b      	str	r3, [r7, #0]
 800b31e:	4638      	mov	r0, r7
 800b320:	f000 f80e 	bl	800b340 <__malloc_unlock>
 800b324:	e797      	b.n	800b256 <_malloc_r+0x22>
 800b326:	6025      	str	r5, [r4, #0]
 800b328:	e7dc      	b.n	800b2e4 <_malloc_r+0xb0>
 800b32a:	605b      	str	r3, [r3, #4]
 800b32c:	deff      	udf	#255	; 0xff
 800b32e:	bf00      	nop
 800b330:	20000a9c 	.word	0x20000a9c

0800b334 <__malloc_lock>:
 800b334:	4801      	ldr	r0, [pc, #4]	; (800b33c <__malloc_lock+0x8>)
 800b336:	f000 bf04 	b.w	800c142 <__retarget_lock_acquire_recursive>
 800b33a:	bf00      	nop
 800b33c:	20000be4 	.word	0x20000be4

0800b340 <__malloc_unlock>:
 800b340:	4801      	ldr	r0, [pc, #4]	; (800b348 <__malloc_unlock+0x8>)
 800b342:	f000 beff 	b.w	800c144 <__retarget_lock_release_recursive>
 800b346:	bf00      	nop
 800b348:	20000be4 	.word	0x20000be4

0800b34c <__cvt>:
 800b34c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b350:	ec55 4b10 	vmov	r4, r5, d0
 800b354:	2d00      	cmp	r5, #0
 800b356:	460e      	mov	r6, r1
 800b358:	4619      	mov	r1, r3
 800b35a:	462b      	mov	r3, r5
 800b35c:	bfbb      	ittet	lt
 800b35e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b362:	461d      	movlt	r5, r3
 800b364:	2300      	movge	r3, #0
 800b366:	232d      	movlt	r3, #45	; 0x2d
 800b368:	700b      	strb	r3, [r1, #0]
 800b36a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b36c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b370:	4691      	mov	r9, r2
 800b372:	f023 0820 	bic.w	r8, r3, #32
 800b376:	bfbc      	itt	lt
 800b378:	4622      	movlt	r2, r4
 800b37a:	4614      	movlt	r4, r2
 800b37c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b380:	d005      	beq.n	800b38e <__cvt+0x42>
 800b382:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b386:	d100      	bne.n	800b38a <__cvt+0x3e>
 800b388:	3601      	adds	r6, #1
 800b38a:	2102      	movs	r1, #2
 800b38c:	e000      	b.n	800b390 <__cvt+0x44>
 800b38e:	2103      	movs	r1, #3
 800b390:	ab03      	add	r3, sp, #12
 800b392:	9301      	str	r3, [sp, #4]
 800b394:	ab02      	add	r3, sp, #8
 800b396:	9300      	str	r3, [sp, #0]
 800b398:	ec45 4b10 	vmov	d0, r4, r5
 800b39c:	4653      	mov	r3, sl
 800b39e:	4632      	mov	r2, r6
 800b3a0:	f000 ff5a 	bl	800c258 <_dtoa_r>
 800b3a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b3a8:	4607      	mov	r7, r0
 800b3aa:	d102      	bne.n	800b3b2 <__cvt+0x66>
 800b3ac:	f019 0f01 	tst.w	r9, #1
 800b3b0:	d022      	beq.n	800b3f8 <__cvt+0xac>
 800b3b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3b6:	eb07 0906 	add.w	r9, r7, r6
 800b3ba:	d110      	bne.n	800b3de <__cvt+0x92>
 800b3bc:	783b      	ldrb	r3, [r7, #0]
 800b3be:	2b30      	cmp	r3, #48	; 0x30
 800b3c0:	d10a      	bne.n	800b3d8 <__cvt+0x8c>
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	f7f5 fb7d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3ce:	b918      	cbnz	r0, 800b3d8 <__cvt+0x8c>
 800b3d0:	f1c6 0601 	rsb	r6, r6, #1
 800b3d4:	f8ca 6000 	str.w	r6, [sl]
 800b3d8:	f8da 3000 	ldr.w	r3, [sl]
 800b3dc:	4499      	add	r9, r3
 800b3de:	2200      	movs	r2, #0
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	4629      	mov	r1, r5
 800b3e6:	f7f5 fb6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3ea:	b108      	cbz	r0, 800b3f0 <__cvt+0xa4>
 800b3ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3f0:	2230      	movs	r2, #48	; 0x30
 800b3f2:	9b03      	ldr	r3, [sp, #12]
 800b3f4:	454b      	cmp	r3, r9
 800b3f6:	d307      	bcc.n	800b408 <__cvt+0xbc>
 800b3f8:	9b03      	ldr	r3, [sp, #12]
 800b3fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3fc:	1bdb      	subs	r3, r3, r7
 800b3fe:	4638      	mov	r0, r7
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	b004      	add	sp, #16
 800b404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b408:	1c59      	adds	r1, r3, #1
 800b40a:	9103      	str	r1, [sp, #12]
 800b40c:	701a      	strb	r2, [r3, #0]
 800b40e:	e7f0      	b.n	800b3f2 <__cvt+0xa6>

0800b410 <__exponent>:
 800b410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b412:	4603      	mov	r3, r0
 800b414:	2900      	cmp	r1, #0
 800b416:	bfb8      	it	lt
 800b418:	4249      	neglt	r1, r1
 800b41a:	f803 2b02 	strb.w	r2, [r3], #2
 800b41e:	bfb4      	ite	lt
 800b420:	222d      	movlt	r2, #45	; 0x2d
 800b422:	222b      	movge	r2, #43	; 0x2b
 800b424:	2909      	cmp	r1, #9
 800b426:	7042      	strb	r2, [r0, #1]
 800b428:	dd2a      	ble.n	800b480 <__exponent+0x70>
 800b42a:	f10d 0207 	add.w	r2, sp, #7
 800b42e:	4617      	mov	r7, r2
 800b430:	260a      	movs	r6, #10
 800b432:	4694      	mov	ip, r2
 800b434:	fb91 f5f6 	sdiv	r5, r1, r6
 800b438:	fb06 1415 	mls	r4, r6, r5, r1
 800b43c:	3430      	adds	r4, #48	; 0x30
 800b43e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b442:	460c      	mov	r4, r1
 800b444:	2c63      	cmp	r4, #99	; 0x63
 800b446:	f102 32ff 	add.w	r2, r2, #4294967295
 800b44a:	4629      	mov	r1, r5
 800b44c:	dcf1      	bgt.n	800b432 <__exponent+0x22>
 800b44e:	3130      	adds	r1, #48	; 0x30
 800b450:	f1ac 0402 	sub.w	r4, ip, #2
 800b454:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b458:	1c41      	adds	r1, r0, #1
 800b45a:	4622      	mov	r2, r4
 800b45c:	42ba      	cmp	r2, r7
 800b45e:	d30a      	bcc.n	800b476 <__exponent+0x66>
 800b460:	f10d 0209 	add.w	r2, sp, #9
 800b464:	eba2 020c 	sub.w	r2, r2, ip
 800b468:	42bc      	cmp	r4, r7
 800b46a:	bf88      	it	hi
 800b46c:	2200      	movhi	r2, #0
 800b46e:	4413      	add	r3, r2
 800b470:	1a18      	subs	r0, r3, r0
 800b472:	b003      	add	sp, #12
 800b474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b476:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b47a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b47e:	e7ed      	b.n	800b45c <__exponent+0x4c>
 800b480:	2330      	movs	r3, #48	; 0x30
 800b482:	3130      	adds	r1, #48	; 0x30
 800b484:	7083      	strb	r3, [r0, #2]
 800b486:	70c1      	strb	r1, [r0, #3]
 800b488:	1d03      	adds	r3, r0, #4
 800b48a:	e7f1      	b.n	800b470 <__exponent+0x60>

0800b48c <_printf_float>:
 800b48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b490:	ed2d 8b02 	vpush	{d8}
 800b494:	b08d      	sub	sp, #52	; 0x34
 800b496:	460c      	mov	r4, r1
 800b498:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b49c:	4616      	mov	r6, r2
 800b49e:	461f      	mov	r7, r3
 800b4a0:	4605      	mov	r5, r0
 800b4a2:	f000 fdc9 	bl	800c038 <_localeconv_r>
 800b4a6:	f8d0 a000 	ldr.w	sl, [r0]
 800b4aa:	4650      	mov	r0, sl
 800b4ac:	f7f4 fee0 	bl	8000270 <strlen>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	9305      	str	r3, [sp, #20]
 800b4b8:	f8d8 3000 	ldr.w	r3, [r8]
 800b4bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b4c0:	3307      	adds	r3, #7
 800b4c2:	f023 0307 	bic.w	r3, r3, #7
 800b4c6:	f103 0208 	add.w	r2, r3, #8
 800b4ca:	f8c8 2000 	str.w	r2, [r8]
 800b4ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4d6:	9307      	str	r3, [sp, #28]
 800b4d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4dc:	ee08 0a10 	vmov	s16, r0
 800b4e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b4e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4e8:	4b9e      	ldr	r3, [pc, #632]	; (800b764 <_printf_float+0x2d8>)
 800b4ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ee:	f7f5 fb1d 	bl	8000b2c <__aeabi_dcmpun>
 800b4f2:	bb88      	cbnz	r0, 800b558 <_printf_float+0xcc>
 800b4f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4f8:	4b9a      	ldr	r3, [pc, #616]	; (800b764 <_printf_float+0x2d8>)
 800b4fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b4fe:	f7f5 faf7 	bl	8000af0 <__aeabi_dcmple>
 800b502:	bb48      	cbnz	r0, 800b558 <_printf_float+0xcc>
 800b504:	2200      	movs	r2, #0
 800b506:	2300      	movs	r3, #0
 800b508:	4640      	mov	r0, r8
 800b50a:	4649      	mov	r1, r9
 800b50c:	f7f5 fae6 	bl	8000adc <__aeabi_dcmplt>
 800b510:	b110      	cbz	r0, 800b518 <_printf_float+0x8c>
 800b512:	232d      	movs	r3, #45	; 0x2d
 800b514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b518:	4a93      	ldr	r2, [pc, #588]	; (800b768 <_printf_float+0x2dc>)
 800b51a:	4b94      	ldr	r3, [pc, #592]	; (800b76c <_printf_float+0x2e0>)
 800b51c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b520:	bf94      	ite	ls
 800b522:	4690      	movls	r8, r2
 800b524:	4698      	movhi	r8, r3
 800b526:	2303      	movs	r3, #3
 800b528:	6123      	str	r3, [r4, #16]
 800b52a:	9b05      	ldr	r3, [sp, #20]
 800b52c:	f023 0304 	bic.w	r3, r3, #4
 800b530:	6023      	str	r3, [r4, #0]
 800b532:	f04f 0900 	mov.w	r9, #0
 800b536:	9700      	str	r7, [sp, #0]
 800b538:	4633      	mov	r3, r6
 800b53a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b53c:	4621      	mov	r1, r4
 800b53e:	4628      	mov	r0, r5
 800b540:	f000 f9da 	bl	800b8f8 <_printf_common>
 800b544:	3001      	adds	r0, #1
 800b546:	f040 8090 	bne.w	800b66a <_printf_float+0x1de>
 800b54a:	f04f 30ff 	mov.w	r0, #4294967295
 800b54e:	b00d      	add	sp, #52	; 0x34
 800b550:	ecbd 8b02 	vpop	{d8}
 800b554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b558:	4642      	mov	r2, r8
 800b55a:	464b      	mov	r3, r9
 800b55c:	4640      	mov	r0, r8
 800b55e:	4649      	mov	r1, r9
 800b560:	f7f5 fae4 	bl	8000b2c <__aeabi_dcmpun>
 800b564:	b140      	cbz	r0, 800b578 <_printf_float+0xec>
 800b566:	464b      	mov	r3, r9
 800b568:	2b00      	cmp	r3, #0
 800b56a:	bfbc      	itt	lt
 800b56c:	232d      	movlt	r3, #45	; 0x2d
 800b56e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b572:	4a7f      	ldr	r2, [pc, #508]	; (800b770 <_printf_float+0x2e4>)
 800b574:	4b7f      	ldr	r3, [pc, #508]	; (800b774 <_printf_float+0x2e8>)
 800b576:	e7d1      	b.n	800b51c <_printf_float+0x90>
 800b578:	6863      	ldr	r3, [r4, #4]
 800b57a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b57e:	9206      	str	r2, [sp, #24]
 800b580:	1c5a      	adds	r2, r3, #1
 800b582:	d13f      	bne.n	800b604 <_printf_float+0x178>
 800b584:	2306      	movs	r3, #6
 800b586:	6063      	str	r3, [r4, #4]
 800b588:	9b05      	ldr	r3, [sp, #20]
 800b58a:	6861      	ldr	r1, [r4, #4]
 800b58c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b590:	2300      	movs	r3, #0
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	ab0a      	add	r3, sp, #40	; 0x28
 800b596:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b59a:	ab09      	add	r3, sp, #36	; 0x24
 800b59c:	ec49 8b10 	vmov	d0, r8, r9
 800b5a0:	9300      	str	r3, [sp, #0]
 800b5a2:	6022      	str	r2, [r4, #0]
 800b5a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f7ff fecf 	bl	800b34c <__cvt>
 800b5ae:	9b06      	ldr	r3, [sp, #24]
 800b5b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5b2:	2b47      	cmp	r3, #71	; 0x47
 800b5b4:	4680      	mov	r8, r0
 800b5b6:	d108      	bne.n	800b5ca <_printf_float+0x13e>
 800b5b8:	1cc8      	adds	r0, r1, #3
 800b5ba:	db02      	blt.n	800b5c2 <_printf_float+0x136>
 800b5bc:	6863      	ldr	r3, [r4, #4]
 800b5be:	4299      	cmp	r1, r3
 800b5c0:	dd41      	ble.n	800b646 <_printf_float+0x1ba>
 800b5c2:	f1ab 0302 	sub.w	r3, fp, #2
 800b5c6:	fa5f fb83 	uxtb.w	fp, r3
 800b5ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b5ce:	d820      	bhi.n	800b612 <_printf_float+0x186>
 800b5d0:	3901      	subs	r1, #1
 800b5d2:	465a      	mov	r2, fp
 800b5d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b5d8:	9109      	str	r1, [sp, #36]	; 0x24
 800b5da:	f7ff ff19 	bl	800b410 <__exponent>
 800b5de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5e0:	1813      	adds	r3, r2, r0
 800b5e2:	2a01      	cmp	r2, #1
 800b5e4:	4681      	mov	r9, r0
 800b5e6:	6123      	str	r3, [r4, #16]
 800b5e8:	dc02      	bgt.n	800b5f0 <_printf_float+0x164>
 800b5ea:	6822      	ldr	r2, [r4, #0]
 800b5ec:	07d2      	lsls	r2, r2, #31
 800b5ee:	d501      	bpl.n	800b5f4 <_printf_float+0x168>
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	6123      	str	r3, [r4, #16]
 800b5f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d09c      	beq.n	800b536 <_printf_float+0xaa>
 800b5fc:	232d      	movs	r3, #45	; 0x2d
 800b5fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b602:	e798      	b.n	800b536 <_printf_float+0xaa>
 800b604:	9a06      	ldr	r2, [sp, #24]
 800b606:	2a47      	cmp	r2, #71	; 0x47
 800b608:	d1be      	bne.n	800b588 <_printf_float+0xfc>
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1bc      	bne.n	800b588 <_printf_float+0xfc>
 800b60e:	2301      	movs	r3, #1
 800b610:	e7b9      	b.n	800b586 <_printf_float+0xfa>
 800b612:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b616:	d118      	bne.n	800b64a <_printf_float+0x1be>
 800b618:	2900      	cmp	r1, #0
 800b61a:	6863      	ldr	r3, [r4, #4]
 800b61c:	dd0b      	ble.n	800b636 <_printf_float+0x1aa>
 800b61e:	6121      	str	r1, [r4, #16]
 800b620:	b913      	cbnz	r3, 800b628 <_printf_float+0x19c>
 800b622:	6822      	ldr	r2, [r4, #0]
 800b624:	07d0      	lsls	r0, r2, #31
 800b626:	d502      	bpl.n	800b62e <_printf_float+0x1a2>
 800b628:	3301      	adds	r3, #1
 800b62a:	440b      	add	r3, r1
 800b62c:	6123      	str	r3, [r4, #16]
 800b62e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b630:	f04f 0900 	mov.w	r9, #0
 800b634:	e7de      	b.n	800b5f4 <_printf_float+0x168>
 800b636:	b913      	cbnz	r3, 800b63e <_printf_float+0x1b2>
 800b638:	6822      	ldr	r2, [r4, #0]
 800b63a:	07d2      	lsls	r2, r2, #31
 800b63c:	d501      	bpl.n	800b642 <_printf_float+0x1b6>
 800b63e:	3302      	adds	r3, #2
 800b640:	e7f4      	b.n	800b62c <_printf_float+0x1a0>
 800b642:	2301      	movs	r3, #1
 800b644:	e7f2      	b.n	800b62c <_printf_float+0x1a0>
 800b646:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b64a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b64c:	4299      	cmp	r1, r3
 800b64e:	db05      	blt.n	800b65c <_printf_float+0x1d0>
 800b650:	6823      	ldr	r3, [r4, #0]
 800b652:	6121      	str	r1, [r4, #16]
 800b654:	07d8      	lsls	r0, r3, #31
 800b656:	d5ea      	bpl.n	800b62e <_printf_float+0x1a2>
 800b658:	1c4b      	adds	r3, r1, #1
 800b65a:	e7e7      	b.n	800b62c <_printf_float+0x1a0>
 800b65c:	2900      	cmp	r1, #0
 800b65e:	bfd4      	ite	le
 800b660:	f1c1 0202 	rsble	r2, r1, #2
 800b664:	2201      	movgt	r2, #1
 800b666:	4413      	add	r3, r2
 800b668:	e7e0      	b.n	800b62c <_printf_float+0x1a0>
 800b66a:	6823      	ldr	r3, [r4, #0]
 800b66c:	055a      	lsls	r2, r3, #21
 800b66e:	d407      	bmi.n	800b680 <_printf_float+0x1f4>
 800b670:	6923      	ldr	r3, [r4, #16]
 800b672:	4642      	mov	r2, r8
 800b674:	4631      	mov	r1, r6
 800b676:	4628      	mov	r0, r5
 800b678:	47b8      	blx	r7
 800b67a:	3001      	adds	r0, #1
 800b67c:	d12c      	bne.n	800b6d8 <_printf_float+0x24c>
 800b67e:	e764      	b.n	800b54a <_printf_float+0xbe>
 800b680:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b684:	f240 80e0 	bls.w	800b848 <_printf_float+0x3bc>
 800b688:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b68c:	2200      	movs	r2, #0
 800b68e:	2300      	movs	r3, #0
 800b690:	f7f5 fa1a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b694:	2800      	cmp	r0, #0
 800b696:	d034      	beq.n	800b702 <_printf_float+0x276>
 800b698:	4a37      	ldr	r2, [pc, #220]	; (800b778 <_printf_float+0x2ec>)
 800b69a:	2301      	movs	r3, #1
 800b69c:	4631      	mov	r1, r6
 800b69e:	4628      	mov	r0, r5
 800b6a0:	47b8      	blx	r7
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	f43f af51 	beq.w	800b54a <_printf_float+0xbe>
 800b6a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	db02      	blt.n	800b6b6 <_printf_float+0x22a>
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	07d8      	lsls	r0, r3, #31
 800b6b4:	d510      	bpl.n	800b6d8 <_printf_float+0x24c>
 800b6b6:	ee18 3a10 	vmov	r3, s16
 800b6ba:	4652      	mov	r2, sl
 800b6bc:	4631      	mov	r1, r6
 800b6be:	4628      	mov	r0, r5
 800b6c0:	47b8      	blx	r7
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	f43f af41 	beq.w	800b54a <_printf_float+0xbe>
 800b6c8:	f04f 0800 	mov.w	r8, #0
 800b6cc:	f104 091a 	add.w	r9, r4, #26
 800b6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d2:	3b01      	subs	r3, #1
 800b6d4:	4543      	cmp	r3, r8
 800b6d6:	dc09      	bgt.n	800b6ec <_printf_float+0x260>
 800b6d8:	6823      	ldr	r3, [r4, #0]
 800b6da:	079b      	lsls	r3, r3, #30
 800b6dc:	f100 8107 	bmi.w	800b8ee <_printf_float+0x462>
 800b6e0:	68e0      	ldr	r0, [r4, #12]
 800b6e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6e4:	4298      	cmp	r0, r3
 800b6e6:	bfb8      	it	lt
 800b6e8:	4618      	movlt	r0, r3
 800b6ea:	e730      	b.n	800b54e <_printf_float+0xc2>
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	464a      	mov	r2, r9
 800b6f0:	4631      	mov	r1, r6
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	47b8      	blx	r7
 800b6f6:	3001      	adds	r0, #1
 800b6f8:	f43f af27 	beq.w	800b54a <_printf_float+0xbe>
 800b6fc:	f108 0801 	add.w	r8, r8, #1
 800b700:	e7e6      	b.n	800b6d0 <_printf_float+0x244>
 800b702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b704:	2b00      	cmp	r3, #0
 800b706:	dc39      	bgt.n	800b77c <_printf_float+0x2f0>
 800b708:	4a1b      	ldr	r2, [pc, #108]	; (800b778 <_printf_float+0x2ec>)
 800b70a:	2301      	movs	r3, #1
 800b70c:	4631      	mov	r1, r6
 800b70e:	4628      	mov	r0, r5
 800b710:	47b8      	blx	r7
 800b712:	3001      	adds	r0, #1
 800b714:	f43f af19 	beq.w	800b54a <_printf_float+0xbe>
 800b718:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b71c:	4313      	orrs	r3, r2
 800b71e:	d102      	bne.n	800b726 <_printf_float+0x29a>
 800b720:	6823      	ldr	r3, [r4, #0]
 800b722:	07d9      	lsls	r1, r3, #31
 800b724:	d5d8      	bpl.n	800b6d8 <_printf_float+0x24c>
 800b726:	ee18 3a10 	vmov	r3, s16
 800b72a:	4652      	mov	r2, sl
 800b72c:	4631      	mov	r1, r6
 800b72e:	4628      	mov	r0, r5
 800b730:	47b8      	blx	r7
 800b732:	3001      	adds	r0, #1
 800b734:	f43f af09 	beq.w	800b54a <_printf_float+0xbe>
 800b738:	f04f 0900 	mov.w	r9, #0
 800b73c:	f104 0a1a 	add.w	sl, r4, #26
 800b740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b742:	425b      	negs	r3, r3
 800b744:	454b      	cmp	r3, r9
 800b746:	dc01      	bgt.n	800b74c <_printf_float+0x2c0>
 800b748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b74a:	e792      	b.n	800b672 <_printf_float+0x1e6>
 800b74c:	2301      	movs	r3, #1
 800b74e:	4652      	mov	r2, sl
 800b750:	4631      	mov	r1, r6
 800b752:	4628      	mov	r0, r5
 800b754:	47b8      	blx	r7
 800b756:	3001      	adds	r0, #1
 800b758:	f43f aef7 	beq.w	800b54a <_printf_float+0xbe>
 800b75c:	f109 0901 	add.w	r9, r9, #1
 800b760:	e7ee      	b.n	800b740 <_printf_float+0x2b4>
 800b762:	bf00      	nop
 800b764:	7fefffff 	.word	0x7fefffff
 800b768:	0800dd40 	.word	0x0800dd40
 800b76c:	0800dd44 	.word	0x0800dd44
 800b770:	0800dd48 	.word	0x0800dd48
 800b774:	0800dd4c 	.word	0x0800dd4c
 800b778:	0800dd50 	.word	0x0800dd50
 800b77c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b77e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b780:	429a      	cmp	r2, r3
 800b782:	bfa8      	it	ge
 800b784:	461a      	movge	r2, r3
 800b786:	2a00      	cmp	r2, #0
 800b788:	4691      	mov	r9, r2
 800b78a:	dc37      	bgt.n	800b7fc <_printf_float+0x370>
 800b78c:	f04f 0b00 	mov.w	fp, #0
 800b790:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b794:	f104 021a 	add.w	r2, r4, #26
 800b798:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b79a:	9305      	str	r3, [sp, #20]
 800b79c:	eba3 0309 	sub.w	r3, r3, r9
 800b7a0:	455b      	cmp	r3, fp
 800b7a2:	dc33      	bgt.n	800b80c <_printf_float+0x380>
 800b7a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	db3b      	blt.n	800b824 <_printf_float+0x398>
 800b7ac:	6823      	ldr	r3, [r4, #0]
 800b7ae:	07da      	lsls	r2, r3, #31
 800b7b0:	d438      	bmi.n	800b824 <_printf_float+0x398>
 800b7b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b7b6:	eba2 0903 	sub.w	r9, r2, r3
 800b7ba:	9b05      	ldr	r3, [sp, #20]
 800b7bc:	1ad2      	subs	r2, r2, r3
 800b7be:	4591      	cmp	r9, r2
 800b7c0:	bfa8      	it	ge
 800b7c2:	4691      	movge	r9, r2
 800b7c4:	f1b9 0f00 	cmp.w	r9, #0
 800b7c8:	dc35      	bgt.n	800b836 <_printf_float+0x3aa>
 800b7ca:	f04f 0800 	mov.w	r8, #0
 800b7ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7d2:	f104 0a1a 	add.w	sl, r4, #26
 800b7d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7da:	1a9b      	subs	r3, r3, r2
 800b7dc:	eba3 0309 	sub.w	r3, r3, r9
 800b7e0:	4543      	cmp	r3, r8
 800b7e2:	f77f af79 	ble.w	800b6d8 <_printf_float+0x24c>
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	4652      	mov	r2, sl
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	4628      	mov	r0, r5
 800b7ee:	47b8      	blx	r7
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	f43f aeaa 	beq.w	800b54a <_printf_float+0xbe>
 800b7f6:	f108 0801 	add.w	r8, r8, #1
 800b7fa:	e7ec      	b.n	800b7d6 <_printf_float+0x34a>
 800b7fc:	4613      	mov	r3, r2
 800b7fe:	4631      	mov	r1, r6
 800b800:	4642      	mov	r2, r8
 800b802:	4628      	mov	r0, r5
 800b804:	47b8      	blx	r7
 800b806:	3001      	adds	r0, #1
 800b808:	d1c0      	bne.n	800b78c <_printf_float+0x300>
 800b80a:	e69e      	b.n	800b54a <_printf_float+0xbe>
 800b80c:	2301      	movs	r3, #1
 800b80e:	4631      	mov	r1, r6
 800b810:	4628      	mov	r0, r5
 800b812:	9205      	str	r2, [sp, #20]
 800b814:	47b8      	blx	r7
 800b816:	3001      	adds	r0, #1
 800b818:	f43f ae97 	beq.w	800b54a <_printf_float+0xbe>
 800b81c:	9a05      	ldr	r2, [sp, #20]
 800b81e:	f10b 0b01 	add.w	fp, fp, #1
 800b822:	e7b9      	b.n	800b798 <_printf_float+0x30c>
 800b824:	ee18 3a10 	vmov	r3, s16
 800b828:	4652      	mov	r2, sl
 800b82a:	4631      	mov	r1, r6
 800b82c:	4628      	mov	r0, r5
 800b82e:	47b8      	blx	r7
 800b830:	3001      	adds	r0, #1
 800b832:	d1be      	bne.n	800b7b2 <_printf_float+0x326>
 800b834:	e689      	b.n	800b54a <_printf_float+0xbe>
 800b836:	9a05      	ldr	r2, [sp, #20]
 800b838:	464b      	mov	r3, r9
 800b83a:	4442      	add	r2, r8
 800b83c:	4631      	mov	r1, r6
 800b83e:	4628      	mov	r0, r5
 800b840:	47b8      	blx	r7
 800b842:	3001      	adds	r0, #1
 800b844:	d1c1      	bne.n	800b7ca <_printf_float+0x33e>
 800b846:	e680      	b.n	800b54a <_printf_float+0xbe>
 800b848:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b84a:	2a01      	cmp	r2, #1
 800b84c:	dc01      	bgt.n	800b852 <_printf_float+0x3c6>
 800b84e:	07db      	lsls	r3, r3, #31
 800b850:	d53a      	bpl.n	800b8c8 <_printf_float+0x43c>
 800b852:	2301      	movs	r3, #1
 800b854:	4642      	mov	r2, r8
 800b856:	4631      	mov	r1, r6
 800b858:	4628      	mov	r0, r5
 800b85a:	47b8      	blx	r7
 800b85c:	3001      	adds	r0, #1
 800b85e:	f43f ae74 	beq.w	800b54a <_printf_float+0xbe>
 800b862:	ee18 3a10 	vmov	r3, s16
 800b866:	4652      	mov	r2, sl
 800b868:	4631      	mov	r1, r6
 800b86a:	4628      	mov	r0, r5
 800b86c:	47b8      	blx	r7
 800b86e:	3001      	adds	r0, #1
 800b870:	f43f ae6b 	beq.w	800b54a <_printf_float+0xbe>
 800b874:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b878:	2200      	movs	r2, #0
 800b87a:	2300      	movs	r3, #0
 800b87c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b880:	f7f5 f922 	bl	8000ac8 <__aeabi_dcmpeq>
 800b884:	b9d8      	cbnz	r0, 800b8be <_printf_float+0x432>
 800b886:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b88a:	f108 0201 	add.w	r2, r8, #1
 800b88e:	4631      	mov	r1, r6
 800b890:	4628      	mov	r0, r5
 800b892:	47b8      	blx	r7
 800b894:	3001      	adds	r0, #1
 800b896:	d10e      	bne.n	800b8b6 <_printf_float+0x42a>
 800b898:	e657      	b.n	800b54a <_printf_float+0xbe>
 800b89a:	2301      	movs	r3, #1
 800b89c:	4652      	mov	r2, sl
 800b89e:	4631      	mov	r1, r6
 800b8a0:	4628      	mov	r0, r5
 800b8a2:	47b8      	blx	r7
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	f43f ae50 	beq.w	800b54a <_printf_float+0xbe>
 800b8aa:	f108 0801 	add.w	r8, r8, #1
 800b8ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	4543      	cmp	r3, r8
 800b8b4:	dcf1      	bgt.n	800b89a <_printf_float+0x40e>
 800b8b6:	464b      	mov	r3, r9
 800b8b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b8bc:	e6da      	b.n	800b674 <_printf_float+0x1e8>
 800b8be:	f04f 0800 	mov.w	r8, #0
 800b8c2:	f104 0a1a 	add.w	sl, r4, #26
 800b8c6:	e7f2      	b.n	800b8ae <_printf_float+0x422>
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	4642      	mov	r2, r8
 800b8cc:	e7df      	b.n	800b88e <_printf_float+0x402>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	464a      	mov	r2, r9
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b8      	blx	r7
 800b8d8:	3001      	adds	r0, #1
 800b8da:	f43f ae36 	beq.w	800b54a <_printf_float+0xbe>
 800b8de:	f108 0801 	add.w	r8, r8, #1
 800b8e2:	68e3      	ldr	r3, [r4, #12]
 800b8e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8e6:	1a5b      	subs	r3, r3, r1
 800b8e8:	4543      	cmp	r3, r8
 800b8ea:	dcf0      	bgt.n	800b8ce <_printf_float+0x442>
 800b8ec:	e6f8      	b.n	800b6e0 <_printf_float+0x254>
 800b8ee:	f04f 0800 	mov.w	r8, #0
 800b8f2:	f104 0919 	add.w	r9, r4, #25
 800b8f6:	e7f4      	b.n	800b8e2 <_printf_float+0x456>

0800b8f8 <_printf_common>:
 800b8f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8fc:	4616      	mov	r6, r2
 800b8fe:	4699      	mov	r9, r3
 800b900:	688a      	ldr	r2, [r1, #8]
 800b902:	690b      	ldr	r3, [r1, #16]
 800b904:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b908:	4293      	cmp	r3, r2
 800b90a:	bfb8      	it	lt
 800b90c:	4613      	movlt	r3, r2
 800b90e:	6033      	str	r3, [r6, #0]
 800b910:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b914:	4607      	mov	r7, r0
 800b916:	460c      	mov	r4, r1
 800b918:	b10a      	cbz	r2, 800b91e <_printf_common+0x26>
 800b91a:	3301      	adds	r3, #1
 800b91c:	6033      	str	r3, [r6, #0]
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	0699      	lsls	r1, r3, #26
 800b922:	bf42      	ittt	mi
 800b924:	6833      	ldrmi	r3, [r6, #0]
 800b926:	3302      	addmi	r3, #2
 800b928:	6033      	strmi	r3, [r6, #0]
 800b92a:	6825      	ldr	r5, [r4, #0]
 800b92c:	f015 0506 	ands.w	r5, r5, #6
 800b930:	d106      	bne.n	800b940 <_printf_common+0x48>
 800b932:	f104 0a19 	add.w	sl, r4, #25
 800b936:	68e3      	ldr	r3, [r4, #12]
 800b938:	6832      	ldr	r2, [r6, #0]
 800b93a:	1a9b      	subs	r3, r3, r2
 800b93c:	42ab      	cmp	r3, r5
 800b93e:	dc26      	bgt.n	800b98e <_printf_common+0x96>
 800b940:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b944:	1e13      	subs	r3, r2, #0
 800b946:	6822      	ldr	r2, [r4, #0]
 800b948:	bf18      	it	ne
 800b94a:	2301      	movne	r3, #1
 800b94c:	0692      	lsls	r2, r2, #26
 800b94e:	d42b      	bmi.n	800b9a8 <_printf_common+0xb0>
 800b950:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b954:	4649      	mov	r1, r9
 800b956:	4638      	mov	r0, r7
 800b958:	47c0      	blx	r8
 800b95a:	3001      	adds	r0, #1
 800b95c:	d01e      	beq.n	800b99c <_printf_common+0xa4>
 800b95e:	6823      	ldr	r3, [r4, #0]
 800b960:	6922      	ldr	r2, [r4, #16]
 800b962:	f003 0306 	and.w	r3, r3, #6
 800b966:	2b04      	cmp	r3, #4
 800b968:	bf02      	ittt	eq
 800b96a:	68e5      	ldreq	r5, [r4, #12]
 800b96c:	6833      	ldreq	r3, [r6, #0]
 800b96e:	1aed      	subeq	r5, r5, r3
 800b970:	68a3      	ldr	r3, [r4, #8]
 800b972:	bf0c      	ite	eq
 800b974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b978:	2500      	movne	r5, #0
 800b97a:	4293      	cmp	r3, r2
 800b97c:	bfc4      	itt	gt
 800b97e:	1a9b      	subgt	r3, r3, r2
 800b980:	18ed      	addgt	r5, r5, r3
 800b982:	2600      	movs	r6, #0
 800b984:	341a      	adds	r4, #26
 800b986:	42b5      	cmp	r5, r6
 800b988:	d11a      	bne.n	800b9c0 <_printf_common+0xc8>
 800b98a:	2000      	movs	r0, #0
 800b98c:	e008      	b.n	800b9a0 <_printf_common+0xa8>
 800b98e:	2301      	movs	r3, #1
 800b990:	4652      	mov	r2, sl
 800b992:	4649      	mov	r1, r9
 800b994:	4638      	mov	r0, r7
 800b996:	47c0      	blx	r8
 800b998:	3001      	adds	r0, #1
 800b99a:	d103      	bne.n	800b9a4 <_printf_common+0xac>
 800b99c:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a4:	3501      	adds	r5, #1
 800b9a6:	e7c6      	b.n	800b936 <_printf_common+0x3e>
 800b9a8:	18e1      	adds	r1, r4, r3
 800b9aa:	1c5a      	adds	r2, r3, #1
 800b9ac:	2030      	movs	r0, #48	; 0x30
 800b9ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9b2:	4422      	add	r2, r4
 800b9b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9bc:	3302      	adds	r3, #2
 800b9be:	e7c7      	b.n	800b950 <_printf_common+0x58>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	4622      	mov	r2, r4
 800b9c4:	4649      	mov	r1, r9
 800b9c6:	4638      	mov	r0, r7
 800b9c8:	47c0      	blx	r8
 800b9ca:	3001      	adds	r0, #1
 800b9cc:	d0e6      	beq.n	800b99c <_printf_common+0xa4>
 800b9ce:	3601      	adds	r6, #1
 800b9d0:	e7d9      	b.n	800b986 <_printf_common+0x8e>
	...

0800b9d4 <_printf_i>:
 800b9d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d8:	7e0f      	ldrb	r7, [r1, #24]
 800b9da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9dc:	2f78      	cmp	r7, #120	; 0x78
 800b9de:	4691      	mov	r9, r2
 800b9e0:	4680      	mov	r8, r0
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	469a      	mov	sl, r3
 800b9e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9ea:	d807      	bhi.n	800b9fc <_printf_i+0x28>
 800b9ec:	2f62      	cmp	r7, #98	; 0x62
 800b9ee:	d80a      	bhi.n	800ba06 <_printf_i+0x32>
 800b9f0:	2f00      	cmp	r7, #0
 800b9f2:	f000 80d4 	beq.w	800bb9e <_printf_i+0x1ca>
 800b9f6:	2f58      	cmp	r7, #88	; 0x58
 800b9f8:	f000 80c0 	beq.w	800bb7c <_printf_i+0x1a8>
 800b9fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba04:	e03a      	b.n	800ba7c <_printf_i+0xa8>
 800ba06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba0a:	2b15      	cmp	r3, #21
 800ba0c:	d8f6      	bhi.n	800b9fc <_printf_i+0x28>
 800ba0e:	a101      	add	r1, pc, #4	; (adr r1, 800ba14 <_printf_i+0x40>)
 800ba10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba14:	0800ba6d 	.word	0x0800ba6d
 800ba18:	0800ba81 	.word	0x0800ba81
 800ba1c:	0800b9fd 	.word	0x0800b9fd
 800ba20:	0800b9fd 	.word	0x0800b9fd
 800ba24:	0800b9fd 	.word	0x0800b9fd
 800ba28:	0800b9fd 	.word	0x0800b9fd
 800ba2c:	0800ba81 	.word	0x0800ba81
 800ba30:	0800b9fd 	.word	0x0800b9fd
 800ba34:	0800b9fd 	.word	0x0800b9fd
 800ba38:	0800b9fd 	.word	0x0800b9fd
 800ba3c:	0800b9fd 	.word	0x0800b9fd
 800ba40:	0800bb85 	.word	0x0800bb85
 800ba44:	0800baad 	.word	0x0800baad
 800ba48:	0800bb3f 	.word	0x0800bb3f
 800ba4c:	0800b9fd 	.word	0x0800b9fd
 800ba50:	0800b9fd 	.word	0x0800b9fd
 800ba54:	0800bba7 	.word	0x0800bba7
 800ba58:	0800b9fd 	.word	0x0800b9fd
 800ba5c:	0800baad 	.word	0x0800baad
 800ba60:	0800b9fd 	.word	0x0800b9fd
 800ba64:	0800b9fd 	.word	0x0800b9fd
 800ba68:	0800bb47 	.word	0x0800bb47
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	1d1a      	adds	r2, r3, #4
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	602a      	str	r2, [r5, #0]
 800ba74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e09f      	b.n	800bbc0 <_printf_i+0x1ec>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	682b      	ldr	r3, [r5, #0]
 800ba84:	0607      	lsls	r7, r0, #24
 800ba86:	f103 0104 	add.w	r1, r3, #4
 800ba8a:	6029      	str	r1, [r5, #0]
 800ba8c:	d501      	bpl.n	800ba92 <_printf_i+0xbe>
 800ba8e:	681e      	ldr	r6, [r3, #0]
 800ba90:	e003      	b.n	800ba9a <_printf_i+0xc6>
 800ba92:	0646      	lsls	r6, r0, #25
 800ba94:	d5fb      	bpl.n	800ba8e <_printf_i+0xba>
 800ba96:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ba9a:	2e00      	cmp	r6, #0
 800ba9c:	da03      	bge.n	800baa6 <_printf_i+0xd2>
 800ba9e:	232d      	movs	r3, #45	; 0x2d
 800baa0:	4276      	negs	r6, r6
 800baa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800baa6:	485a      	ldr	r0, [pc, #360]	; (800bc10 <_printf_i+0x23c>)
 800baa8:	230a      	movs	r3, #10
 800baaa:	e012      	b.n	800bad2 <_printf_i+0xfe>
 800baac:	682b      	ldr	r3, [r5, #0]
 800baae:	6820      	ldr	r0, [r4, #0]
 800bab0:	1d19      	adds	r1, r3, #4
 800bab2:	6029      	str	r1, [r5, #0]
 800bab4:	0605      	lsls	r5, r0, #24
 800bab6:	d501      	bpl.n	800babc <_printf_i+0xe8>
 800bab8:	681e      	ldr	r6, [r3, #0]
 800baba:	e002      	b.n	800bac2 <_printf_i+0xee>
 800babc:	0641      	lsls	r1, r0, #25
 800babe:	d5fb      	bpl.n	800bab8 <_printf_i+0xe4>
 800bac0:	881e      	ldrh	r6, [r3, #0]
 800bac2:	4853      	ldr	r0, [pc, #332]	; (800bc10 <_printf_i+0x23c>)
 800bac4:	2f6f      	cmp	r7, #111	; 0x6f
 800bac6:	bf0c      	ite	eq
 800bac8:	2308      	moveq	r3, #8
 800baca:	230a      	movne	r3, #10
 800bacc:	2100      	movs	r1, #0
 800bace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bad2:	6865      	ldr	r5, [r4, #4]
 800bad4:	60a5      	str	r5, [r4, #8]
 800bad6:	2d00      	cmp	r5, #0
 800bad8:	bfa2      	ittt	ge
 800bada:	6821      	ldrge	r1, [r4, #0]
 800badc:	f021 0104 	bicge.w	r1, r1, #4
 800bae0:	6021      	strge	r1, [r4, #0]
 800bae2:	b90e      	cbnz	r6, 800bae8 <_printf_i+0x114>
 800bae4:	2d00      	cmp	r5, #0
 800bae6:	d04b      	beq.n	800bb80 <_printf_i+0x1ac>
 800bae8:	4615      	mov	r5, r2
 800baea:	fbb6 f1f3 	udiv	r1, r6, r3
 800baee:	fb03 6711 	mls	r7, r3, r1, r6
 800baf2:	5dc7      	ldrb	r7, [r0, r7]
 800baf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800baf8:	4637      	mov	r7, r6
 800bafa:	42bb      	cmp	r3, r7
 800bafc:	460e      	mov	r6, r1
 800bafe:	d9f4      	bls.n	800baea <_printf_i+0x116>
 800bb00:	2b08      	cmp	r3, #8
 800bb02:	d10b      	bne.n	800bb1c <_printf_i+0x148>
 800bb04:	6823      	ldr	r3, [r4, #0]
 800bb06:	07de      	lsls	r6, r3, #31
 800bb08:	d508      	bpl.n	800bb1c <_printf_i+0x148>
 800bb0a:	6923      	ldr	r3, [r4, #16]
 800bb0c:	6861      	ldr	r1, [r4, #4]
 800bb0e:	4299      	cmp	r1, r3
 800bb10:	bfde      	ittt	le
 800bb12:	2330      	movle	r3, #48	; 0x30
 800bb14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb1c:	1b52      	subs	r2, r2, r5
 800bb1e:	6122      	str	r2, [r4, #16]
 800bb20:	f8cd a000 	str.w	sl, [sp]
 800bb24:	464b      	mov	r3, r9
 800bb26:	aa03      	add	r2, sp, #12
 800bb28:	4621      	mov	r1, r4
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	f7ff fee4 	bl	800b8f8 <_printf_common>
 800bb30:	3001      	adds	r0, #1
 800bb32:	d14a      	bne.n	800bbca <_printf_i+0x1f6>
 800bb34:	f04f 30ff 	mov.w	r0, #4294967295
 800bb38:	b004      	add	sp, #16
 800bb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb3e:	6823      	ldr	r3, [r4, #0]
 800bb40:	f043 0320 	orr.w	r3, r3, #32
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	4833      	ldr	r0, [pc, #204]	; (800bc14 <_printf_i+0x240>)
 800bb48:	2778      	movs	r7, #120	; 0x78
 800bb4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb4e:	6823      	ldr	r3, [r4, #0]
 800bb50:	6829      	ldr	r1, [r5, #0]
 800bb52:	061f      	lsls	r7, r3, #24
 800bb54:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb58:	d402      	bmi.n	800bb60 <_printf_i+0x18c>
 800bb5a:	065f      	lsls	r7, r3, #25
 800bb5c:	bf48      	it	mi
 800bb5e:	b2b6      	uxthmi	r6, r6
 800bb60:	07df      	lsls	r7, r3, #31
 800bb62:	bf48      	it	mi
 800bb64:	f043 0320 	orrmi.w	r3, r3, #32
 800bb68:	6029      	str	r1, [r5, #0]
 800bb6a:	bf48      	it	mi
 800bb6c:	6023      	strmi	r3, [r4, #0]
 800bb6e:	b91e      	cbnz	r6, 800bb78 <_printf_i+0x1a4>
 800bb70:	6823      	ldr	r3, [r4, #0]
 800bb72:	f023 0320 	bic.w	r3, r3, #32
 800bb76:	6023      	str	r3, [r4, #0]
 800bb78:	2310      	movs	r3, #16
 800bb7a:	e7a7      	b.n	800bacc <_printf_i+0xf8>
 800bb7c:	4824      	ldr	r0, [pc, #144]	; (800bc10 <_printf_i+0x23c>)
 800bb7e:	e7e4      	b.n	800bb4a <_printf_i+0x176>
 800bb80:	4615      	mov	r5, r2
 800bb82:	e7bd      	b.n	800bb00 <_printf_i+0x12c>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	6826      	ldr	r6, [r4, #0]
 800bb88:	6961      	ldr	r1, [r4, #20]
 800bb8a:	1d18      	adds	r0, r3, #4
 800bb8c:	6028      	str	r0, [r5, #0]
 800bb8e:	0635      	lsls	r5, r6, #24
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	d501      	bpl.n	800bb98 <_printf_i+0x1c4>
 800bb94:	6019      	str	r1, [r3, #0]
 800bb96:	e002      	b.n	800bb9e <_printf_i+0x1ca>
 800bb98:	0670      	lsls	r0, r6, #25
 800bb9a:	d5fb      	bpl.n	800bb94 <_printf_i+0x1c0>
 800bb9c:	8019      	strh	r1, [r3, #0]
 800bb9e:	2300      	movs	r3, #0
 800bba0:	6123      	str	r3, [r4, #16]
 800bba2:	4615      	mov	r5, r2
 800bba4:	e7bc      	b.n	800bb20 <_printf_i+0x14c>
 800bba6:	682b      	ldr	r3, [r5, #0]
 800bba8:	1d1a      	adds	r2, r3, #4
 800bbaa:	602a      	str	r2, [r5, #0]
 800bbac:	681d      	ldr	r5, [r3, #0]
 800bbae:	6862      	ldr	r2, [r4, #4]
 800bbb0:	2100      	movs	r1, #0
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f7f4 fb0c 	bl	80001d0 <memchr>
 800bbb8:	b108      	cbz	r0, 800bbbe <_printf_i+0x1ea>
 800bbba:	1b40      	subs	r0, r0, r5
 800bbbc:	6060      	str	r0, [r4, #4]
 800bbbe:	6863      	ldr	r3, [r4, #4]
 800bbc0:	6123      	str	r3, [r4, #16]
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbc8:	e7aa      	b.n	800bb20 <_printf_i+0x14c>
 800bbca:	6923      	ldr	r3, [r4, #16]
 800bbcc:	462a      	mov	r2, r5
 800bbce:	4649      	mov	r1, r9
 800bbd0:	4640      	mov	r0, r8
 800bbd2:	47d0      	blx	sl
 800bbd4:	3001      	adds	r0, #1
 800bbd6:	d0ad      	beq.n	800bb34 <_printf_i+0x160>
 800bbd8:	6823      	ldr	r3, [r4, #0]
 800bbda:	079b      	lsls	r3, r3, #30
 800bbdc:	d413      	bmi.n	800bc06 <_printf_i+0x232>
 800bbde:	68e0      	ldr	r0, [r4, #12]
 800bbe0:	9b03      	ldr	r3, [sp, #12]
 800bbe2:	4298      	cmp	r0, r3
 800bbe4:	bfb8      	it	lt
 800bbe6:	4618      	movlt	r0, r3
 800bbe8:	e7a6      	b.n	800bb38 <_printf_i+0x164>
 800bbea:	2301      	movs	r3, #1
 800bbec:	4632      	mov	r2, r6
 800bbee:	4649      	mov	r1, r9
 800bbf0:	4640      	mov	r0, r8
 800bbf2:	47d0      	blx	sl
 800bbf4:	3001      	adds	r0, #1
 800bbf6:	d09d      	beq.n	800bb34 <_printf_i+0x160>
 800bbf8:	3501      	adds	r5, #1
 800bbfa:	68e3      	ldr	r3, [r4, #12]
 800bbfc:	9903      	ldr	r1, [sp, #12]
 800bbfe:	1a5b      	subs	r3, r3, r1
 800bc00:	42ab      	cmp	r3, r5
 800bc02:	dcf2      	bgt.n	800bbea <_printf_i+0x216>
 800bc04:	e7eb      	b.n	800bbde <_printf_i+0x20a>
 800bc06:	2500      	movs	r5, #0
 800bc08:	f104 0619 	add.w	r6, r4, #25
 800bc0c:	e7f5      	b.n	800bbfa <_printf_i+0x226>
 800bc0e:	bf00      	nop
 800bc10:	0800dd52 	.word	0x0800dd52
 800bc14:	0800dd63 	.word	0x0800dd63

0800bc18 <std>:
 800bc18:	2300      	movs	r3, #0
 800bc1a:	b510      	push	{r4, lr}
 800bc1c:	4604      	mov	r4, r0
 800bc1e:	e9c0 3300 	strd	r3, r3, [r0]
 800bc22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc26:	6083      	str	r3, [r0, #8]
 800bc28:	8181      	strh	r1, [r0, #12]
 800bc2a:	6643      	str	r3, [r0, #100]	; 0x64
 800bc2c:	81c2      	strh	r2, [r0, #14]
 800bc2e:	6183      	str	r3, [r0, #24]
 800bc30:	4619      	mov	r1, r3
 800bc32:	2208      	movs	r2, #8
 800bc34:	305c      	adds	r0, #92	; 0x5c
 800bc36:	f000 f9f7 	bl	800c028 <memset>
 800bc3a:	4b0d      	ldr	r3, [pc, #52]	; (800bc70 <std+0x58>)
 800bc3c:	6263      	str	r3, [r4, #36]	; 0x24
 800bc3e:	4b0d      	ldr	r3, [pc, #52]	; (800bc74 <std+0x5c>)
 800bc40:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc42:	4b0d      	ldr	r3, [pc, #52]	; (800bc78 <std+0x60>)
 800bc44:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc46:	4b0d      	ldr	r3, [pc, #52]	; (800bc7c <std+0x64>)
 800bc48:	6323      	str	r3, [r4, #48]	; 0x30
 800bc4a:	4b0d      	ldr	r3, [pc, #52]	; (800bc80 <std+0x68>)
 800bc4c:	6224      	str	r4, [r4, #32]
 800bc4e:	429c      	cmp	r4, r3
 800bc50:	d006      	beq.n	800bc60 <std+0x48>
 800bc52:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bc56:	4294      	cmp	r4, r2
 800bc58:	d002      	beq.n	800bc60 <std+0x48>
 800bc5a:	33d0      	adds	r3, #208	; 0xd0
 800bc5c:	429c      	cmp	r4, r3
 800bc5e:	d105      	bne.n	800bc6c <std+0x54>
 800bc60:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc68:	f000 ba6a 	b.w	800c140 <__retarget_lock_init_recursive>
 800bc6c:	bd10      	pop	{r4, pc}
 800bc6e:	bf00      	nop
 800bc70:	0800be79 	.word	0x0800be79
 800bc74:	0800be9b 	.word	0x0800be9b
 800bc78:	0800bed3 	.word	0x0800bed3
 800bc7c:	0800bef7 	.word	0x0800bef7
 800bc80:	20000aa4 	.word	0x20000aa4

0800bc84 <stdio_exit_handler>:
 800bc84:	4a02      	ldr	r2, [pc, #8]	; (800bc90 <stdio_exit_handler+0xc>)
 800bc86:	4903      	ldr	r1, [pc, #12]	; (800bc94 <stdio_exit_handler+0x10>)
 800bc88:	4803      	ldr	r0, [pc, #12]	; (800bc98 <stdio_exit_handler+0x14>)
 800bc8a:	f000 b869 	b.w	800bd60 <_fwalk_sglue>
 800bc8e:	bf00      	nop
 800bc90:	2000002c 	.word	0x2000002c
 800bc94:	0800d961 	.word	0x0800d961
 800bc98:	20000038 	.word	0x20000038

0800bc9c <cleanup_stdio>:
 800bc9c:	6841      	ldr	r1, [r0, #4]
 800bc9e:	4b0c      	ldr	r3, [pc, #48]	; (800bcd0 <cleanup_stdio+0x34>)
 800bca0:	4299      	cmp	r1, r3
 800bca2:	b510      	push	{r4, lr}
 800bca4:	4604      	mov	r4, r0
 800bca6:	d001      	beq.n	800bcac <cleanup_stdio+0x10>
 800bca8:	f001 fe5a 	bl	800d960 <_fflush_r>
 800bcac:	68a1      	ldr	r1, [r4, #8]
 800bcae:	4b09      	ldr	r3, [pc, #36]	; (800bcd4 <cleanup_stdio+0x38>)
 800bcb0:	4299      	cmp	r1, r3
 800bcb2:	d002      	beq.n	800bcba <cleanup_stdio+0x1e>
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	f001 fe53 	bl	800d960 <_fflush_r>
 800bcba:	68e1      	ldr	r1, [r4, #12]
 800bcbc:	4b06      	ldr	r3, [pc, #24]	; (800bcd8 <cleanup_stdio+0x3c>)
 800bcbe:	4299      	cmp	r1, r3
 800bcc0:	d004      	beq.n	800bccc <cleanup_stdio+0x30>
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcc8:	f001 be4a 	b.w	800d960 <_fflush_r>
 800bccc:	bd10      	pop	{r4, pc}
 800bcce:	bf00      	nop
 800bcd0:	20000aa4 	.word	0x20000aa4
 800bcd4:	20000b0c 	.word	0x20000b0c
 800bcd8:	20000b74 	.word	0x20000b74

0800bcdc <global_stdio_init.part.0>:
 800bcdc:	b510      	push	{r4, lr}
 800bcde:	4b0b      	ldr	r3, [pc, #44]	; (800bd0c <global_stdio_init.part.0+0x30>)
 800bce0:	4c0b      	ldr	r4, [pc, #44]	; (800bd10 <global_stdio_init.part.0+0x34>)
 800bce2:	4a0c      	ldr	r2, [pc, #48]	; (800bd14 <global_stdio_init.part.0+0x38>)
 800bce4:	601a      	str	r2, [r3, #0]
 800bce6:	4620      	mov	r0, r4
 800bce8:	2200      	movs	r2, #0
 800bcea:	2104      	movs	r1, #4
 800bcec:	f7ff ff94 	bl	800bc18 <std>
 800bcf0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	2109      	movs	r1, #9
 800bcf8:	f7ff ff8e 	bl	800bc18 <std>
 800bcfc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bd00:	2202      	movs	r2, #2
 800bd02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd06:	2112      	movs	r1, #18
 800bd08:	f7ff bf86 	b.w	800bc18 <std>
 800bd0c:	20000bdc 	.word	0x20000bdc
 800bd10:	20000aa4 	.word	0x20000aa4
 800bd14:	0800bc85 	.word	0x0800bc85

0800bd18 <__sfp_lock_acquire>:
 800bd18:	4801      	ldr	r0, [pc, #4]	; (800bd20 <__sfp_lock_acquire+0x8>)
 800bd1a:	f000 ba12 	b.w	800c142 <__retarget_lock_acquire_recursive>
 800bd1e:	bf00      	nop
 800bd20:	20000be5 	.word	0x20000be5

0800bd24 <__sfp_lock_release>:
 800bd24:	4801      	ldr	r0, [pc, #4]	; (800bd2c <__sfp_lock_release+0x8>)
 800bd26:	f000 ba0d 	b.w	800c144 <__retarget_lock_release_recursive>
 800bd2a:	bf00      	nop
 800bd2c:	20000be5 	.word	0x20000be5

0800bd30 <__sinit>:
 800bd30:	b510      	push	{r4, lr}
 800bd32:	4604      	mov	r4, r0
 800bd34:	f7ff fff0 	bl	800bd18 <__sfp_lock_acquire>
 800bd38:	6a23      	ldr	r3, [r4, #32]
 800bd3a:	b11b      	cbz	r3, 800bd44 <__sinit+0x14>
 800bd3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd40:	f7ff bff0 	b.w	800bd24 <__sfp_lock_release>
 800bd44:	4b04      	ldr	r3, [pc, #16]	; (800bd58 <__sinit+0x28>)
 800bd46:	6223      	str	r3, [r4, #32]
 800bd48:	4b04      	ldr	r3, [pc, #16]	; (800bd5c <__sinit+0x2c>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d1f5      	bne.n	800bd3c <__sinit+0xc>
 800bd50:	f7ff ffc4 	bl	800bcdc <global_stdio_init.part.0>
 800bd54:	e7f2      	b.n	800bd3c <__sinit+0xc>
 800bd56:	bf00      	nop
 800bd58:	0800bc9d 	.word	0x0800bc9d
 800bd5c:	20000bdc 	.word	0x20000bdc

0800bd60 <_fwalk_sglue>:
 800bd60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd64:	4607      	mov	r7, r0
 800bd66:	4688      	mov	r8, r1
 800bd68:	4614      	mov	r4, r2
 800bd6a:	2600      	movs	r6, #0
 800bd6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd70:	f1b9 0901 	subs.w	r9, r9, #1
 800bd74:	d505      	bpl.n	800bd82 <_fwalk_sglue+0x22>
 800bd76:	6824      	ldr	r4, [r4, #0]
 800bd78:	2c00      	cmp	r4, #0
 800bd7a:	d1f7      	bne.n	800bd6c <_fwalk_sglue+0xc>
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd82:	89ab      	ldrh	r3, [r5, #12]
 800bd84:	2b01      	cmp	r3, #1
 800bd86:	d907      	bls.n	800bd98 <_fwalk_sglue+0x38>
 800bd88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	d003      	beq.n	800bd98 <_fwalk_sglue+0x38>
 800bd90:	4629      	mov	r1, r5
 800bd92:	4638      	mov	r0, r7
 800bd94:	47c0      	blx	r8
 800bd96:	4306      	orrs	r6, r0
 800bd98:	3568      	adds	r5, #104	; 0x68
 800bd9a:	e7e9      	b.n	800bd70 <_fwalk_sglue+0x10>

0800bd9c <iprintf>:
 800bd9c:	b40f      	push	{r0, r1, r2, r3}
 800bd9e:	b507      	push	{r0, r1, r2, lr}
 800bda0:	4906      	ldr	r1, [pc, #24]	; (800bdbc <iprintf+0x20>)
 800bda2:	ab04      	add	r3, sp, #16
 800bda4:	6808      	ldr	r0, [r1, #0]
 800bda6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdaa:	6881      	ldr	r1, [r0, #8]
 800bdac:	9301      	str	r3, [sp, #4]
 800bdae:	f001 fc37 	bl	800d620 <_vfiprintf_r>
 800bdb2:	b003      	add	sp, #12
 800bdb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdb8:	b004      	add	sp, #16
 800bdba:	4770      	bx	lr
 800bdbc:	20000084 	.word	0x20000084

0800bdc0 <_puts_r>:
 800bdc0:	6a03      	ldr	r3, [r0, #32]
 800bdc2:	b570      	push	{r4, r5, r6, lr}
 800bdc4:	6884      	ldr	r4, [r0, #8]
 800bdc6:	4605      	mov	r5, r0
 800bdc8:	460e      	mov	r6, r1
 800bdca:	b90b      	cbnz	r3, 800bdd0 <_puts_r+0x10>
 800bdcc:	f7ff ffb0 	bl	800bd30 <__sinit>
 800bdd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdd2:	07db      	lsls	r3, r3, #31
 800bdd4:	d405      	bmi.n	800bde2 <_puts_r+0x22>
 800bdd6:	89a3      	ldrh	r3, [r4, #12]
 800bdd8:	0598      	lsls	r0, r3, #22
 800bdda:	d402      	bmi.n	800bde2 <_puts_r+0x22>
 800bddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdde:	f000 f9b0 	bl	800c142 <__retarget_lock_acquire_recursive>
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	0719      	lsls	r1, r3, #28
 800bde6:	d513      	bpl.n	800be10 <_puts_r+0x50>
 800bde8:	6923      	ldr	r3, [r4, #16]
 800bdea:	b18b      	cbz	r3, 800be10 <_puts_r+0x50>
 800bdec:	3e01      	subs	r6, #1
 800bdee:	68a3      	ldr	r3, [r4, #8]
 800bdf0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	60a3      	str	r3, [r4, #8]
 800bdf8:	b9e9      	cbnz	r1, 800be36 <_puts_r+0x76>
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	da2e      	bge.n	800be5c <_puts_r+0x9c>
 800bdfe:	4622      	mov	r2, r4
 800be00:	210a      	movs	r1, #10
 800be02:	4628      	mov	r0, r5
 800be04:	f000 f87b 	bl	800befe <__swbuf_r>
 800be08:	3001      	adds	r0, #1
 800be0a:	d007      	beq.n	800be1c <_puts_r+0x5c>
 800be0c:	250a      	movs	r5, #10
 800be0e:	e007      	b.n	800be20 <_puts_r+0x60>
 800be10:	4621      	mov	r1, r4
 800be12:	4628      	mov	r0, r5
 800be14:	f000 f8b0 	bl	800bf78 <__swsetup_r>
 800be18:	2800      	cmp	r0, #0
 800be1a:	d0e7      	beq.n	800bdec <_puts_r+0x2c>
 800be1c:	f04f 35ff 	mov.w	r5, #4294967295
 800be20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be22:	07da      	lsls	r2, r3, #31
 800be24:	d405      	bmi.n	800be32 <_puts_r+0x72>
 800be26:	89a3      	ldrh	r3, [r4, #12]
 800be28:	059b      	lsls	r3, r3, #22
 800be2a:	d402      	bmi.n	800be32 <_puts_r+0x72>
 800be2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be2e:	f000 f989 	bl	800c144 <__retarget_lock_release_recursive>
 800be32:	4628      	mov	r0, r5
 800be34:	bd70      	pop	{r4, r5, r6, pc}
 800be36:	2b00      	cmp	r3, #0
 800be38:	da04      	bge.n	800be44 <_puts_r+0x84>
 800be3a:	69a2      	ldr	r2, [r4, #24]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	dc06      	bgt.n	800be4e <_puts_r+0x8e>
 800be40:	290a      	cmp	r1, #10
 800be42:	d004      	beq.n	800be4e <_puts_r+0x8e>
 800be44:	6823      	ldr	r3, [r4, #0]
 800be46:	1c5a      	adds	r2, r3, #1
 800be48:	6022      	str	r2, [r4, #0]
 800be4a:	7019      	strb	r1, [r3, #0]
 800be4c:	e7cf      	b.n	800bdee <_puts_r+0x2e>
 800be4e:	4622      	mov	r2, r4
 800be50:	4628      	mov	r0, r5
 800be52:	f000 f854 	bl	800befe <__swbuf_r>
 800be56:	3001      	adds	r0, #1
 800be58:	d1c9      	bne.n	800bdee <_puts_r+0x2e>
 800be5a:	e7df      	b.n	800be1c <_puts_r+0x5c>
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	250a      	movs	r5, #10
 800be60:	1c5a      	adds	r2, r3, #1
 800be62:	6022      	str	r2, [r4, #0]
 800be64:	701d      	strb	r5, [r3, #0]
 800be66:	e7db      	b.n	800be20 <_puts_r+0x60>

0800be68 <puts>:
 800be68:	4b02      	ldr	r3, [pc, #8]	; (800be74 <puts+0xc>)
 800be6a:	4601      	mov	r1, r0
 800be6c:	6818      	ldr	r0, [r3, #0]
 800be6e:	f7ff bfa7 	b.w	800bdc0 <_puts_r>
 800be72:	bf00      	nop
 800be74:	20000084 	.word	0x20000084

0800be78 <__sread>:
 800be78:	b510      	push	{r4, lr}
 800be7a:	460c      	mov	r4, r1
 800be7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be80:	f000 f900 	bl	800c084 <_read_r>
 800be84:	2800      	cmp	r0, #0
 800be86:	bfab      	itete	ge
 800be88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be8a:	89a3      	ldrhlt	r3, [r4, #12]
 800be8c:	181b      	addge	r3, r3, r0
 800be8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be92:	bfac      	ite	ge
 800be94:	6563      	strge	r3, [r4, #84]	; 0x54
 800be96:	81a3      	strhlt	r3, [r4, #12]
 800be98:	bd10      	pop	{r4, pc}

0800be9a <__swrite>:
 800be9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be9e:	461f      	mov	r7, r3
 800bea0:	898b      	ldrh	r3, [r1, #12]
 800bea2:	05db      	lsls	r3, r3, #23
 800bea4:	4605      	mov	r5, r0
 800bea6:	460c      	mov	r4, r1
 800bea8:	4616      	mov	r6, r2
 800beaa:	d505      	bpl.n	800beb8 <__swrite+0x1e>
 800beac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beb0:	2302      	movs	r3, #2
 800beb2:	2200      	movs	r2, #0
 800beb4:	f000 f8d4 	bl	800c060 <_lseek_r>
 800beb8:	89a3      	ldrh	r3, [r4, #12]
 800beba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bec2:	81a3      	strh	r3, [r4, #12]
 800bec4:	4632      	mov	r2, r6
 800bec6:	463b      	mov	r3, r7
 800bec8:	4628      	mov	r0, r5
 800beca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bece:	f000 b8fb 	b.w	800c0c8 <_write_r>

0800bed2 <__sseek>:
 800bed2:	b510      	push	{r4, lr}
 800bed4:	460c      	mov	r4, r1
 800bed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beda:	f000 f8c1 	bl	800c060 <_lseek_r>
 800bede:	1c43      	adds	r3, r0, #1
 800bee0:	89a3      	ldrh	r3, [r4, #12]
 800bee2:	bf15      	itete	ne
 800bee4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800beea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800beee:	81a3      	strheq	r3, [r4, #12]
 800bef0:	bf18      	it	ne
 800bef2:	81a3      	strhne	r3, [r4, #12]
 800bef4:	bd10      	pop	{r4, pc}

0800bef6 <__sclose>:
 800bef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800befa:	f000 b8a1 	b.w	800c040 <_close_r>

0800befe <__swbuf_r>:
 800befe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf00:	460e      	mov	r6, r1
 800bf02:	4614      	mov	r4, r2
 800bf04:	4605      	mov	r5, r0
 800bf06:	b118      	cbz	r0, 800bf10 <__swbuf_r+0x12>
 800bf08:	6a03      	ldr	r3, [r0, #32]
 800bf0a:	b90b      	cbnz	r3, 800bf10 <__swbuf_r+0x12>
 800bf0c:	f7ff ff10 	bl	800bd30 <__sinit>
 800bf10:	69a3      	ldr	r3, [r4, #24]
 800bf12:	60a3      	str	r3, [r4, #8]
 800bf14:	89a3      	ldrh	r3, [r4, #12]
 800bf16:	071a      	lsls	r2, r3, #28
 800bf18:	d525      	bpl.n	800bf66 <__swbuf_r+0x68>
 800bf1a:	6923      	ldr	r3, [r4, #16]
 800bf1c:	b31b      	cbz	r3, 800bf66 <__swbuf_r+0x68>
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	6922      	ldr	r2, [r4, #16]
 800bf22:	1a98      	subs	r0, r3, r2
 800bf24:	6963      	ldr	r3, [r4, #20]
 800bf26:	b2f6      	uxtb	r6, r6
 800bf28:	4283      	cmp	r3, r0
 800bf2a:	4637      	mov	r7, r6
 800bf2c:	dc04      	bgt.n	800bf38 <__swbuf_r+0x3a>
 800bf2e:	4621      	mov	r1, r4
 800bf30:	4628      	mov	r0, r5
 800bf32:	f001 fd15 	bl	800d960 <_fflush_r>
 800bf36:	b9e0      	cbnz	r0, 800bf72 <__swbuf_r+0x74>
 800bf38:	68a3      	ldr	r3, [r4, #8]
 800bf3a:	3b01      	subs	r3, #1
 800bf3c:	60a3      	str	r3, [r4, #8]
 800bf3e:	6823      	ldr	r3, [r4, #0]
 800bf40:	1c5a      	adds	r2, r3, #1
 800bf42:	6022      	str	r2, [r4, #0]
 800bf44:	701e      	strb	r6, [r3, #0]
 800bf46:	6962      	ldr	r2, [r4, #20]
 800bf48:	1c43      	adds	r3, r0, #1
 800bf4a:	429a      	cmp	r2, r3
 800bf4c:	d004      	beq.n	800bf58 <__swbuf_r+0x5a>
 800bf4e:	89a3      	ldrh	r3, [r4, #12]
 800bf50:	07db      	lsls	r3, r3, #31
 800bf52:	d506      	bpl.n	800bf62 <__swbuf_r+0x64>
 800bf54:	2e0a      	cmp	r6, #10
 800bf56:	d104      	bne.n	800bf62 <__swbuf_r+0x64>
 800bf58:	4621      	mov	r1, r4
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	f001 fd00 	bl	800d960 <_fflush_r>
 800bf60:	b938      	cbnz	r0, 800bf72 <__swbuf_r+0x74>
 800bf62:	4638      	mov	r0, r7
 800bf64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf66:	4621      	mov	r1, r4
 800bf68:	4628      	mov	r0, r5
 800bf6a:	f000 f805 	bl	800bf78 <__swsetup_r>
 800bf6e:	2800      	cmp	r0, #0
 800bf70:	d0d5      	beq.n	800bf1e <__swbuf_r+0x20>
 800bf72:	f04f 37ff 	mov.w	r7, #4294967295
 800bf76:	e7f4      	b.n	800bf62 <__swbuf_r+0x64>

0800bf78 <__swsetup_r>:
 800bf78:	b538      	push	{r3, r4, r5, lr}
 800bf7a:	4b2a      	ldr	r3, [pc, #168]	; (800c024 <__swsetup_r+0xac>)
 800bf7c:	4605      	mov	r5, r0
 800bf7e:	6818      	ldr	r0, [r3, #0]
 800bf80:	460c      	mov	r4, r1
 800bf82:	b118      	cbz	r0, 800bf8c <__swsetup_r+0x14>
 800bf84:	6a03      	ldr	r3, [r0, #32]
 800bf86:	b90b      	cbnz	r3, 800bf8c <__swsetup_r+0x14>
 800bf88:	f7ff fed2 	bl	800bd30 <__sinit>
 800bf8c:	89a3      	ldrh	r3, [r4, #12]
 800bf8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf92:	0718      	lsls	r0, r3, #28
 800bf94:	d422      	bmi.n	800bfdc <__swsetup_r+0x64>
 800bf96:	06d9      	lsls	r1, r3, #27
 800bf98:	d407      	bmi.n	800bfaa <__swsetup_r+0x32>
 800bf9a:	2309      	movs	r3, #9
 800bf9c:	602b      	str	r3, [r5, #0]
 800bf9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bfa2:	81a3      	strh	r3, [r4, #12]
 800bfa4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa8:	e034      	b.n	800c014 <__swsetup_r+0x9c>
 800bfaa:	0758      	lsls	r0, r3, #29
 800bfac:	d512      	bpl.n	800bfd4 <__swsetup_r+0x5c>
 800bfae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfb0:	b141      	cbz	r1, 800bfc4 <__swsetup_r+0x4c>
 800bfb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfb6:	4299      	cmp	r1, r3
 800bfb8:	d002      	beq.n	800bfc0 <__swsetup_r+0x48>
 800bfba:	4628      	mov	r0, r5
 800bfbc:	f000 ff3e 	bl	800ce3c <_free_r>
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	6363      	str	r3, [r4, #52]	; 0x34
 800bfc4:	89a3      	ldrh	r3, [r4, #12]
 800bfc6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bfca:	81a3      	strh	r3, [r4, #12]
 800bfcc:	2300      	movs	r3, #0
 800bfce:	6063      	str	r3, [r4, #4]
 800bfd0:	6923      	ldr	r3, [r4, #16]
 800bfd2:	6023      	str	r3, [r4, #0]
 800bfd4:	89a3      	ldrh	r3, [r4, #12]
 800bfd6:	f043 0308 	orr.w	r3, r3, #8
 800bfda:	81a3      	strh	r3, [r4, #12]
 800bfdc:	6923      	ldr	r3, [r4, #16]
 800bfde:	b94b      	cbnz	r3, 800bff4 <__swsetup_r+0x7c>
 800bfe0:	89a3      	ldrh	r3, [r4, #12]
 800bfe2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bfe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bfea:	d003      	beq.n	800bff4 <__swsetup_r+0x7c>
 800bfec:	4621      	mov	r1, r4
 800bfee:	4628      	mov	r0, r5
 800bff0:	f001 fd04 	bl	800d9fc <__smakebuf_r>
 800bff4:	89a0      	ldrh	r0, [r4, #12]
 800bff6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bffa:	f010 0301 	ands.w	r3, r0, #1
 800bffe:	d00a      	beq.n	800c016 <__swsetup_r+0x9e>
 800c000:	2300      	movs	r3, #0
 800c002:	60a3      	str	r3, [r4, #8]
 800c004:	6963      	ldr	r3, [r4, #20]
 800c006:	425b      	negs	r3, r3
 800c008:	61a3      	str	r3, [r4, #24]
 800c00a:	6923      	ldr	r3, [r4, #16]
 800c00c:	b943      	cbnz	r3, 800c020 <__swsetup_r+0xa8>
 800c00e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c012:	d1c4      	bne.n	800bf9e <__swsetup_r+0x26>
 800c014:	bd38      	pop	{r3, r4, r5, pc}
 800c016:	0781      	lsls	r1, r0, #30
 800c018:	bf58      	it	pl
 800c01a:	6963      	ldrpl	r3, [r4, #20]
 800c01c:	60a3      	str	r3, [r4, #8]
 800c01e:	e7f4      	b.n	800c00a <__swsetup_r+0x92>
 800c020:	2000      	movs	r0, #0
 800c022:	e7f7      	b.n	800c014 <__swsetup_r+0x9c>
 800c024:	20000084 	.word	0x20000084

0800c028 <memset>:
 800c028:	4402      	add	r2, r0
 800c02a:	4603      	mov	r3, r0
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d100      	bne.n	800c032 <memset+0xa>
 800c030:	4770      	bx	lr
 800c032:	f803 1b01 	strb.w	r1, [r3], #1
 800c036:	e7f9      	b.n	800c02c <memset+0x4>

0800c038 <_localeconv_r>:
 800c038:	4800      	ldr	r0, [pc, #0]	; (800c03c <_localeconv_r+0x4>)
 800c03a:	4770      	bx	lr
 800c03c:	20000178 	.word	0x20000178

0800c040 <_close_r>:
 800c040:	b538      	push	{r3, r4, r5, lr}
 800c042:	4d06      	ldr	r5, [pc, #24]	; (800c05c <_close_r+0x1c>)
 800c044:	2300      	movs	r3, #0
 800c046:	4604      	mov	r4, r0
 800c048:	4608      	mov	r0, r1
 800c04a:	602b      	str	r3, [r5, #0]
 800c04c:	f7f5 fc6f 	bl	800192e <_close>
 800c050:	1c43      	adds	r3, r0, #1
 800c052:	d102      	bne.n	800c05a <_close_r+0x1a>
 800c054:	682b      	ldr	r3, [r5, #0]
 800c056:	b103      	cbz	r3, 800c05a <_close_r+0x1a>
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	bd38      	pop	{r3, r4, r5, pc}
 800c05c:	20000be0 	.word	0x20000be0

0800c060 <_lseek_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	4d07      	ldr	r5, [pc, #28]	; (800c080 <_lseek_r+0x20>)
 800c064:	4604      	mov	r4, r0
 800c066:	4608      	mov	r0, r1
 800c068:	4611      	mov	r1, r2
 800c06a:	2200      	movs	r2, #0
 800c06c:	602a      	str	r2, [r5, #0]
 800c06e:	461a      	mov	r2, r3
 800c070:	f7f5 fc84 	bl	800197c <_lseek>
 800c074:	1c43      	adds	r3, r0, #1
 800c076:	d102      	bne.n	800c07e <_lseek_r+0x1e>
 800c078:	682b      	ldr	r3, [r5, #0]
 800c07a:	b103      	cbz	r3, 800c07e <_lseek_r+0x1e>
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	bd38      	pop	{r3, r4, r5, pc}
 800c080:	20000be0 	.word	0x20000be0

0800c084 <_read_r>:
 800c084:	b538      	push	{r3, r4, r5, lr}
 800c086:	4d07      	ldr	r5, [pc, #28]	; (800c0a4 <_read_r+0x20>)
 800c088:	4604      	mov	r4, r0
 800c08a:	4608      	mov	r0, r1
 800c08c:	4611      	mov	r1, r2
 800c08e:	2200      	movs	r2, #0
 800c090:	602a      	str	r2, [r5, #0]
 800c092:	461a      	mov	r2, r3
 800c094:	f7f5 fc12 	bl	80018bc <_read>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	d102      	bne.n	800c0a2 <_read_r+0x1e>
 800c09c:	682b      	ldr	r3, [r5, #0]
 800c09e:	b103      	cbz	r3, 800c0a2 <_read_r+0x1e>
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	bd38      	pop	{r3, r4, r5, pc}
 800c0a4:	20000be0 	.word	0x20000be0

0800c0a8 <_sbrk_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4d06      	ldr	r5, [pc, #24]	; (800c0c4 <_sbrk_r+0x1c>)
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	602b      	str	r3, [r5, #0]
 800c0b4:	f7f5 fc70 	bl	8001998 <_sbrk>
 800c0b8:	1c43      	adds	r3, r0, #1
 800c0ba:	d102      	bne.n	800c0c2 <_sbrk_r+0x1a>
 800c0bc:	682b      	ldr	r3, [r5, #0]
 800c0be:	b103      	cbz	r3, 800c0c2 <_sbrk_r+0x1a>
 800c0c0:	6023      	str	r3, [r4, #0]
 800c0c2:	bd38      	pop	{r3, r4, r5, pc}
 800c0c4:	20000be0 	.word	0x20000be0

0800c0c8 <_write_r>:
 800c0c8:	b538      	push	{r3, r4, r5, lr}
 800c0ca:	4d07      	ldr	r5, [pc, #28]	; (800c0e8 <_write_r+0x20>)
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	4608      	mov	r0, r1
 800c0d0:	4611      	mov	r1, r2
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	602a      	str	r2, [r5, #0]
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	f7f5 fc0d 	bl	80018f6 <_write>
 800c0dc:	1c43      	adds	r3, r0, #1
 800c0de:	d102      	bne.n	800c0e6 <_write_r+0x1e>
 800c0e0:	682b      	ldr	r3, [r5, #0]
 800c0e2:	b103      	cbz	r3, 800c0e6 <_write_r+0x1e>
 800c0e4:	6023      	str	r3, [r4, #0]
 800c0e6:	bd38      	pop	{r3, r4, r5, pc}
 800c0e8:	20000be0 	.word	0x20000be0

0800c0ec <__errno>:
 800c0ec:	4b01      	ldr	r3, [pc, #4]	; (800c0f4 <__errno+0x8>)
 800c0ee:	6818      	ldr	r0, [r3, #0]
 800c0f0:	4770      	bx	lr
 800c0f2:	bf00      	nop
 800c0f4:	20000084 	.word	0x20000084

0800c0f8 <__libc_init_array>:
 800c0f8:	b570      	push	{r4, r5, r6, lr}
 800c0fa:	4d0d      	ldr	r5, [pc, #52]	; (800c130 <__libc_init_array+0x38>)
 800c0fc:	4c0d      	ldr	r4, [pc, #52]	; (800c134 <__libc_init_array+0x3c>)
 800c0fe:	1b64      	subs	r4, r4, r5
 800c100:	10a4      	asrs	r4, r4, #2
 800c102:	2600      	movs	r6, #0
 800c104:	42a6      	cmp	r6, r4
 800c106:	d109      	bne.n	800c11c <__libc_init_array+0x24>
 800c108:	4d0b      	ldr	r5, [pc, #44]	; (800c138 <__libc_init_array+0x40>)
 800c10a:	4c0c      	ldr	r4, [pc, #48]	; (800c13c <__libc_init_array+0x44>)
 800c10c:	f001 fd94 	bl	800dc38 <_init>
 800c110:	1b64      	subs	r4, r4, r5
 800c112:	10a4      	asrs	r4, r4, #2
 800c114:	2600      	movs	r6, #0
 800c116:	42a6      	cmp	r6, r4
 800c118:	d105      	bne.n	800c126 <__libc_init_array+0x2e>
 800c11a:	bd70      	pop	{r4, r5, r6, pc}
 800c11c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c120:	4798      	blx	r3
 800c122:	3601      	adds	r6, #1
 800c124:	e7ee      	b.n	800c104 <__libc_init_array+0xc>
 800c126:	f855 3b04 	ldr.w	r3, [r5], #4
 800c12a:	4798      	blx	r3
 800c12c:	3601      	adds	r6, #1
 800c12e:	e7f2      	b.n	800c116 <__libc_init_array+0x1e>
 800c130:	0800e0bc 	.word	0x0800e0bc
 800c134:	0800e0bc 	.word	0x0800e0bc
 800c138:	0800e0bc 	.word	0x0800e0bc
 800c13c:	0800e0c0 	.word	0x0800e0c0

0800c140 <__retarget_lock_init_recursive>:
 800c140:	4770      	bx	lr

0800c142 <__retarget_lock_acquire_recursive>:
 800c142:	4770      	bx	lr

0800c144 <__retarget_lock_release_recursive>:
 800c144:	4770      	bx	lr

0800c146 <quorem>:
 800c146:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14a:	6903      	ldr	r3, [r0, #16]
 800c14c:	690c      	ldr	r4, [r1, #16]
 800c14e:	42a3      	cmp	r3, r4
 800c150:	4607      	mov	r7, r0
 800c152:	db7e      	blt.n	800c252 <quorem+0x10c>
 800c154:	3c01      	subs	r4, #1
 800c156:	f101 0814 	add.w	r8, r1, #20
 800c15a:	f100 0514 	add.w	r5, r0, #20
 800c15e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c162:	9301      	str	r3, [sp, #4]
 800c164:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c16c:	3301      	adds	r3, #1
 800c16e:	429a      	cmp	r2, r3
 800c170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c174:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c178:	fbb2 f6f3 	udiv	r6, r2, r3
 800c17c:	d331      	bcc.n	800c1e2 <quorem+0x9c>
 800c17e:	f04f 0e00 	mov.w	lr, #0
 800c182:	4640      	mov	r0, r8
 800c184:	46ac      	mov	ip, r5
 800c186:	46f2      	mov	sl, lr
 800c188:	f850 2b04 	ldr.w	r2, [r0], #4
 800c18c:	b293      	uxth	r3, r2
 800c18e:	fb06 e303 	mla	r3, r6, r3, lr
 800c192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c196:	0c1a      	lsrs	r2, r3, #16
 800c198:	b29b      	uxth	r3, r3
 800c19a:	ebaa 0303 	sub.w	r3, sl, r3
 800c19e:	f8dc a000 	ldr.w	sl, [ip]
 800c1a2:	fa13 f38a 	uxtah	r3, r3, sl
 800c1a6:	fb06 220e 	mla	r2, r6, lr, r2
 800c1aa:	9300      	str	r3, [sp, #0]
 800c1ac:	9b00      	ldr	r3, [sp, #0]
 800c1ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c1b2:	b292      	uxth	r2, r2
 800c1b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c1b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1bc:	f8bd 3000 	ldrh.w	r3, [sp]
 800c1c0:	4581      	cmp	r9, r0
 800c1c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1c6:	f84c 3b04 	str.w	r3, [ip], #4
 800c1ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c1ce:	d2db      	bcs.n	800c188 <quorem+0x42>
 800c1d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1d4:	b92b      	cbnz	r3, 800c1e2 <quorem+0x9c>
 800c1d6:	9b01      	ldr	r3, [sp, #4]
 800c1d8:	3b04      	subs	r3, #4
 800c1da:	429d      	cmp	r5, r3
 800c1dc:	461a      	mov	r2, r3
 800c1de:	d32c      	bcc.n	800c23a <quorem+0xf4>
 800c1e0:	613c      	str	r4, [r7, #16]
 800c1e2:	4638      	mov	r0, r7
 800c1e4:	f001 f8f2 	bl	800d3cc <__mcmp>
 800c1e8:	2800      	cmp	r0, #0
 800c1ea:	db22      	blt.n	800c232 <quorem+0xec>
 800c1ec:	3601      	adds	r6, #1
 800c1ee:	4629      	mov	r1, r5
 800c1f0:	2000      	movs	r0, #0
 800c1f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1f6:	f8d1 c000 	ldr.w	ip, [r1]
 800c1fa:	b293      	uxth	r3, r2
 800c1fc:	1ac3      	subs	r3, r0, r3
 800c1fe:	0c12      	lsrs	r2, r2, #16
 800c200:	fa13 f38c 	uxtah	r3, r3, ip
 800c204:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c208:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c212:	45c1      	cmp	r9, r8
 800c214:	f841 3b04 	str.w	r3, [r1], #4
 800c218:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c21c:	d2e9      	bcs.n	800c1f2 <quorem+0xac>
 800c21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c222:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c226:	b922      	cbnz	r2, 800c232 <quorem+0xec>
 800c228:	3b04      	subs	r3, #4
 800c22a:	429d      	cmp	r5, r3
 800c22c:	461a      	mov	r2, r3
 800c22e:	d30a      	bcc.n	800c246 <quorem+0x100>
 800c230:	613c      	str	r4, [r7, #16]
 800c232:	4630      	mov	r0, r6
 800c234:	b003      	add	sp, #12
 800c236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c23a:	6812      	ldr	r2, [r2, #0]
 800c23c:	3b04      	subs	r3, #4
 800c23e:	2a00      	cmp	r2, #0
 800c240:	d1ce      	bne.n	800c1e0 <quorem+0x9a>
 800c242:	3c01      	subs	r4, #1
 800c244:	e7c9      	b.n	800c1da <quorem+0x94>
 800c246:	6812      	ldr	r2, [r2, #0]
 800c248:	3b04      	subs	r3, #4
 800c24a:	2a00      	cmp	r2, #0
 800c24c:	d1f0      	bne.n	800c230 <quorem+0xea>
 800c24e:	3c01      	subs	r4, #1
 800c250:	e7eb      	b.n	800c22a <quorem+0xe4>
 800c252:	2000      	movs	r0, #0
 800c254:	e7ee      	b.n	800c234 <quorem+0xee>
	...

0800c258 <_dtoa_r>:
 800c258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c25c:	ed2d 8b04 	vpush	{d8-d9}
 800c260:	69c5      	ldr	r5, [r0, #28]
 800c262:	b093      	sub	sp, #76	; 0x4c
 800c264:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c268:	ec57 6b10 	vmov	r6, r7, d0
 800c26c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c270:	9107      	str	r1, [sp, #28]
 800c272:	4604      	mov	r4, r0
 800c274:	920a      	str	r2, [sp, #40]	; 0x28
 800c276:	930d      	str	r3, [sp, #52]	; 0x34
 800c278:	b975      	cbnz	r5, 800c298 <_dtoa_r+0x40>
 800c27a:	2010      	movs	r0, #16
 800c27c:	f7fe ffaa 	bl	800b1d4 <malloc>
 800c280:	4602      	mov	r2, r0
 800c282:	61e0      	str	r0, [r4, #28]
 800c284:	b920      	cbnz	r0, 800c290 <_dtoa_r+0x38>
 800c286:	4bae      	ldr	r3, [pc, #696]	; (800c540 <_dtoa_r+0x2e8>)
 800c288:	21ef      	movs	r1, #239	; 0xef
 800c28a:	48ae      	ldr	r0, [pc, #696]	; (800c544 <_dtoa_r+0x2ec>)
 800c28c:	f001 fc22 	bl	800dad4 <__assert_func>
 800c290:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c294:	6005      	str	r5, [r0, #0]
 800c296:	60c5      	str	r5, [r0, #12]
 800c298:	69e3      	ldr	r3, [r4, #28]
 800c29a:	6819      	ldr	r1, [r3, #0]
 800c29c:	b151      	cbz	r1, 800c2b4 <_dtoa_r+0x5c>
 800c29e:	685a      	ldr	r2, [r3, #4]
 800c2a0:	604a      	str	r2, [r1, #4]
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	4093      	lsls	r3, r2
 800c2a6:	608b      	str	r3, [r1, #8]
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	f000 fe53 	bl	800cf54 <_Bfree>
 800c2ae:	69e3      	ldr	r3, [r4, #28]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	601a      	str	r2, [r3, #0]
 800c2b4:	1e3b      	subs	r3, r7, #0
 800c2b6:	bfbb      	ittet	lt
 800c2b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c2bc:	9303      	strlt	r3, [sp, #12]
 800c2be:	2300      	movge	r3, #0
 800c2c0:	2201      	movlt	r2, #1
 800c2c2:	bfac      	ite	ge
 800c2c4:	f8c8 3000 	strge.w	r3, [r8]
 800c2c8:	f8c8 2000 	strlt.w	r2, [r8]
 800c2cc:	4b9e      	ldr	r3, [pc, #632]	; (800c548 <_dtoa_r+0x2f0>)
 800c2ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c2d2:	ea33 0308 	bics.w	r3, r3, r8
 800c2d6:	d11b      	bne.n	800c310 <_dtoa_r+0xb8>
 800c2d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c2da:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2de:	6013      	str	r3, [r2, #0]
 800c2e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c2e4:	4333      	orrs	r3, r6
 800c2e6:	f000 8593 	beq.w	800ce10 <_dtoa_r+0xbb8>
 800c2ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2ec:	b963      	cbnz	r3, 800c308 <_dtoa_r+0xb0>
 800c2ee:	4b97      	ldr	r3, [pc, #604]	; (800c54c <_dtoa_r+0x2f4>)
 800c2f0:	e027      	b.n	800c342 <_dtoa_r+0xea>
 800c2f2:	4b97      	ldr	r3, [pc, #604]	; (800c550 <_dtoa_r+0x2f8>)
 800c2f4:	9300      	str	r3, [sp, #0]
 800c2f6:	3308      	adds	r3, #8
 800c2f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2fa:	6013      	str	r3, [r2, #0]
 800c2fc:	9800      	ldr	r0, [sp, #0]
 800c2fe:	b013      	add	sp, #76	; 0x4c
 800c300:	ecbd 8b04 	vpop	{d8-d9}
 800c304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c308:	4b90      	ldr	r3, [pc, #576]	; (800c54c <_dtoa_r+0x2f4>)
 800c30a:	9300      	str	r3, [sp, #0]
 800c30c:	3303      	adds	r3, #3
 800c30e:	e7f3      	b.n	800c2f8 <_dtoa_r+0xa0>
 800c310:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c314:	2200      	movs	r2, #0
 800c316:	ec51 0b17 	vmov	r0, r1, d7
 800c31a:	eeb0 8a47 	vmov.f32	s16, s14
 800c31e:	eef0 8a67 	vmov.f32	s17, s15
 800c322:	2300      	movs	r3, #0
 800c324:	f7f4 fbd0 	bl	8000ac8 <__aeabi_dcmpeq>
 800c328:	4681      	mov	r9, r0
 800c32a:	b160      	cbz	r0, 800c346 <_dtoa_r+0xee>
 800c32c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c32e:	2301      	movs	r3, #1
 800c330:	6013      	str	r3, [r2, #0]
 800c332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c334:	2b00      	cmp	r3, #0
 800c336:	f000 8568 	beq.w	800ce0a <_dtoa_r+0xbb2>
 800c33a:	4b86      	ldr	r3, [pc, #536]	; (800c554 <_dtoa_r+0x2fc>)
 800c33c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c33e:	6013      	str	r3, [r2, #0]
 800c340:	3b01      	subs	r3, #1
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	e7da      	b.n	800c2fc <_dtoa_r+0xa4>
 800c346:	aa10      	add	r2, sp, #64	; 0x40
 800c348:	a911      	add	r1, sp, #68	; 0x44
 800c34a:	4620      	mov	r0, r4
 800c34c:	eeb0 0a48 	vmov.f32	s0, s16
 800c350:	eef0 0a68 	vmov.f32	s1, s17
 800c354:	f001 f8e0 	bl	800d518 <__d2b>
 800c358:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c35c:	4682      	mov	sl, r0
 800c35e:	2d00      	cmp	r5, #0
 800c360:	d07f      	beq.n	800c462 <_dtoa_r+0x20a>
 800c362:	ee18 3a90 	vmov	r3, s17
 800c366:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c36a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c36e:	ec51 0b18 	vmov	r0, r1, d8
 800c372:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c37a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c37e:	4619      	mov	r1, r3
 800c380:	2200      	movs	r2, #0
 800c382:	4b75      	ldr	r3, [pc, #468]	; (800c558 <_dtoa_r+0x300>)
 800c384:	f7f3 ff80 	bl	8000288 <__aeabi_dsub>
 800c388:	a367      	add	r3, pc, #412	; (adr r3, 800c528 <_dtoa_r+0x2d0>)
 800c38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38e:	f7f4 f933 	bl	80005f8 <__aeabi_dmul>
 800c392:	a367      	add	r3, pc, #412	; (adr r3, 800c530 <_dtoa_r+0x2d8>)
 800c394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c398:	f7f3 ff78 	bl	800028c <__adddf3>
 800c39c:	4606      	mov	r6, r0
 800c39e:	4628      	mov	r0, r5
 800c3a0:	460f      	mov	r7, r1
 800c3a2:	f7f4 f8bf 	bl	8000524 <__aeabi_i2d>
 800c3a6:	a364      	add	r3, pc, #400	; (adr r3, 800c538 <_dtoa_r+0x2e0>)
 800c3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ac:	f7f4 f924 	bl	80005f8 <__aeabi_dmul>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	4630      	mov	r0, r6
 800c3b6:	4639      	mov	r1, r7
 800c3b8:	f7f3 ff68 	bl	800028c <__adddf3>
 800c3bc:	4606      	mov	r6, r0
 800c3be:	460f      	mov	r7, r1
 800c3c0:	f7f4 fbca 	bl	8000b58 <__aeabi_d2iz>
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	4683      	mov	fp, r0
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	4630      	mov	r0, r6
 800c3cc:	4639      	mov	r1, r7
 800c3ce:	f7f4 fb85 	bl	8000adc <__aeabi_dcmplt>
 800c3d2:	b148      	cbz	r0, 800c3e8 <_dtoa_r+0x190>
 800c3d4:	4658      	mov	r0, fp
 800c3d6:	f7f4 f8a5 	bl	8000524 <__aeabi_i2d>
 800c3da:	4632      	mov	r2, r6
 800c3dc:	463b      	mov	r3, r7
 800c3de:	f7f4 fb73 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3e2:	b908      	cbnz	r0, 800c3e8 <_dtoa_r+0x190>
 800c3e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3e8:	f1bb 0f16 	cmp.w	fp, #22
 800c3ec:	d857      	bhi.n	800c49e <_dtoa_r+0x246>
 800c3ee:	4b5b      	ldr	r3, [pc, #364]	; (800c55c <_dtoa_r+0x304>)
 800c3f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f8:	ec51 0b18 	vmov	r0, r1, d8
 800c3fc:	f7f4 fb6e 	bl	8000adc <__aeabi_dcmplt>
 800c400:	2800      	cmp	r0, #0
 800c402:	d04e      	beq.n	800c4a2 <_dtoa_r+0x24a>
 800c404:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c408:	2300      	movs	r3, #0
 800c40a:	930c      	str	r3, [sp, #48]	; 0x30
 800c40c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c40e:	1b5b      	subs	r3, r3, r5
 800c410:	1e5a      	subs	r2, r3, #1
 800c412:	bf45      	ittet	mi
 800c414:	f1c3 0301 	rsbmi	r3, r3, #1
 800c418:	9305      	strmi	r3, [sp, #20]
 800c41a:	2300      	movpl	r3, #0
 800c41c:	2300      	movmi	r3, #0
 800c41e:	9206      	str	r2, [sp, #24]
 800c420:	bf54      	ite	pl
 800c422:	9305      	strpl	r3, [sp, #20]
 800c424:	9306      	strmi	r3, [sp, #24]
 800c426:	f1bb 0f00 	cmp.w	fp, #0
 800c42a:	db3c      	blt.n	800c4a6 <_dtoa_r+0x24e>
 800c42c:	9b06      	ldr	r3, [sp, #24]
 800c42e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c432:	445b      	add	r3, fp
 800c434:	9306      	str	r3, [sp, #24]
 800c436:	2300      	movs	r3, #0
 800c438:	9308      	str	r3, [sp, #32]
 800c43a:	9b07      	ldr	r3, [sp, #28]
 800c43c:	2b09      	cmp	r3, #9
 800c43e:	d868      	bhi.n	800c512 <_dtoa_r+0x2ba>
 800c440:	2b05      	cmp	r3, #5
 800c442:	bfc4      	itt	gt
 800c444:	3b04      	subgt	r3, #4
 800c446:	9307      	strgt	r3, [sp, #28]
 800c448:	9b07      	ldr	r3, [sp, #28]
 800c44a:	f1a3 0302 	sub.w	r3, r3, #2
 800c44e:	bfcc      	ite	gt
 800c450:	2500      	movgt	r5, #0
 800c452:	2501      	movle	r5, #1
 800c454:	2b03      	cmp	r3, #3
 800c456:	f200 8085 	bhi.w	800c564 <_dtoa_r+0x30c>
 800c45a:	e8df f003 	tbb	[pc, r3]
 800c45e:	3b2e      	.short	0x3b2e
 800c460:	5839      	.short	0x5839
 800c462:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c466:	441d      	add	r5, r3
 800c468:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c46c:	2b20      	cmp	r3, #32
 800c46e:	bfc1      	itttt	gt
 800c470:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c474:	fa08 f803 	lslgt.w	r8, r8, r3
 800c478:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c47c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c480:	bfd6      	itet	le
 800c482:	f1c3 0320 	rsble	r3, r3, #32
 800c486:	ea48 0003 	orrgt.w	r0, r8, r3
 800c48a:	fa06 f003 	lslle.w	r0, r6, r3
 800c48e:	f7f4 f839 	bl	8000504 <__aeabi_ui2d>
 800c492:	2201      	movs	r2, #1
 800c494:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c498:	3d01      	subs	r5, #1
 800c49a:	920e      	str	r2, [sp, #56]	; 0x38
 800c49c:	e76f      	b.n	800c37e <_dtoa_r+0x126>
 800c49e:	2301      	movs	r3, #1
 800c4a0:	e7b3      	b.n	800c40a <_dtoa_r+0x1b2>
 800c4a2:	900c      	str	r0, [sp, #48]	; 0x30
 800c4a4:	e7b2      	b.n	800c40c <_dtoa_r+0x1b4>
 800c4a6:	9b05      	ldr	r3, [sp, #20]
 800c4a8:	eba3 030b 	sub.w	r3, r3, fp
 800c4ac:	9305      	str	r3, [sp, #20]
 800c4ae:	f1cb 0300 	rsb	r3, fp, #0
 800c4b2:	9308      	str	r3, [sp, #32]
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4b8:	e7bf      	b.n	800c43a <_dtoa_r+0x1e2>
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c4be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	dc52      	bgt.n	800c56a <_dtoa_r+0x312>
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	9301      	str	r3, [sp, #4]
 800c4c8:	9304      	str	r3, [sp, #16]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	920a      	str	r2, [sp, #40]	; 0x28
 800c4ce:	e00b      	b.n	800c4e8 <_dtoa_r+0x290>
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e7f3      	b.n	800c4bc <_dtoa_r+0x264>
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4da:	445b      	add	r3, fp
 800c4dc:	9301      	str	r3, [sp, #4]
 800c4de:	3301      	adds	r3, #1
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	9304      	str	r3, [sp, #16]
 800c4e4:	bfb8      	it	lt
 800c4e6:	2301      	movlt	r3, #1
 800c4e8:	69e0      	ldr	r0, [r4, #28]
 800c4ea:	2100      	movs	r1, #0
 800c4ec:	2204      	movs	r2, #4
 800c4ee:	f102 0614 	add.w	r6, r2, #20
 800c4f2:	429e      	cmp	r6, r3
 800c4f4:	d93d      	bls.n	800c572 <_dtoa_r+0x31a>
 800c4f6:	6041      	str	r1, [r0, #4]
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f000 fceb 	bl	800ced4 <_Balloc>
 800c4fe:	9000      	str	r0, [sp, #0]
 800c500:	2800      	cmp	r0, #0
 800c502:	d139      	bne.n	800c578 <_dtoa_r+0x320>
 800c504:	4b16      	ldr	r3, [pc, #88]	; (800c560 <_dtoa_r+0x308>)
 800c506:	4602      	mov	r2, r0
 800c508:	f240 11af 	movw	r1, #431	; 0x1af
 800c50c:	e6bd      	b.n	800c28a <_dtoa_r+0x32>
 800c50e:	2301      	movs	r3, #1
 800c510:	e7e1      	b.n	800c4d6 <_dtoa_r+0x27e>
 800c512:	2501      	movs	r5, #1
 800c514:	2300      	movs	r3, #0
 800c516:	9307      	str	r3, [sp, #28]
 800c518:	9509      	str	r5, [sp, #36]	; 0x24
 800c51a:	f04f 33ff 	mov.w	r3, #4294967295
 800c51e:	9301      	str	r3, [sp, #4]
 800c520:	9304      	str	r3, [sp, #16]
 800c522:	2200      	movs	r2, #0
 800c524:	2312      	movs	r3, #18
 800c526:	e7d1      	b.n	800c4cc <_dtoa_r+0x274>
 800c528:	636f4361 	.word	0x636f4361
 800c52c:	3fd287a7 	.word	0x3fd287a7
 800c530:	8b60c8b3 	.word	0x8b60c8b3
 800c534:	3fc68a28 	.word	0x3fc68a28
 800c538:	509f79fb 	.word	0x509f79fb
 800c53c:	3fd34413 	.word	0x3fd34413
 800c540:	0800dd81 	.word	0x0800dd81
 800c544:	0800dd98 	.word	0x0800dd98
 800c548:	7ff00000 	.word	0x7ff00000
 800c54c:	0800dd7d 	.word	0x0800dd7d
 800c550:	0800dd74 	.word	0x0800dd74
 800c554:	0800dd51 	.word	0x0800dd51
 800c558:	3ff80000 	.word	0x3ff80000
 800c55c:	0800de88 	.word	0x0800de88
 800c560:	0800ddf0 	.word	0x0800ddf0
 800c564:	2301      	movs	r3, #1
 800c566:	9309      	str	r3, [sp, #36]	; 0x24
 800c568:	e7d7      	b.n	800c51a <_dtoa_r+0x2c2>
 800c56a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c56c:	9301      	str	r3, [sp, #4]
 800c56e:	9304      	str	r3, [sp, #16]
 800c570:	e7ba      	b.n	800c4e8 <_dtoa_r+0x290>
 800c572:	3101      	adds	r1, #1
 800c574:	0052      	lsls	r2, r2, #1
 800c576:	e7ba      	b.n	800c4ee <_dtoa_r+0x296>
 800c578:	69e3      	ldr	r3, [r4, #28]
 800c57a:	9a00      	ldr	r2, [sp, #0]
 800c57c:	601a      	str	r2, [r3, #0]
 800c57e:	9b04      	ldr	r3, [sp, #16]
 800c580:	2b0e      	cmp	r3, #14
 800c582:	f200 80a8 	bhi.w	800c6d6 <_dtoa_r+0x47e>
 800c586:	2d00      	cmp	r5, #0
 800c588:	f000 80a5 	beq.w	800c6d6 <_dtoa_r+0x47e>
 800c58c:	f1bb 0f00 	cmp.w	fp, #0
 800c590:	dd38      	ble.n	800c604 <_dtoa_r+0x3ac>
 800c592:	4bc0      	ldr	r3, [pc, #768]	; (800c894 <_dtoa_r+0x63c>)
 800c594:	f00b 020f 	and.w	r2, fp, #15
 800c598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c59c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c5a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c5a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c5a8:	d019      	beq.n	800c5de <_dtoa_r+0x386>
 800c5aa:	4bbb      	ldr	r3, [pc, #748]	; (800c898 <_dtoa_r+0x640>)
 800c5ac:	ec51 0b18 	vmov	r0, r1, d8
 800c5b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5b4:	f7f4 f94a 	bl	800084c <__aeabi_ddiv>
 800c5b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5bc:	f008 080f 	and.w	r8, r8, #15
 800c5c0:	2503      	movs	r5, #3
 800c5c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c898 <_dtoa_r+0x640>
 800c5c6:	f1b8 0f00 	cmp.w	r8, #0
 800c5ca:	d10a      	bne.n	800c5e2 <_dtoa_r+0x38a>
 800c5cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5d0:	4632      	mov	r2, r6
 800c5d2:	463b      	mov	r3, r7
 800c5d4:	f7f4 f93a 	bl	800084c <__aeabi_ddiv>
 800c5d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5dc:	e02b      	b.n	800c636 <_dtoa_r+0x3de>
 800c5de:	2502      	movs	r5, #2
 800c5e0:	e7ef      	b.n	800c5c2 <_dtoa_r+0x36a>
 800c5e2:	f018 0f01 	tst.w	r8, #1
 800c5e6:	d008      	beq.n	800c5fa <_dtoa_r+0x3a2>
 800c5e8:	4630      	mov	r0, r6
 800c5ea:	4639      	mov	r1, r7
 800c5ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c5f0:	f7f4 f802 	bl	80005f8 <__aeabi_dmul>
 800c5f4:	3501      	adds	r5, #1
 800c5f6:	4606      	mov	r6, r0
 800c5f8:	460f      	mov	r7, r1
 800c5fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c5fe:	f109 0908 	add.w	r9, r9, #8
 800c602:	e7e0      	b.n	800c5c6 <_dtoa_r+0x36e>
 800c604:	f000 809f 	beq.w	800c746 <_dtoa_r+0x4ee>
 800c608:	f1cb 0600 	rsb	r6, fp, #0
 800c60c:	4ba1      	ldr	r3, [pc, #644]	; (800c894 <_dtoa_r+0x63c>)
 800c60e:	4fa2      	ldr	r7, [pc, #648]	; (800c898 <_dtoa_r+0x640>)
 800c610:	f006 020f 	and.w	r2, r6, #15
 800c614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61c:	ec51 0b18 	vmov	r0, r1, d8
 800c620:	f7f3 ffea 	bl	80005f8 <__aeabi_dmul>
 800c624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c628:	1136      	asrs	r6, r6, #4
 800c62a:	2300      	movs	r3, #0
 800c62c:	2502      	movs	r5, #2
 800c62e:	2e00      	cmp	r6, #0
 800c630:	d17e      	bne.n	800c730 <_dtoa_r+0x4d8>
 800c632:	2b00      	cmp	r3, #0
 800c634:	d1d0      	bne.n	800c5d8 <_dtoa_r+0x380>
 800c636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c638:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f000 8084 	beq.w	800c74a <_dtoa_r+0x4f2>
 800c642:	4b96      	ldr	r3, [pc, #600]	; (800c89c <_dtoa_r+0x644>)
 800c644:	2200      	movs	r2, #0
 800c646:	4640      	mov	r0, r8
 800c648:	4649      	mov	r1, r9
 800c64a:	f7f4 fa47 	bl	8000adc <__aeabi_dcmplt>
 800c64e:	2800      	cmp	r0, #0
 800c650:	d07b      	beq.n	800c74a <_dtoa_r+0x4f2>
 800c652:	9b04      	ldr	r3, [sp, #16]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d078      	beq.n	800c74a <_dtoa_r+0x4f2>
 800c658:	9b01      	ldr	r3, [sp, #4]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	dd39      	ble.n	800c6d2 <_dtoa_r+0x47a>
 800c65e:	4b90      	ldr	r3, [pc, #576]	; (800c8a0 <_dtoa_r+0x648>)
 800c660:	2200      	movs	r2, #0
 800c662:	4640      	mov	r0, r8
 800c664:	4649      	mov	r1, r9
 800c666:	f7f3 ffc7 	bl	80005f8 <__aeabi_dmul>
 800c66a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c66e:	9e01      	ldr	r6, [sp, #4]
 800c670:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c674:	3501      	adds	r5, #1
 800c676:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c67a:	4628      	mov	r0, r5
 800c67c:	f7f3 ff52 	bl	8000524 <__aeabi_i2d>
 800c680:	4642      	mov	r2, r8
 800c682:	464b      	mov	r3, r9
 800c684:	f7f3 ffb8 	bl	80005f8 <__aeabi_dmul>
 800c688:	4b86      	ldr	r3, [pc, #536]	; (800c8a4 <_dtoa_r+0x64c>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	f7f3 fdfe 	bl	800028c <__adddf3>
 800c690:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c698:	9303      	str	r3, [sp, #12]
 800c69a:	2e00      	cmp	r6, #0
 800c69c:	d158      	bne.n	800c750 <_dtoa_r+0x4f8>
 800c69e:	4b82      	ldr	r3, [pc, #520]	; (800c8a8 <_dtoa_r+0x650>)
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	4640      	mov	r0, r8
 800c6a4:	4649      	mov	r1, r9
 800c6a6:	f7f3 fdef 	bl	8000288 <__aeabi_dsub>
 800c6aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6ae:	4680      	mov	r8, r0
 800c6b0:	4689      	mov	r9, r1
 800c6b2:	f7f4 fa31 	bl	8000b18 <__aeabi_dcmpgt>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	f040 8296 	bne.w	800cbe8 <_dtoa_r+0x990>
 800c6bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c6c0:	4640      	mov	r0, r8
 800c6c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6c6:	4649      	mov	r1, r9
 800c6c8:	f7f4 fa08 	bl	8000adc <__aeabi_dcmplt>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	f040 8289 	bne.w	800cbe4 <_dtoa_r+0x98c>
 800c6d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c6d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	f2c0 814e 	blt.w	800c97a <_dtoa_r+0x722>
 800c6de:	f1bb 0f0e 	cmp.w	fp, #14
 800c6e2:	f300 814a 	bgt.w	800c97a <_dtoa_r+0x722>
 800c6e6:	4b6b      	ldr	r3, [pc, #428]	; (800c894 <_dtoa_r+0x63c>)
 800c6e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c6ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	f280 80dc 	bge.w	800c8b0 <_dtoa_r+0x658>
 800c6f8:	9b04      	ldr	r3, [sp, #16]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	f300 80d8 	bgt.w	800c8b0 <_dtoa_r+0x658>
 800c700:	f040 826f 	bne.w	800cbe2 <_dtoa_r+0x98a>
 800c704:	4b68      	ldr	r3, [pc, #416]	; (800c8a8 <_dtoa_r+0x650>)
 800c706:	2200      	movs	r2, #0
 800c708:	4640      	mov	r0, r8
 800c70a:	4649      	mov	r1, r9
 800c70c:	f7f3 ff74 	bl	80005f8 <__aeabi_dmul>
 800c710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c714:	f7f4 f9f6 	bl	8000b04 <__aeabi_dcmpge>
 800c718:	9e04      	ldr	r6, [sp, #16]
 800c71a:	4637      	mov	r7, r6
 800c71c:	2800      	cmp	r0, #0
 800c71e:	f040 8245 	bne.w	800cbac <_dtoa_r+0x954>
 800c722:	9d00      	ldr	r5, [sp, #0]
 800c724:	2331      	movs	r3, #49	; 0x31
 800c726:	f805 3b01 	strb.w	r3, [r5], #1
 800c72a:	f10b 0b01 	add.w	fp, fp, #1
 800c72e:	e241      	b.n	800cbb4 <_dtoa_r+0x95c>
 800c730:	07f2      	lsls	r2, r6, #31
 800c732:	d505      	bpl.n	800c740 <_dtoa_r+0x4e8>
 800c734:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c738:	f7f3 ff5e 	bl	80005f8 <__aeabi_dmul>
 800c73c:	3501      	adds	r5, #1
 800c73e:	2301      	movs	r3, #1
 800c740:	1076      	asrs	r6, r6, #1
 800c742:	3708      	adds	r7, #8
 800c744:	e773      	b.n	800c62e <_dtoa_r+0x3d6>
 800c746:	2502      	movs	r5, #2
 800c748:	e775      	b.n	800c636 <_dtoa_r+0x3de>
 800c74a:	9e04      	ldr	r6, [sp, #16]
 800c74c:	465f      	mov	r7, fp
 800c74e:	e792      	b.n	800c676 <_dtoa_r+0x41e>
 800c750:	9900      	ldr	r1, [sp, #0]
 800c752:	4b50      	ldr	r3, [pc, #320]	; (800c894 <_dtoa_r+0x63c>)
 800c754:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c758:	4431      	add	r1, r6
 800c75a:	9102      	str	r1, [sp, #8]
 800c75c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c75e:	eeb0 9a47 	vmov.f32	s18, s14
 800c762:	eef0 9a67 	vmov.f32	s19, s15
 800c766:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c76a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c76e:	2900      	cmp	r1, #0
 800c770:	d044      	beq.n	800c7fc <_dtoa_r+0x5a4>
 800c772:	494e      	ldr	r1, [pc, #312]	; (800c8ac <_dtoa_r+0x654>)
 800c774:	2000      	movs	r0, #0
 800c776:	f7f4 f869 	bl	800084c <__aeabi_ddiv>
 800c77a:	ec53 2b19 	vmov	r2, r3, d9
 800c77e:	f7f3 fd83 	bl	8000288 <__aeabi_dsub>
 800c782:	9d00      	ldr	r5, [sp, #0]
 800c784:	ec41 0b19 	vmov	d9, r0, r1
 800c788:	4649      	mov	r1, r9
 800c78a:	4640      	mov	r0, r8
 800c78c:	f7f4 f9e4 	bl	8000b58 <__aeabi_d2iz>
 800c790:	4606      	mov	r6, r0
 800c792:	f7f3 fec7 	bl	8000524 <__aeabi_i2d>
 800c796:	4602      	mov	r2, r0
 800c798:	460b      	mov	r3, r1
 800c79a:	4640      	mov	r0, r8
 800c79c:	4649      	mov	r1, r9
 800c79e:	f7f3 fd73 	bl	8000288 <__aeabi_dsub>
 800c7a2:	3630      	adds	r6, #48	; 0x30
 800c7a4:	f805 6b01 	strb.w	r6, [r5], #1
 800c7a8:	ec53 2b19 	vmov	r2, r3, d9
 800c7ac:	4680      	mov	r8, r0
 800c7ae:	4689      	mov	r9, r1
 800c7b0:	f7f4 f994 	bl	8000adc <__aeabi_dcmplt>
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	d164      	bne.n	800c882 <_dtoa_r+0x62a>
 800c7b8:	4642      	mov	r2, r8
 800c7ba:	464b      	mov	r3, r9
 800c7bc:	4937      	ldr	r1, [pc, #220]	; (800c89c <_dtoa_r+0x644>)
 800c7be:	2000      	movs	r0, #0
 800c7c0:	f7f3 fd62 	bl	8000288 <__aeabi_dsub>
 800c7c4:	ec53 2b19 	vmov	r2, r3, d9
 800c7c8:	f7f4 f988 	bl	8000adc <__aeabi_dcmplt>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	f040 80b6 	bne.w	800c93e <_dtoa_r+0x6e6>
 800c7d2:	9b02      	ldr	r3, [sp, #8]
 800c7d4:	429d      	cmp	r5, r3
 800c7d6:	f43f af7c 	beq.w	800c6d2 <_dtoa_r+0x47a>
 800c7da:	4b31      	ldr	r3, [pc, #196]	; (800c8a0 <_dtoa_r+0x648>)
 800c7dc:	ec51 0b19 	vmov	r0, r1, d9
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	f7f3 ff09 	bl	80005f8 <__aeabi_dmul>
 800c7e6:	4b2e      	ldr	r3, [pc, #184]	; (800c8a0 <_dtoa_r+0x648>)
 800c7e8:	ec41 0b19 	vmov	d9, r0, r1
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	4640      	mov	r0, r8
 800c7f0:	4649      	mov	r1, r9
 800c7f2:	f7f3 ff01 	bl	80005f8 <__aeabi_dmul>
 800c7f6:	4680      	mov	r8, r0
 800c7f8:	4689      	mov	r9, r1
 800c7fa:	e7c5      	b.n	800c788 <_dtoa_r+0x530>
 800c7fc:	ec51 0b17 	vmov	r0, r1, d7
 800c800:	f7f3 fefa 	bl	80005f8 <__aeabi_dmul>
 800c804:	9b02      	ldr	r3, [sp, #8]
 800c806:	9d00      	ldr	r5, [sp, #0]
 800c808:	930f      	str	r3, [sp, #60]	; 0x3c
 800c80a:	ec41 0b19 	vmov	d9, r0, r1
 800c80e:	4649      	mov	r1, r9
 800c810:	4640      	mov	r0, r8
 800c812:	f7f4 f9a1 	bl	8000b58 <__aeabi_d2iz>
 800c816:	4606      	mov	r6, r0
 800c818:	f7f3 fe84 	bl	8000524 <__aeabi_i2d>
 800c81c:	3630      	adds	r6, #48	; 0x30
 800c81e:	4602      	mov	r2, r0
 800c820:	460b      	mov	r3, r1
 800c822:	4640      	mov	r0, r8
 800c824:	4649      	mov	r1, r9
 800c826:	f7f3 fd2f 	bl	8000288 <__aeabi_dsub>
 800c82a:	f805 6b01 	strb.w	r6, [r5], #1
 800c82e:	9b02      	ldr	r3, [sp, #8]
 800c830:	429d      	cmp	r5, r3
 800c832:	4680      	mov	r8, r0
 800c834:	4689      	mov	r9, r1
 800c836:	f04f 0200 	mov.w	r2, #0
 800c83a:	d124      	bne.n	800c886 <_dtoa_r+0x62e>
 800c83c:	4b1b      	ldr	r3, [pc, #108]	; (800c8ac <_dtoa_r+0x654>)
 800c83e:	ec51 0b19 	vmov	r0, r1, d9
 800c842:	f7f3 fd23 	bl	800028c <__adddf3>
 800c846:	4602      	mov	r2, r0
 800c848:	460b      	mov	r3, r1
 800c84a:	4640      	mov	r0, r8
 800c84c:	4649      	mov	r1, r9
 800c84e:	f7f4 f963 	bl	8000b18 <__aeabi_dcmpgt>
 800c852:	2800      	cmp	r0, #0
 800c854:	d173      	bne.n	800c93e <_dtoa_r+0x6e6>
 800c856:	ec53 2b19 	vmov	r2, r3, d9
 800c85a:	4914      	ldr	r1, [pc, #80]	; (800c8ac <_dtoa_r+0x654>)
 800c85c:	2000      	movs	r0, #0
 800c85e:	f7f3 fd13 	bl	8000288 <__aeabi_dsub>
 800c862:	4602      	mov	r2, r0
 800c864:	460b      	mov	r3, r1
 800c866:	4640      	mov	r0, r8
 800c868:	4649      	mov	r1, r9
 800c86a:	f7f4 f937 	bl	8000adc <__aeabi_dcmplt>
 800c86e:	2800      	cmp	r0, #0
 800c870:	f43f af2f 	beq.w	800c6d2 <_dtoa_r+0x47a>
 800c874:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c876:	1e6b      	subs	r3, r5, #1
 800c878:	930f      	str	r3, [sp, #60]	; 0x3c
 800c87a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c87e:	2b30      	cmp	r3, #48	; 0x30
 800c880:	d0f8      	beq.n	800c874 <_dtoa_r+0x61c>
 800c882:	46bb      	mov	fp, r7
 800c884:	e04a      	b.n	800c91c <_dtoa_r+0x6c4>
 800c886:	4b06      	ldr	r3, [pc, #24]	; (800c8a0 <_dtoa_r+0x648>)
 800c888:	f7f3 feb6 	bl	80005f8 <__aeabi_dmul>
 800c88c:	4680      	mov	r8, r0
 800c88e:	4689      	mov	r9, r1
 800c890:	e7bd      	b.n	800c80e <_dtoa_r+0x5b6>
 800c892:	bf00      	nop
 800c894:	0800de88 	.word	0x0800de88
 800c898:	0800de60 	.word	0x0800de60
 800c89c:	3ff00000 	.word	0x3ff00000
 800c8a0:	40240000 	.word	0x40240000
 800c8a4:	401c0000 	.word	0x401c0000
 800c8a8:	40140000 	.word	0x40140000
 800c8ac:	3fe00000 	.word	0x3fe00000
 800c8b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c8b4:	9d00      	ldr	r5, [sp, #0]
 800c8b6:	4642      	mov	r2, r8
 800c8b8:	464b      	mov	r3, r9
 800c8ba:	4630      	mov	r0, r6
 800c8bc:	4639      	mov	r1, r7
 800c8be:	f7f3 ffc5 	bl	800084c <__aeabi_ddiv>
 800c8c2:	f7f4 f949 	bl	8000b58 <__aeabi_d2iz>
 800c8c6:	9001      	str	r0, [sp, #4]
 800c8c8:	f7f3 fe2c 	bl	8000524 <__aeabi_i2d>
 800c8cc:	4642      	mov	r2, r8
 800c8ce:	464b      	mov	r3, r9
 800c8d0:	f7f3 fe92 	bl	80005f8 <__aeabi_dmul>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4630      	mov	r0, r6
 800c8da:	4639      	mov	r1, r7
 800c8dc:	f7f3 fcd4 	bl	8000288 <__aeabi_dsub>
 800c8e0:	9e01      	ldr	r6, [sp, #4]
 800c8e2:	9f04      	ldr	r7, [sp, #16]
 800c8e4:	3630      	adds	r6, #48	; 0x30
 800c8e6:	f805 6b01 	strb.w	r6, [r5], #1
 800c8ea:	9e00      	ldr	r6, [sp, #0]
 800c8ec:	1bae      	subs	r6, r5, r6
 800c8ee:	42b7      	cmp	r7, r6
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	460b      	mov	r3, r1
 800c8f4:	d134      	bne.n	800c960 <_dtoa_r+0x708>
 800c8f6:	f7f3 fcc9 	bl	800028c <__adddf3>
 800c8fa:	4642      	mov	r2, r8
 800c8fc:	464b      	mov	r3, r9
 800c8fe:	4606      	mov	r6, r0
 800c900:	460f      	mov	r7, r1
 800c902:	f7f4 f909 	bl	8000b18 <__aeabi_dcmpgt>
 800c906:	b9c8      	cbnz	r0, 800c93c <_dtoa_r+0x6e4>
 800c908:	4642      	mov	r2, r8
 800c90a:	464b      	mov	r3, r9
 800c90c:	4630      	mov	r0, r6
 800c90e:	4639      	mov	r1, r7
 800c910:	f7f4 f8da 	bl	8000ac8 <__aeabi_dcmpeq>
 800c914:	b110      	cbz	r0, 800c91c <_dtoa_r+0x6c4>
 800c916:	9b01      	ldr	r3, [sp, #4]
 800c918:	07db      	lsls	r3, r3, #31
 800c91a:	d40f      	bmi.n	800c93c <_dtoa_r+0x6e4>
 800c91c:	4651      	mov	r1, sl
 800c91e:	4620      	mov	r0, r4
 800c920:	f000 fb18 	bl	800cf54 <_Bfree>
 800c924:	2300      	movs	r3, #0
 800c926:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c928:	702b      	strb	r3, [r5, #0]
 800c92a:	f10b 0301 	add.w	r3, fp, #1
 800c92e:	6013      	str	r3, [r2, #0]
 800c930:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c932:	2b00      	cmp	r3, #0
 800c934:	f43f ace2 	beq.w	800c2fc <_dtoa_r+0xa4>
 800c938:	601d      	str	r5, [r3, #0]
 800c93a:	e4df      	b.n	800c2fc <_dtoa_r+0xa4>
 800c93c:	465f      	mov	r7, fp
 800c93e:	462b      	mov	r3, r5
 800c940:	461d      	mov	r5, r3
 800c942:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c946:	2a39      	cmp	r2, #57	; 0x39
 800c948:	d106      	bne.n	800c958 <_dtoa_r+0x700>
 800c94a:	9a00      	ldr	r2, [sp, #0]
 800c94c:	429a      	cmp	r2, r3
 800c94e:	d1f7      	bne.n	800c940 <_dtoa_r+0x6e8>
 800c950:	9900      	ldr	r1, [sp, #0]
 800c952:	2230      	movs	r2, #48	; 0x30
 800c954:	3701      	adds	r7, #1
 800c956:	700a      	strb	r2, [r1, #0]
 800c958:	781a      	ldrb	r2, [r3, #0]
 800c95a:	3201      	adds	r2, #1
 800c95c:	701a      	strb	r2, [r3, #0]
 800c95e:	e790      	b.n	800c882 <_dtoa_r+0x62a>
 800c960:	4ba3      	ldr	r3, [pc, #652]	; (800cbf0 <_dtoa_r+0x998>)
 800c962:	2200      	movs	r2, #0
 800c964:	f7f3 fe48 	bl	80005f8 <__aeabi_dmul>
 800c968:	2200      	movs	r2, #0
 800c96a:	2300      	movs	r3, #0
 800c96c:	4606      	mov	r6, r0
 800c96e:	460f      	mov	r7, r1
 800c970:	f7f4 f8aa 	bl	8000ac8 <__aeabi_dcmpeq>
 800c974:	2800      	cmp	r0, #0
 800c976:	d09e      	beq.n	800c8b6 <_dtoa_r+0x65e>
 800c978:	e7d0      	b.n	800c91c <_dtoa_r+0x6c4>
 800c97a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c97c:	2a00      	cmp	r2, #0
 800c97e:	f000 80ca 	beq.w	800cb16 <_dtoa_r+0x8be>
 800c982:	9a07      	ldr	r2, [sp, #28]
 800c984:	2a01      	cmp	r2, #1
 800c986:	f300 80ad 	bgt.w	800cae4 <_dtoa_r+0x88c>
 800c98a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c98c:	2a00      	cmp	r2, #0
 800c98e:	f000 80a5 	beq.w	800cadc <_dtoa_r+0x884>
 800c992:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c996:	9e08      	ldr	r6, [sp, #32]
 800c998:	9d05      	ldr	r5, [sp, #20]
 800c99a:	9a05      	ldr	r2, [sp, #20]
 800c99c:	441a      	add	r2, r3
 800c99e:	9205      	str	r2, [sp, #20]
 800c9a0:	9a06      	ldr	r2, [sp, #24]
 800c9a2:	2101      	movs	r1, #1
 800c9a4:	441a      	add	r2, r3
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	9206      	str	r2, [sp, #24]
 800c9aa:	f000 fb89 	bl	800d0c0 <__i2b>
 800c9ae:	4607      	mov	r7, r0
 800c9b0:	b165      	cbz	r5, 800c9cc <_dtoa_r+0x774>
 800c9b2:	9b06      	ldr	r3, [sp, #24]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	dd09      	ble.n	800c9cc <_dtoa_r+0x774>
 800c9b8:	42ab      	cmp	r3, r5
 800c9ba:	9a05      	ldr	r2, [sp, #20]
 800c9bc:	bfa8      	it	ge
 800c9be:	462b      	movge	r3, r5
 800c9c0:	1ad2      	subs	r2, r2, r3
 800c9c2:	9205      	str	r2, [sp, #20]
 800c9c4:	9a06      	ldr	r2, [sp, #24]
 800c9c6:	1aed      	subs	r5, r5, r3
 800c9c8:	1ad3      	subs	r3, r2, r3
 800c9ca:	9306      	str	r3, [sp, #24]
 800c9cc:	9b08      	ldr	r3, [sp, #32]
 800c9ce:	b1f3      	cbz	r3, 800ca0e <_dtoa_r+0x7b6>
 800c9d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f000 80a3 	beq.w	800cb1e <_dtoa_r+0x8c6>
 800c9d8:	2e00      	cmp	r6, #0
 800c9da:	dd10      	ble.n	800c9fe <_dtoa_r+0x7a6>
 800c9dc:	4639      	mov	r1, r7
 800c9de:	4632      	mov	r2, r6
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	f000 fc2d 	bl	800d240 <__pow5mult>
 800c9e6:	4652      	mov	r2, sl
 800c9e8:	4601      	mov	r1, r0
 800c9ea:	4607      	mov	r7, r0
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	f000 fb7d 	bl	800d0ec <__multiply>
 800c9f2:	4651      	mov	r1, sl
 800c9f4:	4680      	mov	r8, r0
 800c9f6:	4620      	mov	r0, r4
 800c9f8:	f000 faac 	bl	800cf54 <_Bfree>
 800c9fc:	46c2      	mov	sl, r8
 800c9fe:	9b08      	ldr	r3, [sp, #32]
 800ca00:	1b9a      	subs	r2, r3, r6
 800ca02:	d004      	beq.n	800ca0e <_dtoa_r+0x7b6>
 800ca04:	4651      	mov	r1, sl
 800ca06:	4620      	mov	r0, r4
 800ca08:	f000 fc1a 	bl	800d240 <__pow5mult>
 800ca0c:	4682      	mov	sl, r0
 800ca0e:	2101      	movs	r1, #1
 800ca10:	4620      	mov	r0, r4
 800ca12:	f000 fb55 	bl	800d0c0 <__i2b>
 800ca16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	4606      	mov	r6, r0
 800ca1c:	f340 8081 	ble.w	800cb22 <_dtoa_r+0x8ca>
 800ca20:	461a      	mov	r2, r3
 800ca22:	4601      	mov	r1, r0
 800ca24:	4620      	mov	r0, r4
 800ca26:	f000 fc0b 	bl	800d240 <__pow5mult>
 800ca2a:	9b07      	ldr	r3, [sp, #28]
 800ca2c:	2b01      	cmp	r3, #1
 800ca2e:	4606      	mov	r6, r0
 800ca30:	dd7a      	ble.n	800cb28 <_dtoa_r+0x8d0>
 800ca32:	f04f 0800 	mov.w	r8, #0
 800ca36:	6933      	ldr	r3, [r6, #16]
 800ca38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ca3c:	6918      	ldr	r0, [r3, #16]
 800ca3e:	f000 faf1 	bl	800d024 <__hi0bits>
 800ca42:	f1c0 0020 	rsb	r0, r0, #32
 800ca46:	9b06      	ldr	r3, [sp, #24]
 800ca48:	4418      	add	r0, r3
 800ca4a:	f010 001f 	ands.w	r0, r0, #31
 800ca4e:	f000 8094 	beq.w	800cb7a <_dtoa_r+0x922>
 800ca52:	f1c0 0320 	rsb	r3, r0, #32
 800ca56:	2b04      	cmp	r3, #4
 800ca58:	f340 8085 	ble.w	800cb66 <_dtoa_r+0x90e>
 800ca5c:	9b05      	ldr	r3, [sp, #20]
 800ca5e:	f1c0 001c 	rsb	r0, r0, #28
 800ca62:	4403      	add	r3, r0
 800ca64:	9305      	str	r3, [sp, #20]
 800ca66:	9b06      	ldr	r3, [sp, #24]
 800ca68:	4403      	add	r3, r0
 800ca6a:	4405      	add	r5, r0
 800ca6c:	9306      	str	r3, [sp, #24]
 800ca6e:	9b05      	ldr	r3, [sp, #20]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dd05      	ble.n	800ca80 <_dtoa_r+0x828>
 800ca74:	4651      	mov	r1, sl
 800ca76:	461a      	mov	r2, r3
 800ca78:	4620      	mov	r0, r4
 800ca7a:	f000 fc3b 	bl	800d2f4 <__lshift>
 800ca7e:	4682      	mov	sl, r0
 800ca80:	9b06      	ldr	r3, [sp, #24]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	dd05      	ble.n	800ca92 <_dtoa_r+0x83a>
 800ca86:	4631      	mov	r1, r6
 800ca88:	461a      	mov	r2, r3
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f000 fc32 	bl	800d2f4 <__lshift>
 800ca90:	4606      	mov	r6, r0
 800ca92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d072      	beq.n	800cb7e <_dtoa_r+0x926>
 800ca98:	4631      	mov	r1, r6
 800ca9a:	4650      	mov	r0, sl
 800ca9c:	f000 fc96 	bl	800d3cc <__mcmp>
 800caa0:	2800      	cmp	r0, #0
 800caa2:	da6c      	bge.n	800cb7e <_dtoa_r+0x926>
 800caa4:	2300      	movs	r3, #0
 800caa6:	4651      	mov	r1, sl
 800caa8:	220a      	movs	r2, #10
 800caaa:	4620      	mov	r0, r4
 800caac:	f000 fa74 	bl	800cf98 <__multadd>
 800cab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cab2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cab6:	4682      	mov	sl, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	f000 81b0 	beq.w	800ce1e <_dtoa_r+0xbc6>
 800cabe:	2300      	movs	r3, #0
 800cac0:	4639      	mov	r1, r7
 800cac2:	220a      	movs	r2, #10
 800cac4:	4620      	mov	r0, r4
 800cac6:	f000 fa67 	bl	800cf98 <__multadd>
 800caca:	9b01      	ldr	r3, [sp, #4]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	4607      	mov	r7, r0
 800cad0:	f300 8096 	bgt.w	800cc00 <_dtoa_r+0x9a8>
 800cad4:	9b07      	ldr	r3, [sp, #28]
 800cad6:	2b02      	cmp	r3, #2
 800cad8:	dc59      	bgt.n	800cb8e <_dtoa_r+0x936>
 800cada:	e091      	b.n	800cc00 <_dtoa_r+0x9a8>
 800cadc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cade:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cae2:	e758      	b.n	800c996 <_dtoa_r+0x73e>
 800cae4:	9b04      	ldr	r3, [sp, #16]
 800cae6:	1e5e      	subs	r6, r3, #1
 800cae8:	9b08      	ldr	r3, [sp, #32]
 800caea:	42b3      	cmp	r3, r6
 800caec:	bfbf      	itttt	lt
 800caee:	9b08      	ldrlt	r3, [sp, #32]
 800caf0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800caf2:	9608      	strlt	r6, [sp, #32]
 800caf4:	1af3      	sublt	r3, r6, r3
 800caf6:	bfb4      	ite	lt
 800caf8:	18d2      	addlt	r2, r2, r3
 800cafa:	1b9e      	subge	r6, r3, r6
 800cafc:	9b04      	ldr	r3, [sp, #16]
 800cafe:	bfbc      	itt	lt
 800cb00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800cb02:	2600      	movlt	r6, #0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	bfb7      	itett	lt
 800cb08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800cb0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800cb10:	1a9d      	sublt	r5, r3, r2
 800cb12:	2300      	movlt	r3, #0
 800cb14:	e741      	b.n	800c99a <_dtoa_r+0x742>
 800cb16:	9e08      	ldr	r6, [sp, #32]
 800cb18:	9d05      	ldr	r5, [sp, #20]
 800cb1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cb1c:	e748      	b.n	800c9b0 <_dtoa_r+0x758>
 800cb1e:	9a08      	ldr	r2, [sp, #32]
 800cb20:	e770      	b.n	800ca04 <_dtoa_r+0x7ac>
 800cb22:	9b07      	ldr	r3, [sp, #28]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	dc19      	bgt.n	800cb5c <_dtoa_r+0x904>
 800cb28:	9b02      	ldr	r3, [sp, #8]
 800cb2a:	b9bb      	cbnz	r3, 800cb5c <_dtoa_r+0x904>
 800cb2c:	9b03      	ldr	r3, [sp, #12]
 800cb2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb32:	b99b      	cbnz	r3, 800cb5c <_dtoa_r+0x904>
 800cb34:	9b03      	ldr	r3, [sp, #12]
 800cb36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb3a:	0d1b      	lsrs	r3, r3, #20
 800cb3c:	051b      	lsls	r3, r3, #20
 800cb3e:	b183      	cbz	r3, 800cb62 <_dtoa_r+0x90a>
 800cb40:	9b05      	ldr	r3, [sp, #20]
 800cb42:	3301      	adds	r3, #1
 800cb44:	9305      	str	r3, [sp, #20]
 800cb46:	9b06      	ldr	r3, [sp, #24]
 800cb48:	3301      	adds	r3, #1
 800cb4a:	9306      	str	r3, [sp, #24]
 800cb4c:	f04f 0801 	mov.w	r8, #1
 800cb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	f47f af6f 	bne.w	800ca36 <_dtoa_r+0x7de>
 800cb58:	2001      	movs	r0, #1
 800cb5a:	e774      	b.n	800ca46 <_dtoa_r+0x7ee>
 800cb5c:	f04f 0800 	mov.w	r8, #0
 800cb60:	e7f6      	b.n	800cb50 <_dtoa_r+0x8f8>
 800cb62:	4698      	mov	r8, r3
 800cb64:	e7f4      	b.n	800cb50 <_dtoa_r+0x8f8>
 800cb66:	d082      	beq.n	800ca6e <_dtoa_r+0x816>
 800cb68:	9a05      	ldr	r2, [sp, #20]
 800cb6a:	331c      	adds	r3, #28
 800cb6c:	441a      	add	r2, r3
 800cb6e:	9205      	str	r2, [sp, #20]
 800cb70:	9a06      	ldr	r2, [sp, #24]
 800cb72:	441a      	add	r2, r3
 800cb74:	441d      	add	r5, r3
 800cb76:	9206      	str	r2, [sp, #24]
 800cb78:	e779      	b.n	800ca6e <_dtoa_r+0x816>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	e7f4      	b.n	800cb68 <_dtoa_r+0x910>
 800cb7e:	9b04      	ldr	r3, [sp, #16]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	dc37      	bgt.n	800cbf4 <_dtoa_r+0x99c>
 800cb84:	9b07      	ldr	r3, [sp, #28]
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	dd34      	ble.n	800cbf4 <_dtoa_r+0x99c>
 800cb8a:	9b04      	ldr	r3, [sp, #16]
 800cb8c:	9301      	str	r3, [sp, #4]
 800cb8e:	9b01      	ldr	r3, [sp, #4]
 800cb90:	b963      	cbnz	r3, 800cbac <_dtoa_r+0x954>
 800cb92:	4631      	mov	r1, r6
 800cb94:	2205      	movs	r2, #5
 800cb96:	4620      	mov	r0, r4
 800cb98:	f000 f9fe 	bl	800cf98 <__multadd>
 800cb9c:	4601      	mov	r1, r0
 800cb9e:	4606      	mov	r6, r0
 800cba0:	4650      	mov	r0, sl
 800cba2:	f000 fc13 	bl	800d3cc <__mcmp>
 800cba6:	2800      	cmp	r0, #0
 800cba8:	f73f adbb 	bgt.w	800c722 <_dtoa_r+0x4ca>
 800cbac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbae:	9d00      	ldr	r5, [sp, #0]
 800cbb0:	ea6f 0b03 	mvn.w	fp, r3
 800cbb4:	f04f 0800 	mov.w	r8, #0
 800cbb8:	4631      	mov	r1, r6
 800cbba:	4620      	mov	r0, r4
 800cbbc:	f000 f9ca 	bl	800cf54 <_Bfree>
 800cbc0:	2f00      	cmp	r7, #0
 800cbc2:	f43f aeab 	beq.w	800c91c <_dtoa_r+0x6c4>
 800cbc6:	f1b8 0f00 	cmp.w	r8, #0
 800cbca:	d005      	beq.n	800cbd8 <_dtoa_r+0x980>
 800cbcc:	45b8      	cmp	r8, r7
 800cbce:	d003      	beq.n	800cbd8 <_dtoa_r+0x980>
 800cbd0:	4641      	mov	r1, r8
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	f000 f9be 	bl	800cf54 <_Bfree>
 800cbd8:	4639      	mov	r1, r7
 800cbda:	4620      	mov	r0, r4
 800cbdc:	f000 f9ba 	bl	800cf54 <_Bfree>
 800cbe0:	e69c      	b.n	800c91c <_dtoa_r+0x6c4>
 800cbe2:	2600      	movs	r6, #0
 800cbe4:	4637      	mov	r7, r6
 800cbe6:	e7e1      	b.n	800cbac <_dtoa_r+0x954>
 800cbe8:	46bb      	mov	fp, r7
 800cbea:	4637      	mov	r7, r6
 800cbec:	e599      	b.n	800c722 <_dtoa_r+0x4ca>
 800cbee:	bf00      	nop
 800cbf0:	40240000 	.word	0x40240000
 800cbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	f000 80c8 	beq.w	800cd8c <_dtoa_r+0xb34>
 800cbfc:	9b04      	ldr	r3, [sp, #16]
 800cbfe:	9301      	str	r3, [sp, #4]
 800cc00:	2d00      	cmp	r5, #0
 800cc02:	dd05      	ble.n	800cc10 <_dtoa_r+0x9b8>
 800cc04:	4639      	mov	r1, r7
 800cc06:	462a      	mov	r2, r5
 800cc08:	4620      	mov	r0, r4
 800cc0a:	f000 fb73 	bl	800d2f4 <__lshift>
 800cc0e:	4607      	mov	r7, r0
 800cc10:	f1b8 0f00 	cmp.w	r8, #0
 800cc14:	d05b      	beq.n	800ccce <_dtoa_r+0xa76>
 800cc16:	6879      	ldr	r1, [r7, #4]
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f000 f95b 	bl	800ced4 <_Balloc>
 800cc1e:	4605      	mov	r5, r0
 800cc20:	b928      	cbnz	r0, 800cc2e <_dtoa_r+0x9d6>
 800cc22:	4b83      	ldr	r3, [pc, #524]	; (800ce30 <_dtoa_r+0xbd8>)
 800cc24:	4602      	mov	r2, r0
 800cc26:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cc2a:	f7ff bb2e 	b.w	800c28a <_dtoa_r+0x32>
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	3202      	adds	r2, #2
 800cc32:	0092      	lsls	r2, r2, #2
 800cc34:	f107 010c 	add.w	r1, r7, #12
 800cc38:	300c      	adds	r0, #12
 800cc3a:	f000 ff3d 	bl	800dab8 <memcpy>
 800cc3e:	2201      	movs	r2, #1
 800cc40:	4629      	mov	r1, r5
 800cc42:	4620      	mov	r0, r4
 800cc44:	f000 fb56 	bl	800d2f4 <__lshift>
 800cc48:	9b00      	ldr	r3, [sp, #0]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	9304      	str	r3, [sp, #16]
 800cc4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc52:	4413      	add	r3, r2
 800cc54:	9308      	str	r3, [sp, #32]
 800cc56:	9b02      	ldr	r3, [sp, #8]
 800cc58:	f003 0301 	and.w	r3, r3, #1
 800cc5c:	46b8      	mov	r8, r7
 800cc5e:	9306      	str	r3, [sp, #24]
 800cc60:	4607      	mov	r7, r0
 800cc62:	9b04      	ldr	r3, [sp, #16]
 800cc64:	4631      	mov	r1, r6
 800cc66:	3b01      	subs	r3, #1
 800cc68:	4650      	mov	r0, sl
 800cc6a:	9301      	str	r3, [sp, #4]
 800cc6c:	f7ff fa6b 	bl	800c146 <quorem>
 800cc70:	4641      	mov	r1, r8
 800cc72:	9002      	str	r0, [sp, #8]
 800cc74:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc78:	4650      	mov	r0, sl
 800cc7a:	f000 fba7 	bl	800d3cc <__mcmp>
 800cc7e:	463a      	mov	r2, r7
 800cc80:	9005      	str	r0, [sp, #20]
 800cc82:	4631      	mov	r1, r6
 800cc84:	4620      	mov	r0, r4
 800cc86:	f000 fbbd 	bl	800d404 <__mdiff>
 800cc8a:	68c2      	ldr	r2, [r0, #12]
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	bb02      	cbnz	r2, 800ccd2 <_dtoa_r+0xa7a>
 800cc90:	4601      	mov	r1, r0
 800cc92:	4650      	mov	r0, sl
 800cc94:	f000 fb9a 	bl	800d3cc <__mcmp>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	4629      	mov	r1, r5
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	9209      	str	r2, [sp, #36]	; 0x24
 800cca0:	f000 f958 	bl	800cf54 <_Bfree>
 800cca4:	9b07      	ldr	r3, [sp, #28]
 800cca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cca8:	9d04      	ldr	r5, [sp, #16]
 800ccaa:	ea43 0102 	orr.w	r1, r3, r2
 800ccae:	9b06      	ldr	r3, [sp, #24]
 800ccb0:	4319      	orrs	r1, r3
 800ccb2:	d110      	bne.n	800ccd6 <_dtoa_r+0xa7e>
 800ccb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ccb8:	d029      	beq.n	800cd0e <_dtoa_r+0xab6>
 800ccba:	9b05      	ldr	r3, [sp, #20]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	dd02      	ble.n	800ccc6 <_dtoa_r+0xa6e>
 800ccc0:	9b02      	ldr	r3, [sp, #8]
 800ccc2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ccc6:	9b01      	ldr	r3, [sp, #4]
 800ccc8:	f883 9000 	strb.w	r9, [r3]
 800cccc:	e774      	b.n	800cbb8 <_dtoa_r+0x960>
 800ccce:	4638      	mov	r0, r7
 800ccd0:	e7ba      	b.n	800cc48 <_dtoa_r+0x9f0>
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	e7e1      	b.n	800cc9a <_dtoa_r+0xa42>
 800ccd6:	9b05      	ldr	r3, [sp, #20]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	db04      	blt.n	800cce6 <_dtoa_r+0xa8e>
 800ccdc:	9907      	ldr	r1, [sp, #28]
 800ccde:	430b      	orrs	r3, r1
 800cce0:	9906      	ldr	r1, [sp, #24]
 800cce2:	430b      	orrs	r3, r1
 800cce4:	d120      	bne.n	800cd28 <_dtoa_r+0xad0>
 800cce6:	2a00      	cmp	r2, #0
 800cce8:	dded      	ble.n	800ccc6 <_dtoa_r+0xa6e>
 800ccea:	4651      	mov	r1, sl
 800ccec:	2201      	movs	r2, #1
 800ccee:	4620      	mov	r0, r4
 800ccf0:	f000 fb00 	bl	800d2f4 <__lshift>
 800ccf4:	4631      	mov	r1, r6
 800ccf6:	4682      	mov	sl, r0
 800ccf8:	f000 fb68 	bl	800d3cc <__mcmp>
 800ccfc:	2800      	cmp	r0, #0
 800ccfe:	dc03      	bgt.n	800cd08 <_dtoa_r+0xab0>
 800cd00:	d1e1      	bne.n	800ccc6 <_dtoa_r+0xa6e>
 800cd02:	f019 0f01 	tst.w	r9, #1
 800cd06:	d0de      	beq.n	800ccc6 <_dtoa_r+0xa6e>
 800cd08:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cd0c:	d1d8      	bne.n	800ccc0 <_dtoa_r+0xa68>
 800cd0e:	9a01      	ldr	r2, [sp, #4]
 800cd10:	2339      	movs	r3, #57	; 0x39
 800cd12:	7013      	strb	r3, [r2, #0]
 800cd14:	462b      	mov	r3, r5
 800cd16:	461d      	mov	r5, r3
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cd1e:	2a39      	cmp	r2, #57	; 0x39
 800cd20:	d06c      	beq.n	800cdfc <_dtoa_r+0xba4>
 800cd22:	3201      	adds	r2, #1
 800cd24:	701a      	strb	r2, [r3, #0]
 800cd26:	e747      	b.n	800cbb8 <_dtoa_r+0x960>
 800cd28:	2a00      	cmp	r2, #0
 800cd2a:	dd07      	ble.n	800cd3c <_dtoa_r+0xae4>
 800cd2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cd30:	d0ed      	beq.n	800cd0e <_dtoa_r+0xab6>
 800cd32:	9a01      	ldr	r2, [sp, #4]
 800cd34:	f109 0301 	add.w	r3, r9, #1
 800cd38:	7013      	strb	r3, [r2, #0]
 800cd3a:	e73d      	b.n	800cbb8 <_dtoa_r+0x960>
 800cd3c:	9b04      	ldr	r3, [sp, #16]
 800cd3e:	9a08      	ldr	r2, [sp, #32]
 800cd40:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d043      	beq.n	800cdd0 <_dtoa_r+0xb78>
 800cd48:	4651      	mov	r1, sl
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	220a      	movs	r2, #10
 800cd4e:	4620      	mov	r0, r4
 800cd50:	f000 f922 	bl	800cf98 <__multadd>
 800cd54:	45b8      	cmp	r8, r7
 800cd56:	4682      	mov	sl, r0
 800cd58:	f04f 0300 	mov.w	r3, #0
 800cd5c:	f04f 020a 	mov.w	r2, #10
 800cd60:	4641      	mov	r1, r8
 800cd62:	4620      	mov	r0, r4
 800cd64:	d107      	bne.n	800cd76 <_dtoa_r+0xb1e>
 800cd66:	f000 f917 	bl	800cf98 <__multadd>
 800cd6a:	4680      	mov	r8, r0
 800cd6c:	4607      	mov	r7, r0
 800cd6e:	9b04      	ldr	r3, [sp, #16]
 800cd70:	3301      	adds	r3, #1
 800cd72:	9304      	str	r3, [sp, #16]
 800cd74:	e775      	b.n	800cc62 <_dtoa_r+0xa0a>
 800cd76:	f000 f90f 	bl	800cf98 <__multadd>
 800cd7a:	4639      	mov	r1, r7
 800cd7c:	4680      	mov	r8, r0
 800cd7e:	2300      	movs	r3, #0
 800cd80:	220a      	movs	r2, #10
 800cd82:	4620      	mov	r0, r4
 800cd84:	f000 f908 	bl	800cf98 <__multadd>
 800cd88:	4607      	mov	r7, r0
 800cd8a:	e7f0      	b.n	800cd6e <_dtoa_r+0xb16>
 800cd8c:	9b04      	ldr	r3, [sp, #16]
 800cd8e:	9301      	str	r3, [sp, #4]
 800cd90:	9d00      	ldr	r5, [sp, #0]
 800cd92:	4631      	mov	r1, r6
 800cd94:	4650      	mov	r0, sl
 800cd96:	f7ff f9d6 	bl	800c146 <quorem>
 800cd9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cd9e:	9b00      	ldr	r3, [sp, #0]
 800cda0:	f805 9b01 	strb.w	r9, [r5], #1
 800cda4:	1aea      	subs	r2, r5, r3
 800cda6:	9b01      	ldr	r3, [sp, #4]
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	dd07      	ble.n	800cdbc <_dtoa_r+0xb64>
 800cdac:	4651      	mov	r1, sl
 800cdae:	2300      	movs	r3, #0
 800cdb0:	220a      	movs	r2, #10
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f000 f8f0 	bl	800cf98 <__multadd>
 800cdb8:	4682      	mov	sl, r0
 800cdba:	e7ea      	b.n	800cd92 <_dtoa_r+0xb3a>
 800cdbc:	9b01      	ldr	r3, [sp, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	bfc8      	it	gt
 800cdc2:	461d      	movgt	r5, r3
 800cdc4:	9b00      	ldr	r3, [sp, #0]
 800cdc6:	bfd8      	it	le
 800cdc8:	2501      	movle	r5, #1
 800cdca:	441d      	add	r5, r3
 800cdcc:	f04f 0800 	mov.w	r8, #0
 800cdd0:	4651      	mov	r1, sl
 800cdd2:	2201      	movs	r2, #1
 800cdd4:	4620      	mov	r0, r4
 800cdd6:	f000 fa8d 	bl	800d2f4 <__lshift>
 800cdda:	4631      	mov	r1, r6
 800cddc:	4682      	mov	sl, r0
 800cdde:	f000 faf5 	bl	800d3cc <__mcmp>
 800cde2:	2800      	cmp	r0, #0
 800cde4:	dc96      	bgt.n	800cd14 <_dtoa_r+0xabc>
 800cde6:	d102      	bne.n	800cdee <_dtoa_r+0xb96>
 800cde8:	f019 0f01 	tst.w	r9, #1
 800cdec:	d192      	bne.n	800cd14 <_dtoa_r+0xabc>
 800cdee:	462b      	mov	r3, r5
 800cdf0:	461d      	mov	r5, r3
 800cdf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdf6:	2a30      	cmp	r2, #48	; 0x30
 800cdf8:	d0fa      	beq.n	800cdf0 <_dtoa_r+0xb98>
 800cdfa:	e6dd      	b.n	800cbb8 <_dtoa_r+0x960>
 800cdfc:	9a00      	ldr	r2, [sp, #0]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d189      	bne.n	800cd16 <_dtoa_r+0xabe>
 800ce02:	f10b 0b01 	add.w	fp, fp, #1
 800ce06:	2331      	movs	r3, #49	; 0x31
 800ce08:	e796      	b.n	800cd38 <_dtoa_r+0xae0>
 800ce0a:	4b0a      	ldr	r3, [pc, #40]	; (800ce34 <_dtoa_r+0xbdc>)
 800ce0c:	f7ff ba99 	b.w	800c342 <_dtoa_r+0xea>
 800ce10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	f47f aa6d 	bne.w	800c2f2 <_dtoa_r+0x9a>
 800ce18:	4b07      	ldr	r3, [pc, #28]	; (800ce38 <_dtoa_r+0xbe0>)
 800ce1a:	f7ff ba92 	b.w	800c342 <_dtoa_r+0xea>
 800ce1e:	9b01      	ldr	r3, [sp, #4]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	dcb5      	bgt.n	800cd90 <_dtoa_r+0xb38>
 800ce24:	9b07      	ldr	r3, [sp, #28]
 800ce26:	2b02      	cmp	r3, #2
 800ce28:	f73f aeb1 	bgt.w	800cb8e <_dtoa_r+0x936>
 800ce2c:	e7b0      	b.n	800cd90 <_dtoa_r+0xb38>
 800ce2e:	bf00      	nop
 800ce30:	0800ddf0 	.word	0x0800ddf0
 800ce34:	0800dd50 	.word	0x0800dd50
 800ce38:	0800dd74 	.word	0x0800dd74

0800ce3c <_free_r>:
 800ce3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce3e:	2900      	cmp	r1, #0
 800ce40:	d044      	beq.n	800cecc <_free_r+0x90>
 800ce42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce46:	9001      	str	r0, [sp, #4]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f1a1 0404 	sub.w	r4, r1, #4
 800ce4e:	bfb8      	it	lt
 800ce50:	18e4      	addlt	r4, r4, r3
 800ce52:	f7fe fa6f 	bl	800b334 <__malloc_lock>
 800ce56:	4a1e      	ldr	r2, [pc, #120]	; (800ced0 <_free_r+0x94>)
 800ce58:	9801      	ldr	r0, [sp, #4]
 800ce5a:	6813      	ldr	r3, [r2, #0]
 800ce5c:	b933      	cbnz	r3, 800ce6c <_free_r+0x30>
 800ce5e:	6063      	str	r3, [r4, #4]
 800ce60:	6014      	str	r4, [r2, #0]
 800ce62:	b003      	add	sp, #12
 800ce64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce68:	f7fe ba6a 	b.w	800b340 <__malloc_unlock>
 800ce6c:	42a3      	cmp	r3, r4
 800ce6e:	d908      	bls.n	800ce82 <_free_r+0x46>
 800ce70:	6825      	ldr	r5, [r4, #0]
 800ce72:	1961      	adds	r1, r4, r5
 800ce74:	428b      	cmp	r3, r1
 800ce76:	bf01      	itttt	eq
 800ce78:	6819      	ldreq	r1, [r3, #0]
 800ce7a:	685b      	ldreq	r3, [r3, #4]
 800ce7c:	1949      	addeq	r1, r1, r5
 800ce7e:	6021      	streq	r1, [r4, #0]
 800ce80:	e7ed      	b.n	800ce5e <_free_r+0x22>
 800ce82:	461a      	mov	r2, r3
 800ce84:	685b      	ldr	r3, [r3, #4]
 800ce86:	b10b      	cbz	r3, 800ce8c <_free_r+0x50>
 800ce88:	42a3      	cmp	r3, r4
 800ce8a:	d9fa      	bls.n	800ce82 <_free_r+0x46>
 800ce8c:	6811      	ldr	r1, [r2, #0]
 800ce8e:	1855      	adds	r5, r2, r1
 800ce90:	42a5      	cmp	r5, r4
 800ce92:	d10b      	bne.n	800ceac <_free_r+0x70>
 800ce94:	6824      	ldr	r4, [r4, #0]
 800ce96:	4421      	add	r1, r4
 800ce98:	1854      	adds	r4, r2, r1
 800ce9a:	42a3      	cmp	r3, r4
 800ce9c:	6011      	str	r1, [r2, #0]
 800ce9e:	d1e0      	bne.n	800ce62 <_free_r+0x26>
 800cea0:	681c      	ldr	r4, [r3, #0]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	6053      	str	r3, [r2, #4]
 800cea6:	440c      	add	r4, r1
 800cea8:	6014      	str	r4, [r2, #0]
 800ceaa:	e7da      	b.n	800ce62 <_free_r+0x26>
 800ceac:	d902      	bls.n	800ceb4 <_free_r+0x78>
 800ceae:	230c      	movs	r3, #12
 800ceb0:	6003      	str	r3, [r0, #0]
 800ceb2:	e7d6      	b.n	800ce62 <_free_r+0x26>
 800ceb4:	6825      	ldr	r5, [r4, #0]
 800ceb6:	1961      	adds	r1, r4, r5
 800ceb8:	428b      	cmp	r3, r1
 800ceba:	bf04      	itt	eq
 800cebc:	6819      	ldreq	r1, [r3, #0]
 800cebe:	685b      	ldreq	r3, [r3, #4]
 800cec0:	6063      	str	r3, [r4, #4]
 800cec2:	bf04      	itt	eq
 800cec4:	1949      	addeq	r1, r1, r5
 800cec6:	6021      	streq	r1, [r4, #0]
 800cec8:	6054      	str	r4, [r2, #4]
 800ceca:	e7ca      	b.n	800ce62 <_free_r+0x26>
 800cecc:	b003      	add	sp, #12
 800cece:	bd30      	pop	{r4, r5, pc}
 800ced0:	20000a9c 	.word	0x20000a9c

0800ced4 <_Balloc>:
 800ced4:	b570      	push	{r4, r5, r6, lr}
 800ced6:	69c6      	ldr	r6, [r0, #28]
 800ced8:	4604      	mov	r4, r0
 800ceda:	460d      	mov	r5, r1
 800cedc:	b976      	cbnz	r6, 800cefc <_Balloc+0x28>
 800cede:	2010      	movs	r0, #16
 800cee0:	f7fe f978 	bl	800b1d4 <malloc>
 800cee4:	4602      	mov	r2, r0
 800cee6:	61e0      	str	r0, [r4, #28]
 800cee8:	b920      	cbnz	r0, 800cef4 <_Balloc+0x20>
 800ceea:	4b18      	ldr	r3, [pc, #96]	; (800cf4c <_Balloc+0x78>)
 800ceec:	4818      	ldr	r0, [pc, #96]	; (800cf50 <_Balloc+0x7c>)
 800ceee:	216b      	movs	r1, #107	; 0x6b
 800cef0:	f000 fdf0 	bl	800dad4 <__assert_func>
 800cef4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cef8:	6006      	str	r6, [r0, #0]
 800cefa:	60c6      	str	r6, [r0, #12]
 800cefc:	69e6      	ldr	r6, [r4, #28]
 800cefe:	68f3      	ldr	r3, [r6, #12]
 800cf00:	b183      	cbz	r3, 800cf24 <_Balloc+0x50>
 800cf02:	69e3      	ldr	r3, [r4, #28]
 800cf04:	68db      	ldr	r3, [r3, #12]
 800cf06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf0a:	b9b8      	cbnz	r0, 800cf3c <_Balloc+0x68>
 800cf0c:	2101      	movs	r1, #1
 800cf0e:	fa01 f605 	lsl.w	r6, r1, r5
 800cf12:	1d72      	adds	r2, r6, #5
 800cf14:	0092      	lsls	r2, r2, #2
 800cf16:	4620      	mov	r0, r4
 800cf18:	f000 fdfa 	bl	800db10 <_calloc_r>
 800cf1c:	b160      	cbz	r0, 800cf38 <_Balloc+0x64>
 800cf1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf22:	e00e      	b.n	800cf42 <_Balloc+0x6e>
 800cf24:	2221      	movs	r2, #33	; 0x21
 800cf26:	2104      	movs	r1, #4
 800cf28:	4620      	mov	r0, r4
 800cf2a:	f000 fdf1 	bl	800db10 <_calloc_r>
 800cf2e:	69e3      	ldr	r3, [r4, #28]
 800cf30:	60f0      	str	r0, [r6, #12]
 800cf32:	68db      	ldr	r3, [r3, #12]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d1e4      	bne.n	800cf02 <_Balloc+0x2e>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	bd70      	pop	{r4, r5, r6, pc}
 800cf3c:	6802      	ldr	r2, [r0, #0]
 800cf3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf42:	2300      	movs	r3, #0
 800cf44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf48:	e7f7      	b.n	800cf3a <_Balloc+0x66>
 800cf4a:	bf00      	nop
 800cf4c:	0800dd81 	.word	0x0800dd81
 800cf50:	0800de01 	.word	0x0800de01

0800cf54 <_Bfree>:
 800cf54:	b570      	push	{r4, r5, r6, lr}
 800cf56:	69c6      	ldr	r6, [r0, #28]
 800cf58:	4605      	mov	r5, r0
 800cf5a:	460c      	mov	r4, r1
 800cf5c:	b976      	cbnz	r6, 800cf7c <_Bfree+0x28>
 800cf5e:	2010      	movs	r0, #16
 800cf60:	f7fe f938 	bl	800b1d4 <malloc>
 800cf64:	4602      	mov	r2, r0
 800cf66:	61e8      	str	r0, [r5, #28]
 800cf68:	b920      	cbnz	r0, 800cf74 <_Bfree+0x20>
 800cf6a:	4b09      	ldr	r3, [pc, #36]	; (800cf90 <_Bfree+0x3c>)
 800cf6c:	4809      	ldr	r0, [pc, #36]	; (800cf94 <_Bfree+0x40>)
 800cf6e:	218f      	movs	r1, #143	; 0x8f
 800cf70:	f000 fdb0 	bl	800dad4 <__assert_func>
 800cf74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf78:	6006      	str	r6, [r0, #0]
 800cf7a:	60c6      	str	r6, [r0, #12]
 800cf7c:	b13c      	cbz	r4, 800cf8e <_Bfree+0x3a>
 800cf7e:	69eb      	ldr	r3, [r5, #28]
 800cf80:	6862      	ldr	r2, [r4, #4]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf88:	6021      	str	r1, [r4, #0]
 800cf8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf8e:	bd70      	pop	{r4, r5, r6, pc}
 800cf90:	0800dd81 	.word	0x0800dd81
 800cf94:	0800de01 	.word	0x0800de01

0800cf98 <__multadd>:
 800cf98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf9c:	690d      	ldr	r5, [r1, #16]
 800cf9e:	4607      	mov	r7, r0
 800cfa0:	460c      	mov	r4, r1
 800cfa2:	461e      	mov	r6, r3
 800cfa4:	f101 0c14 	add.w	ip, r1, #20
 800cfa8:	2000      	movs	r0, #0
 800cfaa:	f8dc 3000 	ldr.w	r3, [ip]
 800cfae:	b299      	uxth	r1, r3
 800cfb0:	fb02 6101 	mla	r1, r2, r1, r6
 800cfb4:	0c1e      	lsrs	r6, r3, #16
 800cfb6:	0c0b      	lsrs	r3, r1, #16
 800cfb8:	fb02 3306 	mla	r3, r2, r6, r3
 800cfbc:	b289      	uxth	r1, r1
 800cfbe:	3001      	adds	r0, #1
 800cfc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfc4:	4285      	cmp	r5, r0
 800cfc6:	f84c 1b04 	str.w	r1, [ip], #4
 800cfca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cfce:	dcec      	bgt.n	800cfaa <__multadd+0x12>
 800cfd0:	b30e      	cbz	r6, 800d016 <__multadd+0x7e>
 800cfd2:	68a3      	ldr	r3, [r4, #8]
 800cfd4:	42ab      	cmp	r3, r5
 800cfd6:	dc19      	bgt.n	800d00c <__multadd+0x74>
 800cfd8:	6861      	ldr	r1, [r4, #4]
 800cfda:	4638      	mov	r0, r7
 800cfdc:	3101      	adds	r1, #1
 800cfde:	f7ff ff79 	bl	800ced4 <_Balloc>
 800cfe2:	4680      	mov	r8, r0
 800cfe4:	b928      	cbnz	r0, 800cff2 <__multadd+0x5a>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	4b0c      	ldr	r3, [pc, #48]	; (800d01c <__multadd+0x84>)
 800cfea:	480d      	ldr	r0, [pc, #52]	; (800d020 <__multadd+0x88>)
 800cfec:	21ba      	movs	r1, #186	; 0xba
 800cfee:	f000 fd71 	bl	800dad4 <__assert_func>
 800cff2:	6922      	ldr	r2, [r4, #16]
 800cff4:	3202      	adds	r2, #2
 800cff6:	f104 010c 	add.w	r1, r4, #12
 800cffa:	0092      	lsls	r2, r2, #2
 800cffc:	300c      	adds	r0, #12
 800cffe:	f000 fd5b 	bl	800dab8 <memcpy>
 800d002:	4621      	mov	r1, r4
 800d004:	4638      	mov	r0, r7
 800d006:	f7ff ffa5 	bl	800cf54 <_Bfree>
 800d00a:	4644      	mov	r4, r8
 800d00c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d010:	3501      	adds	r5, #1
 800d012:	615e      	str	r6, [r3, #20]
 800d014:	6125      	str	r5, [r4, #16]
 800d016:	4620      	mov	r0, r4
 800d018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d01c:	0800ddf0 	.word	0x0800ddf0
 800d020:	0800de01 	.word	0x0800de01

0800d024 <__hi0bits>:
 800d024:	0c03      	lsrs	r3, r0, #16
 800d026:	041b      	lsls	r3, r3, #16
 800d028:	b9d3      	cbnz	r3, 800d060 <__hi0bits+0x3c>
 800d02a:	0400      	lsls	r0, r0, #16
 800d02c:	2310      	movs	r3, #16
 800d02e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d032:	bf04      	itt	eq
 800d034:	0200      	lsleq	r0, r0, #8
 800d036:	3308      	addeq	r3, #8
 800d038:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d03c:	bf04      	itt	eq
 800d03e:	0100      	lsleq	r0, r0, #4
 800d040:	3304      	addeq	r3, #4
 800d042:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d046:	bf04      	itt	eq
 800d048:	0080      	lsleq	r0, r0, #2
 800d04a:	3302      	addeq	r3, #2
 800d04c:	2800      	cmp	r0, #0
 800d04e:	db05      	blt.n	800d05c <__hi0bits+0x38>
 800d050:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d054:	f103 0301 	add.w	r3, r3, #1
 800d058:	bf08      	it	eq
 800d05a:	2320      	moveq	r3, #32
 800d05c:	4618      	mov	r0, r3
 800d05e:	4770      	bx	lr
 800d060:	2300      	movs	r3, #0
 800d062:	e7e4      	b.n	800d02e <__hi0bits+0xa>

0800d064 <__lo0bits>:
 800d064:	6803      	ldr	r3, [r0, #0]
 800d066:	f013 0207 	ands.w	r2, r3, #7
 800d06a:	d00c      	beq.n	800d086 <__lo0bits+0x22>
 800d06c:	07d9      	lsls	r1, r3, #31
 800d06e:	d422      	bmi.n	800d0b6 <__lo0bits+0x52>
 800d070:	079a      	lsls	r2, r3, #30
 800d072:	bf49      	itett	mi
 800d074:	085b      	lsrmi	r3, r3, #1
 800d076:	089b      	lsrpl	r3, r3, #2
 800d078:	6003      	strmi	r3, [r0, #0]
 800d07a:	2201      	movmi	r2, #1
 800d07c:	bf5c      	itt	pl
 800d07e:	6003      	strpl	r3, [r0, #0]
 800d080:	2202      	movpl	r2, #2
 800d082:	4610      	mov	r0, r2
 800d084:	4770      	bx	lr
 800d086:	b299      	uxth	r1, r3
 800d088:	b909      	cbnz	r1, 800d08e <__lo0bits+0x2a>
 800d08a:	0c1b      	lsrs	r3, r3, #16
 800d08c:	2210      	movs	r2, #16
 800d08e:	b2d9      	uxtb	r1, r3
 800d090:	b909      	cbnz	r1, 800d096 <__lo0bits+0x32>
 800d092:	3208      	adds	r2, #8
 800d094:	0a1b      	lsrs	r3, r3, #8
 800d096:	0719      	lsls	r1, r3, #28
 800d098:	bf04      	itt	eq
 800d09a:	091b      	lsreq	r3, r3, #4
 800d09c:	3204      	addeq	r2, #4
 800d09e:	0799      	lsls	r1, r3, #30
 800d0a0:	bf04      	itt	eq
 800d0a2:	089b      	lsreq	r3, r3, #2
 800d0a4:	3202      	addeq	r2, #2
 800d0a6:	07d9      	lsls	r1, r3, #31
 800d0a8:	d403      	bmi.n	800d0b2 <__lo0bits+0x4e>
 800d0aa:	085b      	lsrs	r3, r3, #1
 800d0ac:	f102 0201 	add.w	r2, r2, #1
 800d0b0:	d003      	beq.n	800d0ba <__lo0bits+0x56>
 800d0b2:	6003      	str	r3, [r0, #0]
 800d0b4:	e7e5      	b.n	800d082 <__lo0bits+0x1e>
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	e7e3      	b.n	800d082 <__lo0bits+0x1e>
 800d0ba:	2220      	movs	r2, #32
 800d0bc:	e7e1      	b.n	800d082 <__lo0bits+0x1e>
	...

0800d0c0 <__i2b>:
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	460c      	mov	r4, r1
 800d0c4:	2101      	movs	r1, #1
 800d0c6:	f7ff ff05 	bl	800ced4 <_Balloc>
 800d0ca:	4602      	mov	r2, r0
 800d0cc:	b928      	cbnz	r0, 800d0da <__i2b+0x1a>
 800d0ce:	4b05      	ldr	r3, [pc, #20]	; (800d0e4 <__i2b+0x24>)
 800d0d0:	4805      	ldr	r0, [pc, #20]	; (800d0e8 <__i2b+0x28>)
 800d0d2:	f240 1145 	movw	r1, #325	; 0x145
 800d0d6:	f000 fcfd 	bl	800dad4 <__assert_func>
 800d0da:	2301      	movs	r3, #1
 800d0dc:	6144      	str	r4, [r0, #20]
 800d0de:	6103      	str	r3, [r0, #16]
 800d0e0:	bd10      	pop	{r4, pc}
 800d0e2:	bf00      	nop
 800d0e4:	0800ddf0 	.word	0x0800ddf0
 800d0e8:	0800de01 	.word	0x0800de01

0800d0ec <__multiply>:
 800d0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0f0:	4691      	mov	r9, r2
 800d0f2:	690a      	ldr	r2, [r1, #16]
 800d0f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	bfb8      	it	lt
 800d0fc:	460b      	movlt	r3, r1
 800d0fe:	460c      	mov	r4, r1
 800d100:	bfbc      	itt	lt
 800d102:	464c      	movlt	r4, r9
 800d104:	4699      	movlt	r9, r3
 800d106:	6927      	ldr	r7, [r4, #16]
 800d108:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d10c:	68a3      	ldr	r3, [r4, #8]
 800d10e:	6861      	ldr	r1, [r4, #4]
 800d110:	eb07 060a 	add.w	r6, r7, sl
 800d114:	42b3      	cmp	r3, r6
 800d116:	b085      	sub	sp, #20
 800d118:	bfb8      	it	lt
 800d11a:	3101      	addlt	r1, #1
 800d11c:	f7ff feda 	bl	800ced4 <_Balloc>
 800d120:	b930      	cbnz	r0, 800d130 <__multiply+0x44>
 800d122:	4602      	mov	r2, r0
 800d124:	4b44      	ldr	r3, [pc, #272]	; (800d238 <__multiply+0x14c>)
 800d126:	4845      	ldr	r0, [pc, #276]	; (800d23c <__multiply+0x150>)
 800d128:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d12c:	f000 fcd2 	bl	800dad4 <__assert_func>
 800d130:	f100 0514 	add.w	r5, r0, #20
 800d134:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d138:	462b      	mov	r3, r5
 800d13a:	2200      	movs	r2, #0
 800d13c:	4543      	cmp	r3, r8
 800d13e:	d321      	bcc.n	800d184 <__multiply+0x98>
 800d140:	f104 0314 	add.w	r3, r4, #20
 800d144:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d148:	f109 0314 	add.w	r3, r9, #20
 800d14c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d150:	9202      	str	r2, [sp, #8]
 800d152:	1b3a      	subs	r2, r7, r4
 800d154:	3a15      	subs	r2, #21
 800d156:	f022 0203 	bic.w	r2, r2, #3
 800d15a:	3204      	adds	r2, #4
 800d15c:	f104 0115 	add.w	r1, r4, #21
 800d160:	428f      	cmp	r7, r1
 800d162:	bf38      	it	cc
 800d164:	2204      	movcc	r2, #4
 800d166:	9201      	str	r2, [sp, #4]
 800d168:	9a02      	ldr	r2, [sp, #8]
 800d16a:	9303      	str	r3, [sp, #12]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d80c      	bhi.n	800d18a <__multiply+0x9e>
 800d170:	2e00      	cmp	r6, #0
 800d172:	dd03      	ble.n	800d17c <__multiply+0x90>
 800d174:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d05b      	beq.n	800d234 <__multiply+0x148>
 800d17c:	6106      	str	r6, [r0, #16]
 800d17e:	b005      	add	sp, #20
 800d180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d184:	f843 2b04 	str.w	r2, [r3], #4
 800d188:	e7d8      	b.n	800d13c <__multiply+0x50>
 800d18a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d18e:	f1ba 0f00 	cmp.w	sl, #0
 800d192:	d024      	beq.n	800d1de <__multiply+0xf2>
 800d194:	f104 0e14 	add.w	lr, r4, #20
 800d198:	46a9      	mov	r9, r5
 800d19a:	f04f 0c00 	mov.w	ip, #0
 800d19e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d1a2:	f8d9 1000 	ldr.w	r1, [r9]
 800d1a6:	fa1f fb82 	uxth.w	fp, r2
 800d1aa:	b289      	uxth	r1, r1
 800d1ac:	fb0a 110b 	mla	r1, sl, fp, r1
 800d1b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d1b4:	f8d9 2000 	ldr.w	r2, [r9]
 800d1b8:	4461      	add	r1, ip
 800d1ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d1be:	fb0a c20b 	mla	r2, sl, fp, ip
 800d1c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d1c6:	b289      	uxth	r1, r1
 800d1c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d1cc:	4577      	cmp	r7, lr
 800d1ce:	f849 1b04 	str.w	r1, [r9], #4
 800d1d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d1d6:	d8e2      	bhi.n	800d19e <__multiply+0xb2>
 800d1d8:	9a01      	ldr	r2, [sp, #4]
 800d1da:	f845 c002 	str.w	ip, [r5, r2]
 800d1de:	9a03      	ldr	r2, [sp, #12]
 800d1e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d1e4:	3304      	adds	r3, #4
 800d1e6:	f1b9 0f00 	cmp.w	r9, #0
 800d1ea:	d021      	beq.n	800d230 <__multiply+0x144>
 800d1ec:	6829      	ldr	r1, [r5, #0]
 800d1ee:	f104 0c14 	add.w	ip, r4, #20
 800d1f2:	46ae      	mov	lr, r5
 800d1f4:	f04f 0a00 	mov.w	sl, #0
 800d1f8:	f8bc b000 	ldrh.w	fp, [ip]
 800d1fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d200:	fb09 220b 	mla	r2, r9, fp, r2
 800d204:	4452      	add	r2, sl
 800d206:	b289      	uxth	r1, r1
 800d208:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d20c:	f84e 1b04 	str.w	r1, [lr], #4
 800d210:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d214:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d218:	f8be 1000 	ldrh.w	r1, [lr]
 800d21c:	fb09 110a 	mla	r1, r9, sl, r1
 800d220:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d224:	4567      	cmp	r7, ip
 800d226:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d22a:	d8e5      	bhi.n	800d1f8 <__multiply+0x10c>
 800d22c:	9a01      	ldr	r2, [sp, #4]
 800d22e:	50a9      	str	r1, [r5, r2]
 800d230:	3504      	adds	r5, #4
 800d232:	e799      	b.n	800d168 <__multiply+0x7c>
 800d234:	3e01      	subs	r6, #1
 800d236:	e79b      	b.n	800d170 <__multiply+0x84>
 800d238:	0800ddf0 	.word	0x0800ddf0
 800d23c:	0800de01 	.word	0x0800de01

0800d240 <__pow5mult>:
 800d240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d244:	4615      	mov	r5, r2
 800d246:	f012 0203 	ands.w	r2, r2, #3
 800d24a:	4606      	mov	r6, r0
 800d24c:	460f      	mov	r7, r1
 800d24e:	d007      	beq.n	800d260 <__pow5mult+0x20>
 800d250:	4c25      	ldr	r4, [pc, #148]	; (800d2e8 <__pow5mult+0xa8>)
 800d252:	3a01      	subs	r2, #1
 800d254:	2300      	movs	r3, #0
 800d256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d25a:	f7ff fe9d 	bl	800cf98 <__multadd>
 800d25e:	4607      	mov	r7, r0
 800d260:	10ad      	asrs	r5, r5, #2
 800d262:	d03d      	beq.n	800d2e0 <__pow5mult+0xa0>
 800d264:	69f4      	ldr	r4, [r6, #28]
 800d266:	b97c      	cbnz	r4, 800d288 <__pow5mult+0x48>
 800d268:	2010      	movs	r0, #16
 800d26a:	f7fd ffb3 	bl	800b1d4 <malloc>
 800d26e:	4602      	mov	r2, r0
 800d270:	61f0      	str	r0, [r6, #28]
 800d272:	b928      	cbnz	r0, 800d280 <__pow5mult+0x40>
 800d274:	4b1d      	ldr	r3, [pc, #116]	; (800d2ec <__pow5mult+0xac>)
 800d276:	481e      	ldr	r0, [pc, #120]	; (800d2f0 <__pow5mult+0xb0>)
 800d278:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d27c:	f000 fc2a 	bl	800dad4 <__assert_func>
 800d280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d284:	6004      	str	r4, [r0, #0]
 800d286:	60c4      	str	r4, [r0, #12]
 800d288:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d28c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d290:	b94c      	cbnz	r4, 800d2a6 <__pow5mult+0x66>
 800d292:	f240 2171 	movw	r1, #625	; 0x271
 800d296:	4630      	mov	r0, r6
 800d298:	f7ff ff12 	bl	800d0c0 <__i2b>
 800d29c:	2300      	movs	r3, #0
 800d29e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2a2:	4604      	mov	r4, r0
 800d2a4:	6003      	str	r3, [r0, #0]
 800d2a6:	f04f 0900 	mov.w	r9, #0
 800d2aa:	07eb      	lsls	r3, r5, #31
 800d2ac:	d50a      	bpl.n	800d2c4 <__pow5mult+0x84>
 800d2ae:	4639      	mov	r1, r7
 800d2b0:	4622      	mov	r2, r4
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	f7ff ff1a 	bl	800d0ec <__multiply>
 800d2b8:	4639      	mov	r1, r7
 800d2ba:	4680      	mov	r8, r0
 800d2bc:	4630      	mov	r0, r6
 800d2be:	f7ff fe49 	bl	800cf54 <_Bfree>
 800d2c2:	4647      	mov	r7, r8
 800d2c4:	106d      	asrs	r5, r5, #1
 800d2c6:	d00b      	beq.n	800d2e0 <__pow5mult+0xa0>
 800d2c8:	6820      	ldr	r0, [r4, #0]
 800d2ca:	b938      	cbnz	r0, 800d2dc <__pow5mult+0x9c>
 800d2cc:	4622      	mov	r2, r4
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	4630      	mov	r0, r6
 800d2d2:	f7ff ff0b 	bl	800d0ec <__multiply>
 800d2d6:	6020      	str	r0, [r4, #0]
 800d2d8:	f8c0 9000 	str.w	r9, [r0]
 800d2dc:	4604      	mov	r4, r0
 800d2de:	e7e4      	b.n	800d2aa <__pow5mult+0x6a>
 800d2e0:	4638      	mov	r0, r7
 800d2e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2e6:	bf00      	nop
 800d2e8:	0800df50 	.word	0x0800df50
 800d2ec:	0800dd81 	.word	0x0800dd81
 800d2f0:	0800de01 	.word	0x0800de01

0800d2f4 <__lshift>:
 800d2f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2f8:	460c      	mov	r4, r1
 800d2fa:	6849      	ldr	r1, [r1, #4]
 800d2fc:	6923      	ldr	r3, [r4, #16]
 800d2fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d302:	68a3      	ldr	r3, [r4, #8]
 800d304:	4607      	mov	r7, r0
 800d306:	4691      	mov	r9, r2
 800d308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d30c:	f108 0601 	add.w	r6, r8, #1
 800d310:	42b3      	cmp	r3, r6
 800d312:	db0b      	blt.n	800d32c <__lshift+0x38>
 800d314:	4638      	mov	r0, r7
 800d316:	f7ff fddd 	bl	800ced4 <_Balloc>
 800d31a:	4605      	mov	r5, r0
 800d31c:	b948      	cbnz	r0, 800d332 <__lshift+0x3e>
 800d31e:	4602      	mov	r2, r0
 800d320:	4b28      	ldr	r3, [pc, #160]	; (800d3c4 <__lshift+0xd0>)
 800d322:	4829      	ldr	r0, [pc, #164]	; (800d3c8 <__lshift+0xd4>)
 800d324:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d328:	f000 fbd4 	bl	800dad4 <__assert_func>
 800d32c:	3101      	adds	r1, #1
 800d32e:	005b      	lsls	r3, r3, #1
 800d330:	e7ee      	b.n	800d310 <__lshift+0x1c>
 800d332:	2300      	movs	r3, #0
 800d334:	f100 0114 	add.w	r1, r0, #20
 800d338:	f100 0210 	add.w	r2, r0, #16
 800d33c:	4618      	mov	r0, r3
 800d33e:	4553      	cmp	r3, sl
 800d340:	db33      	blt.n	800d3aa <__lshift+0xb6>
 800d342:	6920      	ldr	r0, [r4, #16]
 800d344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d348:	f104 0314 	add.w	r3, r4, #20
 800d34c:	f019 091f 	ands.w	r9, r9, #31
 800d350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d354:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d358:	d02b      	beq.n	800d3b2 <__lshift+0xbe>
 800d35a:	f1c9 0e20 	rsb	lr, r9, #32
 800d35e:	468a      	mov	sl, r1
 800d360:	2200      	movs	r2, #0
 800d362:	6818      	ldr	r0, [r3, #0]
 800d364:	fa00 f009 	lsl.w	r0, r0, r9
 800d368:	4310      	orrs	r0, r2
 800d36a:	f84a 0b04 	str.w	r0, [sl], #4
 800d36e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d372:	459c      	cmp	ip, r3
 800d374:	fa22 f20e 	lsr.w	r2, r2, lr
 800d378:	d8f3      	bhi.n	800d362 <__lshift+0x6e>
 800d37a:	ebac 0304 	sub.w	r3, ip, r4
 800d37e:	3b15      	subs	r3, #21
 800d380:	f023 0303 	bic.w	r3, r3, #3
 800d384:	3304      	adds	r3, #4
 800d386:	f104 0015 	add.w	r0, r4, #21
 800d38a:	4584      	cmp	ip, r0
 800d38c:	bf38      	it	cc
 800d38e:	2304      	movcc	r3, #4
 800d390:	50ca      	str	r2, [r1, r3]
 800d392:	b10a      	cbz	r2, 800d398 <__lshift+0xa4>
 800d394:	f108 0602 	add.w	r6, r8, #2
 800d398:	3e01      	subs	r6, #1
 800d39a:	4638      	mov	r0, r7
 800d39c:	612e      	str	r6, [r5, #16]
 800d39e:	4621      	mov	r1, r4
 800d3a0:	f7ff fdd8 	bl	800cf54 <_Bfree>
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	e7c5      	b.n	800d33e <__lshift+0x4a>
 800d3b2:	3904      	subs	r1, #4
 800d3b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3bc:	459c      	cmp	ip, r3
 800d3be:	d8f9      	bhi.n	800d3b4 <__lshift+0xc0>
 800d3c0:	e7ea      	b.n	800d398 <__lshift+0xa4>
 800d3c2:	bf00      	nop
 800d3c4:	0800ddf0 	.word	0x0800ddf0
 800d3c8:	0800de01 	.word	0x0800de01

0800d3cc <__mcmp>:
 800d3cc:	b530      	push	{r4, r5, lr}
 800d3ce:	6902      	ldr	r2, [r0, #16]
 800d3d0:	690c      	ldr	r4, [r1, #16]
 800d3d2:	1b12      	subs	r2, r2, r4
 800d3d4:	d10e      	bne.n	800d3f4 <__mcmp+0x28>
 800d3d6:	f100 0314 	add.w	r3, r0, #20
 800d3da:	3114      	adds	r1, #20
 800d3dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d3e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d3e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d3e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d3ec:	42a5      	cmp	r5, r4
 800d3ee:	d003      	beq.n	800d3f8 <__mcmp+0x2c>
 800d3f0:	d305      	bcc.n	800d3fe <__mcmp+0x32>
 800d3f2:	2201      	movs	r2, #1
 800d3f4:	4610      	mov	r0, r2
 800d3f6:	bd30      	pop	{r4, r5, pc}
 800d3f8:	4283      	cmp	r3, r0
 800d3fa:	d3f3      	bcc.n	800d3e4 <__mcmp+0x18>
 800d3fc:	e7fa      	b.n	800d3f4 <__mcmp+0x28>
 800d3fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d402:	e7f7      	b.n	800d3f4 <__mcmp+0x28>

0800d404 <__mdiff>:
 800d404:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d408:	460c      	mov	r4, r1
 800d40a:	4606      	mov	r6, r0
 800d40c:	4611      	mov	r1, r2
 800d40e:	4620      	mov	r0, r4
 800d410:	4690      	mov	r8, r2
 800d412:	f7ff ffdb 	bl	800d3cc <__mcmp>
 800d416:	1e05      	subs	r5, r0, #0
 800d418:	d110      	bne.n	800d43c <__mdiff+0x38>
 800d41a:	4629      	mov	r1, r5
 800d41c:	4630      	mov	r0, r6
 800d41e:	f7ff fd59 	bl	800ced4 <_Balloc>
 800d422:	b930      	cbnz	r0, 800d432 <__mdiff+0x2e>
 800d424:	4b3a      	ldr	r3, [pc, #232]	; (800d510 <__mdiff+0x10c>)
 800d426:	4602      	mov	r2, r0
 800d428:	f240 2137 	movw	r1, #567	; 0x237
 800d42c:	4839      	ldr	r0, [pc, #228]	; (800d514 <__mdiff+0x110>)
 800d42e:	f000 fb51 	bl	800dad4 <__assert_func>
 800d432:	2301      	movs	r3, #1
 800d434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d438:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43c:	bfa4      	itt	ge
 800d43e:	4643      	movge	r3, r8
 800d440:	46a0      	movge	r8, r4
 800d442:	4630      	mov	r0, r6
 800d444:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d448:	bfa6      	itte	ge
 800d44a:	461c      	movge	r4, r3
 800d44c:	2500      	movge	r5, #0
 800d44e:	2501      	movlt	r5, #1
 800d450:	f7ff fd40 	bl	800ced4 <_Balloc>
 800d454:	b920      	cbnz	r0, 800d460 <__mdiff+0x5c>
 800d456:	4b2e      	ldr	r3, [pc, #184]	; (800d510 <__mdiff+0x10c>)
 800d458:	4602      	mov	r2, r0
 800d45a:	f240 2145 	movw	r1, #581	; 0x245
 800d45e:	e7e5      	b.n	800d42c <__mdiff+0x28>
 800d460:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d464:	6926      	ldr	r6, [r4, #16]
 800d466:	60c5      	str	r5, [r0, #12]
 800d468:	f104 0914 	add.w	r9, r4, #20
 800d46c:	f108 0514 	add.w	r5, r8, #20
 800d470:	f100 0e14 	add.w	lr, r0, #20
 800d474:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d478:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d47c:	f108 0210 	add.w	r2, r8, #16
 800d480:	46f2      	mov	sl, lr
 800d482:	2100      	movs	r1, #0
 800d484:	f859 3b04 	ldr.w	r3, [r9], #4
 800d488:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d48c:	fa11 f88b 	uxtah	r8, r1, fp
 800d490:	b299      	uxth	r1, r3
 800d492:	0c1b      	lsrs	r3, r3, #16
 800d494:	eba8 0801 	sub.w	r8, r8, r1
 800d498:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d49c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d4a0:	fa1f f888 	uxth.w	r8, r8
 800d4a4:	1419      	asrs	r1, r3, #16
 800d4a6:	454e      	cmp	r6, r9
 800d4a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d4ac:	f84a 3b04 	str.w	r3, [sl], #4
 800d4b0:	d8e8      	bhi.n	800d484 <__mdiff+0x80>
 800d4b2:	1b33      	subs	r3, r6, r4
 800d4b4:	3b15      	subs	r3, #21
 800d4b6:	f023 0303 	bic.w	r3, r3, #3
 800d4ba:	3304      	adds	r3, #4
 800d4bc:	3415      	adds	r4, #21
 800d4be:	42a6      	cmp	r6, r4
 800d4c0:	bf38      	it	cc
 800d4c2:	2304      	movcc	r3, #4
 800d4c4:	441d      	add	r5, r3
 800d4c6:	4473      	add	r3, lr
 800d4c8:	469e      	mov	lr, r3
 800d4ca:	462e      	mov	r6, r5
 800d4cc:	4566      	cmp	r6, ip
 800d4ce:	d30e      	bcc.n	800d4ee <__mdiff+0xea>
 800d4d0:	f10c 0203 	add.w	r2, ip, #3
 800d4d4:	1b52      	subs	r2, r2, r5
 800d4d6:	f022 0203 	bic.w	r2, r2, #3
 800d4da:	3d03      	subs	r5, #3
 800d4dc:	45ac      	cmp	ip, r5
 800d4de:	bf38      	it	cc
 800d4e0:	2200      	movcc	r2, #0
 800d4e2:	4413      	add	r3, r2
 800d4e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d4e8:	b17a      	cbz	r2, 800d50a <__mdiff+0x106>
 800d4ea:	6107      	str	r7, [r0, #16]
 800d4ec:	e7a4      	b.n	800d438 <__mdiff+0x34>
 800d4ee:	f856 8b04 	ldr.w	r8, [r6], #4
 800d4f2:	fa11 f288 	uxtah	r2, r1, r8
 800d4f6:	1414      	asrs	r4, r2, #16
 800d4f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d4fc:	b292      	uxth	r2, r2
 800d4fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d502:	f84e 2b04 	str.w	r2, [lr], #4
 800d506:	1421      	asrs	r1, r4, #16
 800d508:	e7e0      	b.n	800d4cc <__mdiff+0xc8>
 800d50a:	3f01      	subs	r7, #1
 800d50c:	e7ea      	b.n	800d4e4 <__mdiff+0xe0>
 800d50e:	bf00      	nop
 800d510:	0800ddf0 	.word	0x0800ddf0
 800d514:	0800de01 	.word	0x0800de01

0800d518 <__d2b>:
 800d518:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d51c:	460f      	mov	r7, r1
 800d51e:	2101      	movs	r1, #1
 800d520:	ec59 8b10 	vmov	r8, r9, d0
 800d524:	4616      	mov	r6, r2
 800d526:	f7ff fcd5 	bl	800ced4 <_Balloc>
 800d52a:	4604      	mov	r4, r0
 800d52c:	b930      	cbnz	r0, 800d53c <__d2b+0x24>
 800d52e:	4602      	mov	r2, r0
 800d530:	4b24      	ldr	r3, [pc, #144]	; (800d5c4 <__d2b+0xac>)
 800d532:	4825      	ldr	r0, [pc, #148]	; (800d5c8 <__d2b+0xb0>)
 800d534:	f240 310f 	movw	r1, #783	; 0x30f
 800d538:	f000 facc 	bl	800dad4 <__assert_func>
 800d53c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d540:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d544:	bb2d      	cbnz	r5, 800d592 <__d2b+0x7a>
 800d546:	9301      	str	r3, [sp, #4]
 800d548:	f1b8 0300 	subs.w	r3, r8, #0
 800d54c:	d026      	beq.n	800d59c <__d2b+0x84>
 800d54e:	4668      	mov	r0, sp
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	f7ff fd87 	bl	800d064 <__lo0bits>
 800d556:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d55a:	b1e8      	cbz	r0, 800d598 <__d2b+0x80>
 800d55c:	f1c0 0320 	rsb	r3, r0, #32
 800d560:	fa02 f303 	lsl.w	r3, r2, r3
 800d564:	430b      	orrs	r3, r1
 800d566:	40c2      	lsrs	r2, r0
 800d568:	6163      	str	r3, [r4, #20]
 800d56a:	9201      	str	r2, [sp, #4]
 800d56c:	9b01      	ldr	r3, [sp, #4]
 800d56e:	61a3      	str	r3, [r4, #24]
 800d570:	2b00      	cmp	r3, #0
 800d572:	bf14      	ite	ne
 800d574:	2202      	movne	r2, #2
 800d576:	2201      	moveq	r2, #1
 800d578:	6122      	str	r2, [r4, #16]
 800d57a:	b1bd      	cbz	r5, 800d5ac <__d2b+0x94>
 800d57c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d580:	4405      	add	r5, r0
 800d582:	603d      	str	r5, [r7, #0]
 800d584:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d588:	6030      	str	r0, [r6, #0]
 800d58a:	4620      	mov	r0, r4
 800d58c:	b003      	add	sp, #12
 800d58e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d592:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d596:	e7d6      	b.n	800d546 <__d2b+0x2e>
 800d598:	6161      	str	r1, [r4, #20]
 800d59a:	e7e7      	b.n	800d56c <__d2b+0x54>
 800d59c:	a801      	add	r0, sp, #4
 800d59e:	f7ff fd61 	bl	800d064 <__lo0bits>
 800d5a2:	9b01      	ldr	r3, [sp, #4]
 800d5a4:	6163      	str	r3, [r4, #20]
 800d5a6:	3020      	adds	r0, #32
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	e7e5      	b.n	800d578 <__d2b+0x60>
 800d5ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d5b4:	6038      	str	r0, [r7, #0]
 800d5b6:	6918      	ldr	r0, [r3, #16]
 800d5b8:	f7ff fd34 	bl	800d024 <__hi0bits>
 800d5bc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5c0:	e7e2      	b.n	800d588 <__d2b+0x70>
 800d5c2:	bf00      	nop
 800d5c4:	0800ddf0 	.word	0x0800ddf0
 800d5c8:	0800de01 	.word	0x0800de01

0800d5cc <__sfputc_r>:
 800d5cc:	6893      	ldr	r3, [r2, #8]
 800d5ce:	3b01      	subs	r3, #1
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	b410      	push	{r4}
 800d5d4:	6093      	str	r3, [r2, #8]
 800d5d6:	da08      	bge.n	800d5ea <__sfputc_r+0x1e>
 800d5d8:	6994      	ldr	r4, [r2, #24]
 800d5da:	42a3      	cmp	r3, r4
 800d5dc:	db01      	blt.n	800d5e2 <__sfputc_r+0x16>
 800d5de:	290a      	cmp	r1, #10
 800d5e0:	d103      	bne.n	800d5ea <__sfputc_r+0x1e>
 800d5e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5e6:	f7fe bc8a 	b.w	800befe <__swbuf_r>
 800d5ea:	6813      	ldr	r3, [r2, #0]
 800d5ec:	1c58      	adds	r0, r3, #1
 800d5ee:	6010      	str	r0, [r2, #0]
 800d5f0:	7019      	strb	r1, [r3, #0]
 800d5f2:	4608      	mov	r0, r1
 800d5f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5f8:	4770      	bx	lr

0800d5fa <__sfputs_r>:
 800d5fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5fc:	4606      	mov	r6, r0
 800d5fe:	460f      	mov	r7, r1
 800d600:	4614      	mov	r4, r2
 800d602:	18d5      	adds	r5, r2, r3
 800d604:	42ac      	cmp	r4, r5
 800d606:	d101      	bne.n	800d60c <__sfputs_r+0x12>
 800d608:	2000      	movs	r0, #0
 800d60a:	e007      	b.n	800d61c <__sfputs_r+0x22>
 800d60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d610:	463a      	mov	r2, r7
 800d612:	4630      	mov	r0, r6
 800d614:	f7ff ffda 	bl	800d5cc <__sfputc_r>
 800d618:	1c43      	adds	r3, r0, #1
 800d61a:	d1f3      	bne.n	800d604 <__sfputs_r+0xa>
 800d61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d620 <_vfiprintf_r>:
 800d620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d624:	460d      	mov	r5, r1
 800d626:	b09d      	sub	sp, #116	; 0x74
 800d628:	4614      	mov	r4, r2
 800d62a:	4698      	mov	r8, r3
 800d62c:	4606      	mov	r6, r0
 800d62e:	b118      	cbz	r0, 800d638 <_vfiprintf_r+0x18>
 800d630:	6a03      	ldr	r3, [r0, #32]
 800d632:	b90b      	cbnz	r3, 800d638 <_vfiprintf_r+0x18>
 800d634:	f7fe fb7c 	bl	800bd30 <__sinit>
 800d638:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d63a:	07d9      	lsls	r1, r3, #31
 800d63c:	d405      	bmi.n	800d64a <_vfiprintf_r+0x2a>
 800d63e:	89ab      	ldrh	r3, [r5, #12]
 800d640:	059a      	lsls	r2, r3, #22
 800d642:	d402      	bmi.n	800d64a <_vfiprintf_r+0x2a>
 800d644:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d646:	f7fe fd7c 	bl	800c142 <__retarget_lock_acquire_recursive>
 800d64a:	89ab      	ldrh	r3, [r5, #12]
 800d64c:	071b      	lsls	r3, r3, #28
 800d64e:	d501      	bpl.n	800d654 <_vfiprintf_r+0x34>
 800d650:	692b      	ldr	r3, [r5, #16]
 800d652:	b99b      	cbnz	r3, 800d67c <_vfiprintf_r+0x5c>
 800d654:	4629      	mov	r1, r5
 800d656:	4630      	mov	r0, r6
 800d658:	f7fe fc8e 	bl	800bf78 <__swsetup_r>
 800d65c:	b170      	cbz	r0, 800d67c <_vfiprintf_r+0x5c>
 800d65e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d660:	07dc      	lsls	r4, r3, #31
 800d662:	d504      	bpl.n	800d66e <_vfiprintf_r+0x4e>
 800d664:	f04f 30ff 	mov.w	r0, #4294967295
 800d668:	b01d      	add	sp, #116	; 0x74
 800d66a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66e:	89ab      	ldrh	r3, [r5, #12]
 800d670:	0598      	lsls	r0, r3, #22
 800d672:	d4f7      	bmi.n	800d664 <_vfiprintf_r+0x44>
 800d674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d676:	f7fe fd65 	bl	800c144 <__retarget_lock_release_recursive>
 800d67a:	e7f3      	b.n	800d664 <_vfiprintf_r+0x44>
 800d67c:	2300      	movs	r3, #0
 800d67e:	9309      	str	r3, [sp, #36]	; 0x24
 800d680:	2320      	movs	r3, #32
 800d682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d686:	f8cd 800c 	str.w	r8, [sp, #12]
 800d68a:	2330      	movs	r3, #48	; 0x30
 800d68c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d840 <_vfiprintf_r+0x220>
 800d690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d694:	f04f 0901 	mov.w	r9, #1
 800d698:	4623      	mov	r3, r4
 800d69a:	469a      	mov	sl, r3
 800d69c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6a0:	b10a      	cbz	r2, 800d6a6 <_vfiprintf_r+0x86>
 800d6a2:	2a25      	cmp	r2, #37	; 0x25
 800d6a4:	d1f9      	bne.n	800d69a <_vfiprintf_r+0x7a>
 800d6a6:	ebba 0b04 	subs.w	fp, sl, r4
 800d6aa:	d00b      	beq.n	800d6c4 <_vfiprintf_r+0xa4>
 800d6ac:	465b      	mov	r3, fp
 800d6ae:	4622      	mov	r2, r4
 800d6b0:	4629      	mov	r1, r5
 800d6b2:	4630      	mov	r0, r6
 800d6b4:	f7ff ffa1 	bl	800d5fa <__sfputs_r>
 800d6b8:	3001      	adds	r0, #1
 800d6ba:	f000 80a9 	beq.w	800d810 <_vfiprintf_r+0x1f0>
 800d6be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6c0:	445a      	add	r2, fp
 800d6c2:	9209      	str	r2, [sp, #36]	; 0x24
 800d6c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	f000 80a1 	beq.w	800d810 <_vfiprintf_r+0x1f0>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d6d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6d8:	f10a 0a01 	add.w	sl, sl, #1
 800d6dc:	9304      	str	r3, [sp, #16]
 800d6de:	9307      	str	r3, [sp, #28]
 800d6e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6e4:	931a      	str	r3, [sp, #104]	; 0x68
 800d6e6:	4654      	mov	r4, sl
 800d6e8:	2205      	movs	r2, #5
 800d6ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6ee:	4854      	ldr	r0, [pc, #336]	; (800d840 <_vfiprintf_r+0x220>)
 800d6f0:	f7f2 fd6e 	bl	80001d0 <memchr>
 800d6f4:	9a04      	ldr	r2, [sp, #16]
 800d6f6:	b9d8      	cbnz	r0, 800d730 <_vfiprintf_r+0x110>
 800d6f8:	06d1      	lsls	r1, r2, #27
 800d6fa:	bf44      	itt	mi
 800d6fc:	2320      	movmi	r3, #32
 800d6fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d702:	0713      	lsls	r3, r2, #28
 800d704:	bf44      	itt	mi
 800d706:	232b      	movmi	r3, #43	; 0x2b
 800d708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d70c:	f89a 3000 	ldrb.w	r3, [sl]
 800d710:	2b2a      	cmp	r3, #42	; 0x2a
 800d712:	d015      	beq.n	800d740 <_vfiprintf_r+0x120>
 800d714:	9a07      	ldr	r2, [sp, #28]
 800d716:	4654      	mov	r4, sl
 800d718:	2000      	movs	r0, #0
 800d71a:	f04f 0c0a 	mov.w	ip, #10
 800d71e:	4621      	mov	r1, r4
 800d720:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d724:	3b30      	subs	r3, #48	; 0x30
 800d726:	2b09      	cmp	r3, #9
 800d728:	d94d      	bls.n	800d7c6 <_vfiprintf_r+0x1a6>
 800d72a:	b1b0      	cbz	r0, 800d75a <_vfiprintf_r+0x13a>
 800d72c:	9207      	str	r2, [sp, #28]
 800d72e:	e014      	b.n	800d75a <_vfiprintf_r+0x13a>
 800d730:	eba0 0308 	sub.w	r3, r0, r8
 800d734:	fa09 f303 	lsl.w	r3, r9, r3
 800d738:	4313      	orrs	r3, r2
 800d73a:	9304      	str	r3, [sp, #16]
 800d73c:	46a2      	mov	sl, r4
 800d73e:	e7d2      	b.n	800d6e6 <_vfiprintf_r+0xc6>
 800d740:	9b03      	ldr	r3, [sp, #12]
 800d742:	1d19      	adds	r1, r3, #4
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	9103      	str	r1, [sp, #12]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	bfbb      	ittet	lt
 800d74c:	425b      	neglt	r3, r3
 800d74e:	f042 0202 	orrlt.w	r2, r2, #2
 800d752:	9307      	strge	r3, [sp, #28]
 800d754:	9307      	strlt	r3, [sp, #28]
 800d756:	bfb8      	it	lt
 800d758:	9204      	strlt	r2, [sp, #16]
 800d75a:	7823      	ldrb	r3, [r4, #0]
 800d75c:	2b2e      	cmp	r3, #46	; 0x2e
 800d75e:	d10c      	bne.n	800d77a <_vfiprintf_r+0x15a>
 800d760:	7863      	ldrb	r3, [r4, #1]
 800d762:	2b2a      	cmp	r3, #42	; 0x2a
 800d764:	d134      	bne.n	800d7d0 <_vfiprintf_r+0x1b0>
 800d766:	9b03      	ldr	r3, [sp, #12]
 800d768:	1d1a      	adds	r2, r3, #4
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	9203      	str	r2, [sp, #12]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	bfb8      	it	lt
 800d772:	f04f 33ff 	movlt.w	r3, #4294967295
 800d776:	3402      	adds	r4, #2
 800d778:	9305      	str	r3, [sp, #20]
 800d77a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d850 <_vfiprintf_r+0x230>
 800d77e:	7821      	ldrb	r1, [r4, #0]
 800d780:	2203      	movs	r2, #3
 800d782:	4650      	mov	r0, sl
 800d784:	f7f2 fd24 	bl	80001d0 <memchr>
 800d788:	b138      	cbz	r0, 800d79a <_vfiprintf_r+0x17a>
 800d78a:	9b04      	ldr	r3, [sp, #16]
 800d78c:	eba0 000a 	sub.w	r0, r0, sl
 800d790:	2240      	movs	r2, #64	; 0x40
 800d792:	4082      	lsls	r2, r0
 800d794:	4313      	orrs	r3, r2
 800d796:	3401      	adds	r4, #1
 800d798:	9304      	str	r3, [sp, #16]
 800d79a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d79e:	4829      	ldr	r0, [pc, #164]	; (800d844 <_vfiprintf_r+0x224>)
 800d7a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d7a4:	2206      	movs	r2, #6
 800d7a6:	f7f2 fd13 	bl	80001d0 <memchr>
 800d7aa:	2800      	cmp	r0, #0
 800d7ac:	d03f      	beq.n	800d82e <_vfiprintf_r+0x20e>
 800d7ae:	4b26      	ldr	r3, [pc, #152]	; (800d848 <_vfiprintf_r+0x228>)
 800d7b0:	bb1b      	cbnz	r3, 800d7fa <_vfiprintf_r+0x1da>
 800d7b2:	9b03      	ldr	r3, [sp, #12]
 800d7b4:	3307      	adds	r3, #7
 800d7b6:	f023 0307 	bic.w	r3, r3, #7
 800d7ba:	3308      	adds	r3, #8
 800d7bc:	9303      	str	r3, [sp, #12]
 800d7be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7c0:	443b      	add	r3, r7
 800d7c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d7c4:	e768      	b.n	800d698 <_vfiprintf_r+0x78>
 800d7c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ca:	460c      	mov	r4, r1
 800d7cc:	2001      	movs	r0, #1
 800d7ce:	e7a6      	b.n	800d71e <_vfiprintf_r+0xfe>
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	3401      	adds	r4, #1
 800d7d4:	9305      	str	r3, [sp, #20]
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	f04f 0c0a 	mov.w	ip, #10
 800d7dc:	4620      	mov	r0, r4
 800d7de:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7e2:	3a30      	subs	r2, #48	; 0x30
 800d7e4:	2a09      	cmp	r2, #9
 800d7e6:	d903      	bls.n	800d7f0 <_vfiprintf_r+0x1d0>
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d0c6      	beq.n	800d77a <_vfiprintf_r+0x15a>
 800d7ec:	9105      	str	r1, [sp, #20]
 800d7ee:	e7c4      	b.n	800d77a <_vfiprintf_r+0x15a>
 800d7f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7f4:	4604      	mov	r4, r0
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	e7f0      	b.n	800d7dc <_vfiprintf_r+0x1bc>
 800d7fa:	ab03      	add	r3, sp, #12
 800d7fc:	9300      	str	r3, [sp, #0]
 800d7fe:	462a      	mov	r2, r5
 800d800:	4b12      	ldr	r3, [pc, #72]	; (800d84c <_vfiprintf_r+0x22c>)
 800d802:	a904      	add	r1, sp, #16
 800d804:	4630      	mov	r0, r6
 800d806:	f7fd fe41 	bl	800b48c <_printf_float>
 800d80a:	4607      	mov	r7, r0
 800d80c:	1c78      	adds	r0, r7, #1
 800d80e:	d1d6      	bne.n	800d7be <_vfiprintf_r+0x19e>
 800d810:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d812:	07d9      	lsls	r1, r3, #31
 800d814:	d405      	bmi.n	800d822 <_vfiprintf_r+0x202>
 800d816:	89ab      	ldrh	r3, [r5, #12]
 800d818:	059a      	lsls	r2, r3, #22
 800d81a:	d402      	bmi.n	800d822 <_vfiprintf_r+0x202>
 800d81c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d81e:	f7fe fc91 	bl	800c144 <__retarget_lock_release_recursive>
 800d822:	89ab      	ldrh	r3, [r5, #12]
 800d824:	065b      	lsls	r3, r3, #25
 800d826:	f53f af1d 	bmi.w	800d664 <_vfiprintf_r+0x44>
 800d82a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d82c:	e71c      	b.n	800d668 <_vfiprintf_r+0x48>
 800d82e:	ab03      	add	r3, sp, #12
 800d830:	9300      	str	r3, [sp, #0]
 800d832:	462a      	mov	r2, r5
 800d834:	4b05      	ldr	r3, [pc, #20]	; (800d84c <_vfiprintf_r+0x22c>)
 800d836:	a904      	add	r1, sp, #16
 800d838:	4630      	mov	r0, r6
 800d83a:	f7fe f8cb 	bl	800b9d4 <_printf_i>
 800d83e:	e7e4      	b.n	800d80a <_vfiprintf_r+0x1ea>
 800d840:	0800df5c 	.word	0x0800df5c
 800d844:	0800df66 	.word	0x0800df66
 800d848:	0800b48d 	.word	0x0800b48d
 800d84c:	0800d5fb 	.word	0x0800d5fb
 800d850:	0800df62 	.word	0x0800df62

0800d854 <__sflush_r>:
 800d854:	898a      	ldrh	r2, [r1, #12]
 800d856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d85a:	4605      	mov	r5, r0
 800d85c:	0710      	lsls	r0, r2, #28
 800d85e:	460c      	mov	r4, r1
 800d860:	d458      	bmi.n	800d914 <__sflush_r+0xc0>
 800d862:	684b      	ldr	r3, [r1, #4]
 800d864:	2b00      	cmp	r3, #0
 800d866:	dc05      	bgt.n	800d874 <__sflush_r+0x20>
 800d868:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	dc02      	bgt.n	800d874 <__sflush_r+0x20>
 800d86e:	2000      	movs	r0, #0
 800d870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d874:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d876:	2e00      	cmp	r6, #0
 800d878:	d0f9      	beq.n	800d86e <__sflush_r+0x1a>
 800d87a:	2300      	movs	r3, #0
 800d87c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d880:	682f      	ldr	r7, [r5, #0]
 800d882:	6a21      	ldr	r1, [r4, #32]
 800d884:	602b      	str	r3, [r5, #0]
 800d886:	d032      	beq.n	800d8ee <__sflush_r+0x9a>
 800d888:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d88a:	89a3      	ldrh	r3, [r4, #12]
 800d88c:	075a      	lsls	r2, r3, #29
 800d88e:	d505      	bpl.n	800d89c <__sflush_r+0x48>
 800d890:	6863      	ldr	r3, [r4, #4]
 800d892:	1ac0      	subs	r0, r0, r3
 800d894:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d896:	b10b      	cbz	r3, 800d89c <__sflush_r+0x48>
 800d898:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d89a:	1ac0      	subs	r0, r0, r3
 800d89c:	2300      	movs	r3, #0
 800d89e:	4602      	mov	r2, r0
 800d8a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d8a2:	6a21      	ldr	r1, [r4, #32]
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	47b0      	blx	r6
 800d8a8:	1c43      	adds	r3, r0, #1
 800d8aa:	89a3      	ldrh	r3, [r4, #12]
 800d8ac:	d106      	bne.n	800d8bc <__sflush_r+0x68>
 800d8ae:	6829      	ldr	r1, [r5, #0]
 800d8b0:	291d      	cmp	r1, #29
 800d8b2:	d82b      	bhi.n	800d90c <__sflush_r+0xb8>
 800d8b4:	4a29      	ldr	r2, [pc, #164]	; (800d95c <__sflush_r+0x108>)
 800d8b6:	410a      	asrs	r2, r1
 800d8b8:	07d6      	lsls	r6, r2, #31
 800d8ba:	d427      	bmi.n	800d90c <__sflush_r+0xb8>
 800d8bc:	2200      	movs	r2, #0
 800d8be:	6062      	str	r2, [r4, #4]
 800d8c0:	04d9      	lsls	r1, r3, #19
 800d8c2:	6922      	ldr	r2, [r4, #16]
 800d8c4:	6022      	str	r2, [r4, #0]
 800d8c6:	d504      	bpl.n	800d8d2 <__sflush_r+0x7e>
 800d8c8:	1c42      	adds	r2, r0, #1
 800d8ca:	d101      	bne.n	800d8d0 <__sflush_r+0x7c>
 800d8cc:	682b      	ldr	r3, [r5, #0]
 800d8ce:	b903      	cbnz	r3, 800d8d2 <__sflush_r+0x7e>
 800d8d0:	6560      	str	r0, [r4, #84]	; 0x54
 800d8d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8d4:	602f      	str	r7, [r5, #0]
 800d8d6:	2900      	cmp	r1, #0
 800d8d8:	d0c9      	beq.n	800d86e <__sflush_r+0x1a>
 800d8da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8de:	4299      	cmp	r1, r3
 800d8e0:	d002      	beq.n	800d8e8 <__sflush_r+0x94>
 800d8e2:	4628      	mov	r0, r5
 800d8e4:	f7ff faaa 	bl	800ce3c <_free_r>
 800d8e8:	2000      	movs	r0, #0
 800d8ea:	6360      	str	r0, [r4, #52]	; 0x34
 800d8ec:	e7c0      	b.n	800d870 <__sflush_r+0x1c>
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	4628      	mov	r0, r5
 800d8f2:	47b0      	blx	r6
 800d8f4:	1c41      	adds	r1, r0, #1
 800d8f6:	d1c8      	bne.n	800d88a <__sflush_r+0x36>
 800d8f8:	682b      	ldr	r3, [r5, #0]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d0c5      	beq.n	800d88a <__sflush_r+0x36>
 800d8fe:	2b1d      	cmp	r3, #29
 800d900:	d001      	beq.n	800d906 <__sflush_r+0xb2>
 800d902:	2b16      	cmp	r3, #22
 800d904:	d101      	bne.n	800d90a <__sflush_r+0xb6>
 800d906:	602f      	str	r7, [r5, #0]
 800d908:	e7b1      	b.n	800d86e <__sflush_r+0x1a>
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d910:	81a3      	strh	r3, [r4, #12]
 800d912:	e7ad      	b.n	800d870 <__sflush_r+0x1c>
 800d914:	690f      	ldr	r7, [r1, #16]
 800d916:	2f00      	cmp	r7, #0
 800d918:	d0a9      	beq.n	800d86e <__sflush_r+0x1a>
 800d91a:	0793      	lsls	r3, r2, #30
 800d91c:	680e      	ldr	r6, [r1, #0]
 800d91e:	bf08      	it	eq
 800d920:	694b      	ldreq	r3, [r1, #20]
 800d922:	600f      	str	r7, [r1, #0]
 800d924:	bf18      	it	ne
 800d926:	2300      	movne	r3, #0
 800d928:	eba6 0807 	sub.w	r8, r6, r7
 800d92c:	608b      	str	r3, [r1, #8]
 800d92e:	f1b8 0f00 	cmp.w	r8, #0
 800d932:	dd9c      	ble.n	800d86e <__sflush_r+0x1a>
 800d934:	6a21      	ldr	r1, [r4, #32]
 800d936:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d938:	4643      	mov	r3, r8
 800d93a:	463a      	mov	r2, r7
 800d93c:	4628      	mov	r0, r5
 800d93e:	47b0      	blx	r6
 800d940:	2800      	cmp	r0, #0
 800d942:	dc06      	bgt.n	800d952 <__sflush_r+0xfe>
 800d944:	89a3      	ldrh	r3, [r4, #12]
 800d946:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d94a:	81a3      	strh	r3, [r4, #12]
 800d94c:	f04f 30ff 	mov.w	r0, #4294967295
 800d950:	e78e      	b.n	800d870 <__sflush_r+0x1c>
 800d952:	4407      	add	r7, r0
 800d954:	eba8 0800 	sub.w	r8, r8, r0
 800d958:	e7e9      	b.n	800d92e <__sflush_r+0xda>
 800d95a:	bf00      	nop
 800d95c:	dfbffffe 	.word	0xdfbffffe

0800d960 <_fflush_r>:
 800d960:	b538      	push	{r3, r4, r5, lr}
 800d962:	690b      	ldr	r3, [r1, #16]
 800d964:	4605      	mov	r5, r0
 800d966:	460c      	mov	r4, r1
 800d968:	b913      	cbnz	r3, 800d970 <_fflush_r+0x10>
 800d96a:	2500      	movs	r5, #0
 800d96c:	4628      	mov	r0, r5
 800d96e:	bd38      	pop	{r3, r4, r5, pc}
 800d970:	b118      	cbz	r0, 800d97a <_fflush_r+0x1a>
 800d972:	6a03      	ldr	r3, [r0, #32]
 800d974:	b90b      	cbnz	r3, 800d97a <_fflush_r+0x1a>
 800d976:	f7fe f9db 	bl	800bd30 <__sinit>
 800d97a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d0f3      	beq.n	800d96a <_fflush_r+0xa>
 800d982:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d984:	07d0      	lsls	r0, r2, #31
 800d986:	d404      	bmi.n	800d992 <_fflush_r+0x32>
 800d988:	0599      	lsls	r1, r3, #22
 800d98a:	d402      	bmi.n	800d992 <_fflush_r+0x32>
 800d98c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d98e:	f7fe fbd8 	bl	800c142 <__retarget_lock_acquire_recursive>
 800d992:	4628      	mov	r0, r5
 800d994:	4621      	mov	r1, r4
 800d996:	f7ff ff5d 	bl	800d854 <__sflush_r>
 800d99a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d99c:	07da      	lsls	r2, r3, #31
 800d99e:	4605      	mov	r5, r0
 800d9a0:	d4e4      	bmi.n	800d96c <_fflush_r+0xc>
 800d9a2:	89a3      	ldrh	r3, [r4, #12]
 800d9a4:	059b      	lsls	r3, r3, #22
 800d9a6:	d4e1      	bmi.n	800d96c <_fflush_r+0xc>
 800d9a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d9aa:	f7fe fbcb 	bl	800c144 <__retarget_lock_release_recursive>
 800d9ae:	e7dd      	b.n	800d96c <_fflush_r+0xc>

0800d9b0 <__swhatbuf_r>:
 800d9b0:	b570      	push	{r4, r5, r6, lr}
 800d9b2:	460c      	mov	r4, r1
 800d9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9b8:	2900      	cmp	r1, #0
 800d9ba:	b096      	sub	sp, #88	; 0x58
 800d9bc:	4615      	mov	r5, r2
 800d9be:	461e      	mov	r6, r3
 800d9c0:	da0d      	bge.n	800d9de <__swhatbuf_r+0x2e>
 800d9c2:	89a3      	ldrh	r3, [r4, #12]
 800d9c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d9c8:	f04f 0100 	mov.w	r1, #0
 800d9cc:	bf0c      	ite	eq
 800d9ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d9d2:	2340      	movne	r3, #64	; 0x40
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	6031      	str	r1, [r6, #0]
 800d9d8:	602b      	str	r3, [r5, #0]
 800d9da:	b016      	add	sp, #88	; 0x58
 800d9dc:	bd70      	pop	{r4, r5, r6, pc}
 800d9de:	466a      	mov	r2, sp
 800d9e0:	f000 f848 	bl	800da74 <_fstat_r>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	dbec      	blt.n	800d9c2 <__swhatbuf_r+0x12>
 800d9e8:	9901      	ldr	r1, [sp, #4]
 800d9ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d9ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d9f2:	4259      	negs	r1, r3
 800d9f4:	4159      	adcs	r1, r3
 800d9f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9fa:	e7eb      	b.n	800d9d4 <__swhatbuf_r+0x24>

0800d9fc <__smakebuf_r>:
 800d9fc:	898b      	ldrh	r3, [r1, #12]
 800d9fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800da00:	079d      	lsls	r5, r3, #30
 800da02:	4606      	mov	r6, r0
 800da04:	460c      	mov	r4, r1
 800da06:	d507      	bpl.n	800da18 <__smakebuf_r+0x1c>
 800da08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800da0c:	6023      	str	r3, [r4, #0]
 800da0e:	6123      	str	r3, [r4, #16]
 800da10:	2301      	movs	r3, #1
 800da12:	6163      	str	r3, [r4, #20]
 800da14:	b002      	add	sp, #8
 800da16:	bd70      	pop	{r4, r5, r6, pc}
 800da18:	ab01      	add	r3, sp, #4
 800da1a:	466a      	mov	r2, sp
 800da1c:	f7ff ffc8 	bl	800d9b0 <__swhatbuf_r>
 800da20:	9900      	ldr	r1, [sp, #0]
 800da22:	4605      	mov	r5, r0
 800da24:	4630      	mov	r0, r6
 800da26:	f7fd fc05 	bl	800b234 <_malloc_r>
 800da2a:	b948      	cbnz	r0, 800da40 <__smakebuf_r+0x44>
 800da2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da30:	059a      	lsls	r2, r3, #22
 800da32:	d4ef      	bmi.n	800da14 <__smakebuf_r+0x18>
 800da34:	f023 0303 	bic.w	r3, r3, #3
 800da38:	f043 0302 	orr.w	r3, r3, #2
 800da3c:	81a3      	strh	r3, [r4, #12]
 800da3e:	e7e3      	b.n	800da08 <__smakebuf_r+0xc>
 800da40:	89a3      	ldrh	r3, [r4, #12]
 800da42:	6020      	str	r0, [r4, #0]
 800da44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da48:	81a3      	strh	r3, [r4, #12]
 800da4a:	9b00      	ldr	r3, [sp, #0]
 800da4c:	6163      	str	r3, [r4, #20]
 800da4e:	9b01      	ldr	r3, [sp, #4]
 800da50:	6120      	str	r0, [r4, #16]
 800da52:	b15b      	cbz	r3, 800da6c <__smakebuf_r+0x70>
 800da54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da58:	4630      	mov	r0, r6
 800da5a:	f000 f81d 	bl	800da98 <_isatty_r>
 800da5e:	b128      	cbz	r0, 800da6c <__smakebuf_r+0x70>
 800da60:	89a3      	ldrh	r3, [r4, #12]
 800da62:	f023 0303 	bic.w	r3, r3, #3
 800da66:	f043 0301 	orr.w	r3, r3, #1
 800da6a:	81a3      	strh	r3, [r4, #12]
 800da6c:	89a3      	ldrh	r3, [r4, #12]
 800da6e:	431d      	orrs	r5, r3
 800da70:	81a5      	strh	r5, [r4, #12]
 800da72:	e7cf      	b.n	800da14 <__smakebuf_r+0x18>

0800da74 <_fstat_r>:
 800da74:	b538      	push	{r3, r4, r5, lr}
 800da76:	4d07      	ldr	r5, [pc, #28]	; (800da94 <_fstat_r+0x20>)
 800da78:	2300      	movs	r3, #0
 800da7a:	4604      	mov	r4, r0
 800da7c:	4608      	mov	r0, r1
 800da7e:	4611      	mov	r1, r2
 800da80:	602b      	str	r3, [r5, #0]
 800da82:	f7f3 ff60 	bl	8001946 <_fstat>
 800da86:	1c43      	adds	r3, r0, #1
 800da88:	d102      	bne.n	800da90 <_fstat_r+0x1c>
 800da8a:	682b      	ldr	r3, [r5, #0]
 800da8c:	b103      	cbz	r3, 800da90 <_fstat_r+0x1c>
 800da8e:	6023      	str	r3, [r4, #0]
 800da90:	bd38      	pop	{r3, r4, r5, pc}
 800da92:	bf00      	nop
 800da94:	20000be0 	.word	0x20000be0

0800da98 <_isatty_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	4d06      	ldr	r5, [pc, #24]	; (800dab4 <_isatty_r+0x1c>)
 800da9c:	2300      	movs	r3, #0
 800da9e:	4604      	mov	r4, r0
 800daa0:	4608      	mov	r0, r1
 800daa2:	602b      	str	r3, [r5, #0]
 800daa4:	f7f3 ff5f 	bl	8001966 <_isatty>
 800daa8:	1c43      	adds	r3, r0, #1
 800daaa:	d102      	bne.n	800dab2 <_isatty_r+0x1a>
 800daac:	682b      	ldr	r3, [r5, #0]
 800daae:	b103      	cbz	r3, 800dab2 <_isatty_r+0x1a>
 800dab0:	6023      	str	r3, [r4, #0]
 800dab2:	bd38      	pop	{r3, r4, r5, pc}
 800dab4:	20000be0 	.word	0x20000be0

0800dab8 <memcpy>:
 800dab8:	440a      	add	r2, r1
 800daba:	4291      	cmp	r1, r2
 800dabc:	f100 33ff 	add.w	r3, r0, #4294967295
 800dac0:	d100      	bne.n	800dac4 <memcpy+0xc>
 800dac2:	4770      	bx	lr
 800dac4:	b510      	push	{r4, lr}
 800dac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800daca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dace:	4291      	cmp	r1, r2
 800dad0:	d1f9      	bne.n	800dac6 <memcpy+0xe>
 800dad2:	bd10      	pop	{r4, pc}

0800dad4 <__assert_func>:
 800dad4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dad6:	4614      	mov	r4, r2
 800dad8:	461a      	mov	r2, r3
 800dada:	4b09      	ldr	r3, [pc, #36]	; (800db00 <__assert_func+0x2c>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4605      	mov	r5, r0
 800dae0:	68d8      	ldr	r0, [r3, #12]
 800dae2:	b14c      	cbz	r4, 800daf8 <__assert_func+0x24>
 800dae4:	4b07      	ldr	r3, [pc, #28]	; (800db04 <__assert_func+0x30>)
 800dae6:	9100      	str	r1, [sp, #0]
 800dae8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800daec:	4906      	ldr	r1, [pc, #24]	; (800db08 <__assert_func+0x34>)
 800daee:	462b      	mov	r3, r5
 800daf0:	f000 f844 	bl	800db7c <fiprintf>
 800daf4:	f000 f854 	bl	800dba0 <abort>
 800daf8:	4b04      	ldr	r3, [pc, #16]	; (800db0c <__assert_func+0x38>)
 800dafa:	461c      	mov	r4, r3
 800dafc:	e7f3      	b.n	800dae6 <__assert_func+0x12>
 800dafe:	bf00      	nop
 800db00:	20000084 	.word	0x20000084
 800db04:	0800df77 	.word	0x0800df77
 800db08:	0800df84 	.word	0x0800df84
 800db0c:	0800dfb2 	.word	0x0800dfb2

0800db10 <_calloc_r>:
 800db10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db12:	fba1 2402 	umull	r2, r4, r1, r2
 800db16:	b94c      	cbnz	r4, 800db2c <_calloc_r+0x1c>
 800db18:	4611      	mov	r1, r2
 800db1a:	9201      	str	r2, [sp, #4]
 800db1c:	f7fd fb8a 	bl	800b234 <_malloc_r>
 800db20:	9a01      	ldr	r2, [sp, #4]
 800db22:	4605      	mov	r5, r0
 800db24:	b930      	cbnz	r0, 800db34 <_calloc_r+0x24>
 800db26:	4628      	mov	r0, r5
 800db28:	b003      	add	sp, #12
 800db2a:	bd30      	pop	{r4, r5, pc}
 800db2c:	220c      	movs	r2, #12
 800db2e:	6002      	str	r2, [r0, #0]
 800db30:	2500      	movs	r5, #0
 800db32:	e7f8      	b.n	800db26 <_calloc_r+0x16>
 800db34:	4621      	mov	r1, r4
 800db36:	f7fe fa77 	bl	800c028 <memset>
 800db3a:	e7f4      	b.n	800db26 <_calloc_r+0x16>

0800db3c <__ascii_mbtowc>:
 800db3c:	b082      	sub	sp, #8
 800db3e:	b901      	cbnz	r1, 800db42 <__ascii_mbtowc+0x6>
 800db40:	a901      	add	r1, sp, #4
 800db42:	b142      	cbz	r2, 800db56 <__ascii_mbtowc+0x1a>
 800db44:	b14b      	cbz	r3, 800db5a <__ascii_mbtowc+0x1e>
 800db46:	7813      	ldrb	r3, [r2, #0]
 800db48:	600b      	str	r3, [r1, #0]
 800db4a:	7812      	ldrb	r2, [r2, #0]
 800db4c:	1e10      	subs	r0, r2, #0
 800db4e:	bf18      	it	ne
 800db50:	2001      	movne	r0, #1
 800db52:	b002      	add	sp, #8
 800db54:	4770      	bx	lr
 800db56:	4610      	mov	r0, r2
 800db58:	e7fb      	b.n	800db52 <__ascii_mbtowc+0x16>
 800db5a:	f06f 0001 	mvn.w	r0, #1
 800db5e:	e7f8      	b.n	800db52 <__ascii_mbtowc+0x16>

0800db60 <__ascii_wctomb>:
 800db60:	b149      	cbz	r1, 800db76 <__ascii_wctomb+0x16>
 800db62:	2aff      	cmp	r2, #255	; 0xff
 800db64:	bf85      	ittet	hi
 800db66:	238a      	movhi	r3, #138	; 0x8a
 800db68:	6003      	strhi	r3, [r0, #0]
 800db6a:	700a      	strbls	r2, [r1, #0]
 800db6c:	f04f 30ff 	movhi.w	r0, #4294967295
 800db70:	bf98      	it	ls
 800db72:	2001      	movls	r0, #1
 800db74:	4770      	bx	lr
 800db76:	4608      	mov	r0, r1
 800db78:	4770      	bx	lr
	...

0800db7c <fiprintf>:
 800db7c:	b40e      	push	{r1, r2, r3}
 800db7e:	b503      	push	{r0, r1, lr}
 800db80:	4601      	mov	r1, r0
 800db82:	ab03      	add	r3, sp, #12
 800db84:	4805      	ldr	r0, [pc, #20]	; (800db9c <fiprintf+0x20>)
 800db86:	f853 2b04 	ldr.w	r2, [r3], #4
 800db8a:	6800      	ldr	r0, [r0, #0]
 800db8c:	9301      	str	r3, [sp, #4]
 800db8e:	f7ff fd47 	bl	800d620 <_vfiprintf_r>
 800db92:	b002      	add	sp, #8
 800db94:	f85d eb04 	ldr.w	lr, [sp], #4
 800db98:	b003      	add	sp, #12
 800db9a:	4770      	bx	lr
 800db9c:	20000084 	.word	0x20000084

0800dba0 <abort>:
 800dba0:	b508      	push	{r3, lr}
 800dba2:	2006      	movs	r0, #6
 800dba4:	f000 f82c 	bl	800dc00 <raise>
 800dba8:	2001      	movs	r0, #1
 800dbaa:	f7f3 fe7d 	bl	80018a8 <_exit>

0800dbae <_raise_r>:
 800dbae:	291f      	cmp	r1, #31
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	460d      	mov	r5, r1
 800dbb6:	d904      	bls.n	800dbc2 <_raise_r+0x14>
 800dbb8:	2316      	movs	r3, #22
 800dbba:	6003      	str	r3, [r0, #0]
 800dbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc0:	bd38      	pop	{r3, r4, r5, pc}
 800dbc2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dbc4:	b112      	cbz	r2, 800dbcc <_raise_r+0x1e>
 800dbc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dbca:	b94b      	cbnz	r3, 800dbe0 <_raise_r+0x32>
 800dbcc:	4620      	mov	r0, r4
 800dbce:	f000 f831 	bl	800dc34 <_getpid_r>
 800dbd2:	462a      	mov	r2, r5
 800dbd4:	4601      	mov	r1, r0
 800dbd6:	4620      	mov	r0, r4
 800dbd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbdc:	f000 b818 	b.w	800dc10 <_kill_r>
 800dbe0:	2b01      	cmp	r3, #1
 800dbe2:	d00a      	beq.n	800dbfa <_raise_r+0x4c>
 800dbe4:	1c59      	adds	r1, r3, #1
 800dbe6:	d103      	bne.n	800dbf0 <_raise_r+0x42>
 800dbe8:	2316      	movs	r3, #22
 800dbea:	6003      	str	r3, [r0, #0]
 800dbec:	2001      	movs	r0, #1
 800dbee:	e7e7      	b.n	800dbc0 <_raise_r+0x12>
 800dbf0:	2400      	movs	r4, #0
 800dbf2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	4798      	blx	r3
 800dbfa:	2000      	movs	r0, #0
 800dbfc:	e7e0      	b.n	800dbc0 <_raise_r+0x12>
	...

0800dc00 <raise>:
 800dc00:	4b02      	ldr	r3, [pc, #8]	; (800dc0c <raise+0xc>)
 800dc02:	4601      	mov	r1, r0
 800dc04:	6818      	ldr	r0, [r3, #0]
 800dc06:	f7ff bfd2 	b.w	800dbae <_raise_r>
 800dc0a:	bf00      	nop
 800dc0c:	20000084 	.word	0x20000084

0800dc10 <_kill_r>:
 800dc10:	b538      	push	{r3, r4, r5, lr}
 800dc12:	4d07      	ldr	r5, [pc, #28]	; (800dc30 <_kill_r+0x20>)
 800dc14:	2300      	movs	r3, #0
 800dc16:	4604      	mov	r4, r0
 800dc18:	4608      	mov	r0, r1
 800dc1a:	4611      	mov	r1, r2
 800dc1c:	602b      	str	r3, [r5, #0]
 800dc1e:	f7f3 fe33 	bl	8001888 <_kill>
 800dc22:	1c43      	adds	r3, r0, #1
 800dc24:	d102      	bne.n	800dc2c <_kill_r+0x1c>
 800dc26:	682b      	ldr	r3, [r5, #0]
 800dc28:	b103      	cbz	r3, 800dc2c <_kill_r+0x1c>
 800dc2a:	6023      	str	r3, [r4, #0]
 800dc2c:	bd38      	pop	{r3, r4, r5, pc}
 800dc2e:	bf00      	nop
 800dc30:	20000be0 	.word	0x20000be0

0800dc34 <_getpid_r>:
 800dc34:	f7f3 be20 	b.w	8001878 <_getpid>

0800dc38 <_init>:
 800dc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc3a:	bf00      	nop
 800dc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc3e:	bc08      	pop	{r3}
 800dc40:	469e      	mov	lr, r3
 800dc42:	4770      	bx	lr

0800dc44 <_fini>:
 800dc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc46:	bf00      	nop
 800dc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc4a:	bc08      	pop	{r3}
 800dc4c:	469e      	mov	lr, r3
 800dc4e:	4770      	bx	lr
