###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       334431   # Number of WRITE/WRITEP commands
num_reads_done                 =       640355   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       513585   # Number of read row buffer hits
num_read_cmds                  =       640352   # Number of READ/READP commands
num_writes_done                =       334434   # Number of read requests issued
num_write_row_hits             =       245911   # Number of write row buffer hits
num_act_cmds                   =       216132   # Number of ACT commands
num_pre_cmds                   =       216102   # Number of PRE commands
num_ondemand_pres              =       190983   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9501163   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311179   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       498837   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688821   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       915074   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7775   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2710   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1963   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2598   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3827   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4868   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9311   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6166   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          532   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19966   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           76   # Write cmd latency (cycles)
write_latency[20-39]           =         1304   # Write cmd latency (cycles)
write_latency[40-59]           =         2145   # Write cmd latency (cycles)
write_latency[60-79]           =         4770   # Write cmd latency (cycles)
write_latency[80-99]           =         9054   # Write cmd latency (cycles)
write_latency[100-119]         =        12092   # Write cmd latency (cycles)
write_latency[120-139]         =        17370   # Write cmd latency (cycles)
write_latency[140-159]         =        20462   # Write cmd latency (cycles)
write_latency[160-179]         =        22588   # Write cmd latency (cycles)
write_latency[180-199]         =        23474   # Write cmd latency (cycles)
write_latency[200-]            =       221096   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       244952   # Read request latency (cycles)
read_latency[40-59]            =        84288   # Read request latency (cycles)
read_latency[60-79]            =        86325   # Read request latency (cycles)
read_latency[80-99]            =        29588   # Read request latency (cycles)
read_latency[100-119]          =        21953   # Read request latency (cycles)
read_latency[120-139]          =        18534   # Read request latency (cycles)
read_latency[140-159]          =        14320   # Read request latency (cycles)
read_latency[160-179]          =        11767   # Read request latency (cycles)
read_latency[180-199]          =         9958   # Read request latency (cycles)
read_latency[200-]             =       118666   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.66948e+09   # Write energy
read_energy                    =   2.5819e+09   # Read energy
act_energy                     =  5.91337e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.39442e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30634e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92873e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81018e+09   # Active standby energy rank.1
average_read_latency           =      139.551   # Average read request latency (cycles)
average_interarrival           =      10.2584   # Average request interarrival latency (cycles)
total_energy                   =  1.78563e+10   # Total energy (pJ)
average_power                  =      1785.63   # Average power (mW)
average_bandwidth              =       8.3182   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       317371   # Number of WRITE/WRITEP commands
num_reads_done                 =       619946   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526708   # Number of read row buffer hits
num_read_cmds                  =       619945   # Number of READ/READP commands
num_writes_done                =       317371   # Number of read requests issued
num_write_row_hits             =       255251   # Number of write row buffer hits
num_act_cmds                   =       155973   # Number of ACT commands
num_pre_cmds                   =       155945   # Number of PRE commands
num_ondemand_pres              =       132493   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380678   # Cyles of rank active rank.0
rank_active_cycles.1           =      9381126   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619322   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       618874   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       875571   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9723   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2752   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1989   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2684   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3789   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4881   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9505   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5940   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          550   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19934   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           91   # Write cmd latency (cycles)
write_latency[20-39]           =         1535   # Write cmd latency (cycles)
write_latency[40-59]           =         2990   # Write cmd latency (cycles)
write_latency[60-79]           =         7162   # Write cmd latency (cycles)
write_latency[80-99]           =        13175   # Write cmd latency (cycles)
write_latency[100-119]         =        16415   # Write cmd latency (cycles)
write_latency[120-139]         =        18953   # Write cmd latency (cycles)
write_latency[140-159]         =        20547   # Write cmd latency (cycles)
write_latency[160-179]         =        21429   # Write cmd latency (cycles)
write_latency[180-199]         =        21252   # Write cmd latency (cycles)
write_latency[200-]            =       193822   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       273574   # Read request latency (cycles)
read_latency[40-59]            =        88076   # Read request latency (cycles)
read_latency[60-79]            =        76201   # Read request latency (cycles)
read_latency[80-99]            =        28878   # Read request latency (cycles)
read_latency[100-119]          =        20089   # Read request latency (cycles)
read_latency[120-139]          =        16401   # Read request latency (cycles)
read_latency[140-159]          =        12090   # Read request latency (cycles)
read_latency[160-179]          =         9717   # Read request latency (cycles)
read_latency[180-199]          =         7695   # Read request latency (cycles)
read_latency[200-]             =        87224   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.58432e+09   # Write energy
read_energy                    =  2.49962e+09   # Read energy
act_energy                     =  4.26742e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97275e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.9706e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85354e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85382e+09   # Active standby energy rank.1
average_read_latency           =      114.541   # Average read request latency (cycles)
average_interarrival           =      10.6686   # Average request interarrival latency (cycles)
total_energy                   =   1.7517e+10   # Total energy (pJ)
average_power                  =       1751.7   # Average power (mW)
average_bandwidth              =      7.99844   # Average bandwidth
