
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035276                       # Number of seconds simulated
sim_ticks                                 35276375208                       # Number of ticks simulated
final_tick                               564840755145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161570                       # Simulator instruction rate (inst/s)
host_op_rate                                   204072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2586128                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899876                       # Number of bytes of host memory used
host_seconds                                 13640.62                       # Real time elapsed on the host
sim_insts                                  2203915504                       # Number of instructions simulated
sim_ops                                    2783670598                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       831872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1402240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2237056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1156736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1156736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10955                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17477                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9037                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9037                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23581561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39750116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63415132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              83455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32790671                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32790671                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32790671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23581561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39750116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               96205803                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84595625                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004617                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25436682                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016677                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12967036                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085672                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156715                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87036                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32014910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170311795                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004617                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15242387                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36592630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807819                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6307391                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15661612                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83674145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47081515     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655946      4.37%     60.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3191358      3.81%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440287      4.11%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005438      3.59%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1566462      1.87%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027236      1.23%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717971      3.25%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17987932     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83674145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366504                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013246                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677482                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5887677                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34810117                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546092                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752768                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6530                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202003311                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51002                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752768                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35350419                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2447461                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       741108                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33651150                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2731231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195140828                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11201                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1708879                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    271076548                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909912828                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909912828                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102817289                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33588                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17566                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7250580                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3205458                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183965482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147777510                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279287                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61071741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186665025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83674145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29481086     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17829774     21.31%     56.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11971263     14.31%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7630925      9.12%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7540646      9.01%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428453      5.29%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3390714      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746970      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654314      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83674145                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084944     70.05%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203589     13.15%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260168     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121577117     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017432      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15733756     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8433183      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147777510                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746869                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548740                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381057188                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245071839                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143635880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149326250                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262874                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026519                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          457                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279218                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752768                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1710385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160447                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183999056                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020891                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17552                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7376                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363348                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145201275                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14787941                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576231                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22980955                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582355                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193014                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.716416                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143782138                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143635880                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93711291                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261793566                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697911                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357959                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61580180                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041430                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74921377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29619008     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447556     27.29%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8371187     11.17%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291039      5.73%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687152      4.92%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813103      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992441      2.66%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009024      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690867      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74921377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690867                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255232610                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376765214                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 921480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845956                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845956                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655571745                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197049787                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189426526                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84595625                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30720752                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24963732                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095667                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13039405                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12009728                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3244158                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30838296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170308874                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30720752                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15253886                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37475258                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11247415                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6100625                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15105486                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       902613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83519485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.519558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46044227     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3288709      3.94%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2668712      3.20%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6469955      7.75%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1763726      2.11%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2257998      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1622793      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912392      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18490973     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83519485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363148                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013211                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32263065                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5912558                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36039134                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241563                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9063156                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5251799                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42470                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203640303                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9063156                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34624666                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1297433                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1135528                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33863320                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3535374                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196448816                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28345                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466548                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1099541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          716                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274994454                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917123319                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917123319                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168720045                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106274377                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40086                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22489                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9692297                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18316277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9324850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145935                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3290731                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185808710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147613722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       283454                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64133883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196010353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5887                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83519485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28795842     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17981479     21.53%     56.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11939735     14.30%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8737886     10.46%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7491775      8.97%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3913539      4.69%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3321197      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627118      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       710914      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83519485                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         864723     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176041     14.49%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174148     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123004815     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2101037      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16343      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14656852      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7834675      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147613722                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744933                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1214920                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380245302                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249981821                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143864460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148828642                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       552628                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7212309                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          653                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2380370                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9063156                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         539533                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80255                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185847287                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408619                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18316277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9324850                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22231                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          653                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2430457                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145276236                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13751635                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2337485                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21386777                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20497599                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7635142                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717302                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143960275                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143864460                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93752154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264721065                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700613                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98842364                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121387900                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64460113                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32688                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2099586                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74456329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28749681     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20719666     27.83%     66.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8427286     11.32%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4736708      6.36%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3882029      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582437      2.13%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1882405      2.53%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940129      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3535988      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74456329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98842364                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121387900                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18048448                       # Number of memory references committed
system.switch_cpus1.commit.loads             11103968                       # Number of loads committed
system.switch_cpus1.commit.membars              16344                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17441106                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109374902                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2471260                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3535988                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256768354                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380764865                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1076140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98842364                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121387900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98842364                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855864                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855864                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168410                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168410                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653550779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198835677                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187883921                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32688                       # number of misc regfile writes
system.l2.replacements                          17477                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1994871                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83013                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.030826                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18846.750865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.639332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3320.969457                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.386166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5346.312820                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             38.817212                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16712.046366                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             17.779704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          21231.298077                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.287579                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.050674                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.081578                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000592                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.255006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.323964                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        88945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60816                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  149761                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            60845                       # number of Writeback hits
system.l2.Writeback_hits::total                 60845                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        88945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60816                       # number of demand (read+write) hits
system.l2.demand_hits::total                   149761                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        88945                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60816                       # number of overall hits
system.l2.overall_hits::total                  149761                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6499                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10955                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17477                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6499                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10955                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17477                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6499                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10955                       # number of overall misses
system.l2.overall_misses::total                 17477                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       415164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    349103137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       589559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    568442878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       918550738                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       415164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    349103137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       589559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    568442878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        918550738                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       415164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    349103137                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       589559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    568442878                       # number of overall miss cycles
system.l2.overall_miss_latency::total       918550738                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167238                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        60845                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             60845                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71771                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167238                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71771                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167238                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.068092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.104504                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.068092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152638                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104504                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.068092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152638                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104504                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53716.438991                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51888.898037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52557.689420                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53716.438991                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51888.898037                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52557.689420                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53716.438991                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51888.898037                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52557.689420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9037                       # number of writebacks
system.l2.writebacks::total                      9037                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10955                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17477                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17477                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       357006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    311449223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    504931968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    817253290                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       357006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    311449223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    504931968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    817253290                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       357006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    311449223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    504931968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    817253290                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.068092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.104504                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.068092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.068092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104504                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47922.637790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46091.462163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46761.646164                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47922.637790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46091.462163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46761.646164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47922.637790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46091.462163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46761.646164                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997106                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015669263                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846671.387273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997106                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15661602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15661602                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15661602                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15661602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15661602                       # number of overall hits
system.cpu0.icache.overall_hits::total       15661602                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       461864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       461864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       461864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       461864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       461864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       461864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15661612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15661612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15661612                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15661612                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15661612                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15661612                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46186.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46186.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46186.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       425164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       425164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       425164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       425164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       425164                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       425164                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42516.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95444                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95700                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.143396                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485083                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514917                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628054                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16855                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16855                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337524                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337524                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337524                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337524                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       352903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       352903                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       352958                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        352958                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       352958                       # number of overall misses
system.cpu0.dcache.overall_misses::total       352958                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8991611615                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8991611615                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1814991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1814991                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8993426606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8993426606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8993426606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8993426606                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11980957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11980957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19690482                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19690482                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19690482                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19690482                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017925                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017925                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017925                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017925                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25478.988886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25478.988886                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32999.836364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32999.836364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25480.160829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25480.160829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25480.160829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25480.160829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35923                       # number of writebacks
system.cpu0.dcache.writebacks::total            35923                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257459                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257514                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257514                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95444                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1245265831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1245265831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1245265831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1245265831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1245265831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1245265831                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13047.083431                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13047.083431                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13047.083431                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13047.083431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13047.083431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13047.083431                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996759                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020186224                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056827.064516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996759                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15105469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15105469                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15105469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15105469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15105469                       # number of overall hits
system.cpu1.icache.overall_hits::total       15105469                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       829634                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       829634                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       829634                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       829634                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       829634                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       829634                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15105486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15105486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15105486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15105486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15105486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15105486                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        48802                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        48802                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        48802                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        48802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        48802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        48802                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       619124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       619124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       619124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       619124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       619124                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       619124                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47624.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71771                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181130824                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72027                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2514.762853                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.709691                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.290309                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901210                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098790                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10447303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10447303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6911793                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6911793                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21824                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21824                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16344                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17359096                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17359096                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17359096                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17359096                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152895                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152895                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4370814709                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4370814709                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4370814709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4370814709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4370814709                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4370814709                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10600198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10600198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6911793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6911793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17511991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17511991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17511991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17511991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014424                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008731                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008731                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008731                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008731                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28587.034952                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28587.034952                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28587.034952                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28587.034952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28587.034952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28587.034952                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24922                       # number of writebacks
system.cpu1.dcache.writebacks::total            24922                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81124                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81124                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71771                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71771                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71771                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1108168511                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1108168511                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1108168511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1108168511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1108168511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1108168511                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15440.338173                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15440.338173                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15440.338173                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15440.338173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15440.338173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15440.338173                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
