Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: RegisterFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterFile.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterFile"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : RegisterFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\Major_Task_Phase2\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "C:\Xilinx\Major_Task_Phase2\Pack1.vhd" into library work
Parsing package <Pack1>.
Parsing package body <Pack1>.
Parsing VHDL file "C:\Xilinx\Major_Task_Phase2\Mux32.vhd" into library work
Parsing entity <Mux32>.
Parsing architecture <Behavioral> of entity <mux32>.
Parsing VHDL file "C:\Xilinx\Major_Task_Phase2\Decoder1.vhd" into library work
Parsing entity <Decoder1>.
Parsing architecture <Behavioral> of entity <decoder1>.
Parsing VHDL file "C:\Xilinx\Major_Task_Phase2\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder1> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Xilinx\Major_Task_Phase2\reg.vhd" Line 18: load should be on the sensitivity list of the process

Elaborating entity <Mux32> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Xilinx\Major_Task_Phase2\RegisterFile.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder1>.
    Related source file is "C:\Xilinx\Major_Task_Phase2\Decoder1.vhd".
    Found 1-bit tristate buffer for signal <O<31>> created at line 15
    Found 1-bit tristate buffer for signal <O<30>> created at line 15
    Found 1-bit tristate buffer for signal <O<29>> created at line 15
    Found 1-bit tristate buffer for signal <O<28>> created at line 15
    Found 1-bit tristate buffer for signal <O<27>> created at line 15
    Found 1-bit tristate buffer for signal <O<26>> created at line 15
    Found 1-bit tristate buffer for signal <O<25>> created at line 15
    Found 1-bit tristate buffer for signal <O<24>> created at line 15
    Found 1-bit tristate buffer for signal <O<23>> created at line 15
    Found 1-bit tristate buffer for signal <O<22>> created at line 15
    Found 1-bit tristate buffer for signal <O<21>> created at line 15
    Found 1-bit tristate buffer for signal <O<20>> created at line 15
    Found 1-bit tristate buffer for signal <O<19>> created at line 15
    Found 1-bit tristate buffer for signal <O<18>> created at line 15
    Found 1-bit tristate buffer for signal <O<17>> created at line 15
    Found 1-bit tristate buffer for signal <O<16>> created at line 15
    Found 1-bit tristate buffer for signal <O<15>> created at line 15
    Found 1-bit tristate buffer for signal <O<14>> created at line 15
    Found 1-bit tristate buffer for signal <O<13>> created at line 15
    Found 1-bit tristate buffer for signal <O<12>> created at line 15
    Found 1-bit tristate buffer for signal <O<11>> created at line 15
    Found 1-bit tristate buffer for signal <O<10>> created at line 15
    Found 1-bit tristate buffer for signal <O<9>> created at line 15
    Found 1-bit tristate buffer for signal <O<8>> created at line 15
    Found 1-bit tristate buffer for signal <O<7>> created at line 15
    Found 1-bit tristate buffer for signal <O<6>> created at line 15
    Found 1-bit tristate buffer for signal <O<5>> created at line 15
    Found 1-bit tristate buffer for signal <O<4>> created at line 15
    Found 1-bit tristate buffer for signal <O<3>> created at line 15
    Found 1-bit tristate buffer for signal <O<2>> created at line 15
    Found 1-bit tristate buffer for signal <O<1>> created at line 15
    Found 1-bit tristate buffer for signal <O<0>> created at line 15
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder1> synthesized.

Synthesizing Unit <reg>.
    Related source file is "C:\Xilinx\Major_Task_Phase2\reg.vhd".
    Found 32-bit register for signal <temp>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <Mux32>.
    Related source file is "C:\Xilinx\Major_Task_Phase2\Mux32.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <O> created at line 5.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 32-to-1 multiplexer                            : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit Decoder1: 32 internal tristates are replaced by logic (pull-up yes): O<0>, O<10>, O<11>, O<12>, O<13>, O<14>, O<15>, O<16>, O<17>, O<18>, O<19>, O<1>, O<20>, O<21>, O<22>, O<23>, O<24>, O<25>, O<26>, O<27>, O<28>, O<29>, O<2>, O<30>, O<31>, O<3>, O<4>, O<5>, O<6>, O<7>, O<8>, O<9>.

Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterFile, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RegisterFile.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 736
#      LUT6                        : 672
#      MUXF7                       : 64
# FlipFlops/Latches                : 1024
#      FDE                         : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  126800     0%  
 Number of Slice LUTs:                  672  out of  63400     1%  
    Number used as Logic:               672  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1152
   Number with an unused Flip Flop:     128  out of   1152    11%  
   Number with an unused LUT:           480  out of   1152    41%  
   Number of fully used LUT-FF pairs:   544  out of   1152    47%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    210    53%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.379ns
   Maximum output required time after clock: 2.230ns
   Maximum combinational path delay: 2.144ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7168 / 2048
-------------------------------------------------------------------------
Offset:              1.379ns (Levels of Logic = 2)
  Source:            write_sel<2> (PAD)
  Destination:       r32/temp_31 (FF)
  Destination Clock: clk rising

  Data Path: write_sel<2> to r32/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  write_sel_2_IBUF (write_sel_2_IBUF)
     LUT6:I0->O           32   0.097   0.386  d1/O<5>LogicTrst1 (L<5>)
     FDE:CE                    0.095          r6/temp_0
    ----------------------------------------
    Total                      1.379ns (0.193ns logic, 1.186ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              2.230ns (Levels of Logic = 4)
  Source:            r27/temp_31 (FF)
  Destination:       data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: r27/temp_31 to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  r27/temp_31 (r27/temp_31)
     LUT6:I2->O            1   0.097   0.556  m1/Mmux_O_873 (m1/Mmux_O_873)
     LUT6:I2->O            1   0.097   0.000  m1/Mmux_O_324 (m1/Mmux_O_324)
     MUXF7:I1->O           1   0.279   0.279  m1/Mmux_O_2_f7_23 (data1_31_OBUF)
     OBUF:I->O                 0.000          data1_31_OBUF (data1<31>)
    ----------------------------------------
    Total                      2.230ns (0.834ns logic, 1.396ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               2.144ns (Levels of Logic = 5)
  Source:            read_sel1<1> (PAD)
  Destination:       data1<31> (PAD)

  Data Path: read_sel1<1> to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  read_sel1_1_IBUF (read_sel1_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  m1/Mmux_O_81 (m1/Mmux_O_81)
     LUT6:I2->O            1   0.097   0.000  m1/Mmux_O_3 (m1/Mmux_O_3)
     MUXF7:I1->O           1   0.279   0.279  m1/Mmux_O_2_f7 (data1_0_OBUF)
     OBUF:I->O                 0.000          data1_0_OBUF (data1<0>)
    ----------------------------------------
    Total                      2.144ns (0.474ns logic, 1.670ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.33 secs
 
--> 

Total memory usage is 4620056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

