{"vcs1":{"timestamp_begin":1739355640.432365660, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739355640.772129858, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739355641.075253926, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355640.216004341}
{"VCS_COMP_START_TIME": 1739355640.216004341}
{"VCS_COMP_END_TIME": 1739355641.287186793}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150348}}
