# âš™ï¸ Cycle 1 â€“ Day 2 | Analog Electronics & Semiconductor Devices

**Date:** Nov 7 2025
**Focus:** BJT Biasing â€¢ Load Line Analysis â€¢ Q-Point Interpretation â€¢ FET Operation

---

## ğŸ§© Core Concepts
- Derived and visualized the DC load line for a BJT using VCC = 10 V, RC = 2 kÎ©.
- Computed Q-point ( VCE = 0.7 V, IC = 4.65 mA ) and learned its role in mode selection.
- Compared **BJT Active vs Saturation** and **FET Linear vs Saturation** regions.
- Understood how RB and RC shift Q-point position along the load line.
- Explored **thermal stability** via emitter resistor feedback.
- Visualized graphical differences between BJT and FET Iâ€“V curves.

---

## ğŸ§® Key Graphs (Downloadable)
1. BJT DC Load Line and Q-Point
2. Q-Point Shifts for Different RB and RC
3. BJT vs FET Characteristics Comparison

---

## ğŸ§° Micro Verilog Drill â€“ Transistor Switch Model
~transistor_switch_model.v


## ğŸ”— Reflection Log on Notion

For complete documentation, cool facts, and waveform screenshots,
view the detailed Notion reflection page here ğŸ‘‡

ğŸ‘‰ **[Cycle 1 â€“ Day 2 | Analog Electronics & Semiconductor Devices (Notion Link)] https://tough-catcher-45b.notion.site/Day-2-Analog-Electronics-Biasing-and-FET-Regions-2a4b47689bd580f4bd60e993c1020ac8?source=copy_link
