#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  5 16:38:34 2020
# Process ID: 3148
# Current directory: D:/Windows/Downloads/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15448 D:\Windows\Downloads\lab4\lab4.xpr
# Log file: D:/Windows/Downloads/lab4/vivado.log
# Journal file: D:/Windows/Downloads/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Windows/Downloads/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinix/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 652.984 ; gain = 65.555
update_compile_order -fileset sources_1
close [ open D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/selector.v w ]
add_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/selector.v
update_compile_order -fileset sources_1
close [ open D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/ringCounter.v w ]
add_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/ringCounter.v
update_compile_order -fileset sources_1
archive_project D:/Windows/Downloads/lab4.xpr.zip -temp_dir D:/Windows/Downloads/lab4/.Xil/Vivado-3148-DESKTOP-NOA060L -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Windows/Downloads/lab4/.Xil/Vivado-3148-DESKTOP-NOA060L' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Windows/Downloads/lab4.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 700.602 ; gain = 17.203
close [ open D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/edgeDetector.v w ]
add_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/edgeDetector.v
update_compile_order -fileset sources_1
close [ open D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/hex7seg.v w ]
add_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/hex7seg.v
update_compile_order -fileset sources_1
close [ open D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/m8_1.v w ]
add_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/m8_1.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/m8_1.v] -no_script -reset -force -quiet
remove_files  D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/m8_1.v
file delete -force D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/m8_1.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter16_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter16_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sim_1/new/counter16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counter16_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter16_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/counter16_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/counter16_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb  5 21:49:02 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinix/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 21:49:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 703.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter16_test_behav -key {Behavioral:sim_1:Functional:counter16_test} -tclbatch {counter16_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counter16_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 755.344 ; gain = 41.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter16_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 755.344 ; gain = 51.922
run 6000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter16_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter16_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sim_1/new/counter16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counter16_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter16_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 756.309 ; gain = 0.000
run 6000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter16_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter16_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sim_1/new/counter16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counter16_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter16_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 756.309 ; gain = 0.000
run 6000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter16_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter16_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sim_1/new/counter16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counter16_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter16_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 756.309 ; gain = 0.000
run 6000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter16_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter16_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Windows/Downloads/lab4/lab4.srcs/sim_1/new/counter16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Windows/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3d90eb89e7ce48ac869031762521644e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter16_test_behav xil_defaultlib.counter16_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counter16_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter16_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 952.219 ; gain = 0.000
run 6000 ns
archive_project D:/Windows/Downloads/lab4.xpr.zip -temp_dir D:/Windows/Downloads/lab4/.Xil/Vivado-3148-DESKTOP-NOA060L -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Windows/Downloads/lab4/.Xil/Vivado-3148-DESKTOP-NOA060L' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
