// Seed: 1288229304
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2
    , id_5,
    output tri id_3
);
  wire id_6;
  assign id_5 = 1'b0;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
  id_10(
      .id_0(1), .id_1(1'b0), .id_2(id_7)
  );
  assign id_2 = id_0 ? 1 : id_7;
  wire id_11;
  assign id_2 = 1;
  wire id_12;
  assign module_1.type_1 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output tri id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13
);
  integer id_15;
  initial begin : LABEL_0
    if (1) id_0 = 1;
    else if (1) id_0 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_10,
      id_2
  );
endmodule
