set_max_delay 30 -from clk2 -rise_from [get_clocks {core_clk}] -through [get_pins flop_Q] -rise_through net* -fall_through [get_pins flop_Q] -rise_to xor1 -fall_to [get_ports clk2] -ignore_clock_latency -reset_path
