// Seed: 3581813080
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  always id_4 = -1;
  assign id_4 = id_2 == -1;
  assign id_4 = id_0;
  assign id_4 = 1;
  assign id_4 = id_2;
  assign id_4 = -1;
  uwire id_6;
  for (id_7 = id_1; id_1; id_6 = -1) if (id_1) wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    output wand id_9,
    input wor id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    output tri id_17,
    output tri id_18
);
  assign id_18 = (1'b0);
  always id_0 = 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_16,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_20;
endmodule
