from migen import *
from migen.fhdl.verilog import convert

class andGate(Module):
    pass