# system info gx_std_x4 on 2016.07.20.10:23:11
system_info:
name,value
DEVICE,10AX115S3F45E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1469002989
#
#
# Files generated for gx_std_x4 on 2016.07.20.10:23:11
files:
filepath,kind,attributes,module,is_top
sim/gx_std_x4.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,gx_std_x4,true
altera_xcvr_native_a10_160/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/twentynm_pma.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/plain_files.txt,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/mentor_files.txt,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/cadence_files.txt,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/synopsys_files.txt,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/aldec_files.txt,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/docs/gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy_parameters.csv,OTHER,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_opt_logic_hqiuvmy.sv,SYSTEM_VERILOG,,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
gx_std_x4.xcvr_native_a10_0,gx_std_x4_altera_xcvr_native_a10_160_hqiuvmy
