{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549638134417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549638134417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 08 09:02:14 2019 " "Processing started: Fri Feb 08 09:02:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549638134417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1549638134417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385_lab4_demo_adder -c ece385_lab4_demo_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_lab4_demo_adder -c ece385_lab4_demo_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1549638134417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1549638134909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1549638134909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ece385sp16_lab4_adders/testbench.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ece385sp16_lab4_adders/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144313 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ra " "Found entity 2: four_bit_ra" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144313 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144313 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1549638144316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "ece385sp16_lab4_adders/HexDriver.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_select_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file ece385sp16_lab4_adders/carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144322 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbit_select_adder " "Found entity 2: fourbit_select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144322 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_adder " "Found entity 3: select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144322 ""} { "Info" "ISGN_ENTITY_NAME" "4 fourbit_mux " "Found entity 4: fourbit_mux" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549638144322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144322 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" carry_lookahead_adder.sv(81) " "Verilog HDL syntax error at carry_lookahead_adder.sv(81) near end of file ;  expecting \"endmodule\"" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 81 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1549638144326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_lookahead_adder.sv 0 0 " "Found 0 design units, including 0 entities, in source file ece385sp16_lab4_adders/carry_lookahead_adder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549638144326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549638144384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 08 09:02:24 2019 " "Processing ended: Fri Feb 08 09:02:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549638144384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549638144384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549638144384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1549638144384 ""}
