----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 11/07/2025 09:13:31 PM
-- Design Name: 
-- Module Name: genericMux4x1 - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity genericMux4x1 is
    generic(N: integer := 4);
    port(y3,y2,y1,y0: in STD_LOGIC_VECTOR(N-1 downto 0);
	s: in STD_LOGIC_VECTOR(1 downto 0);
	f: out STD_LOGIC_VECTOR(N-1 downto 0) );
end genericMux4x1;

architecture Behavioral of genericMux4x1 is
begin
        f <= y3 when s = "11" else
         y2 when s = "10" else
         y1 when s = "01" else
         y0 when s = "00";
end Behavioral;
