//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	kernel
.global .align 4 .u32 FILTER_SIZE = 3;

.visible .entry kernel(
	.param .u32 kernel_param_0,
	.param .u32 kernel_param_1,
	.param .u32 kernel_param_2,
	.param .u64 kernel_param_3,
	.param .u64 kernel_param_4
)
{
	.reg .pred 	%p<56>;
	.reg .b16 	%rs<30>;
	.reg .f32 	%f<145>;
	.reg .b32 	%r<105>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<54>;


	ld.param.u32 	%r42, [kernel_param_0];
	ld.param.u32 	%r43, [kernel_param_1];
	ld.param.u32 	%r44, [kernel_param_2];
	ld.param.u64 	%rd13, [kernel_param_3];
	ld.param.u64 	%rd14, [kernel_param_4];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd14;
	mov.u32 	%r45, %ntid.x;
	mov.u32 	%r46, %ctaid.x;
	mov.u32 	%r47, %tid.x;
	mad.lo.s32 	%r1, %r46, %r45, %r47;
	mov.u32 	%r48, %ntid.y;
	mov.u32 	%r49, %ctaid.y;
	mov.u32 	%r50, %tid.y;
	mad.lo.s32 	%r2, %r49, %r48, %r50;
	cvt.rn.f32.u32 	%f43, %r42;
	mov.f32 	%f44, 0f42700000;
	div.rn.f32 	%f45, %f44, %f43;
	cvt.rn.f32.u32 	%f46, %r43;
	div.rn.f32 	%f47, %f44, %f46;
	cvt.rn.f32.u32 	%f48, %r1;
	fma.rn.f32 	%f49, %f45, %f48, 0fC1F00000;
	cvt.rn.f32.u32 	%f50, %r2;
	fma.rn.f32 	%f51, %f47, %f50, 0fC1F00000;
	mul.f32 	%f52, %f51, %f51;
	fma.rn.f32 	%f1, %f49, %f49, %f52;
	setp.leu.f32 	%p10, %f1, 0f44364000;
	mov.f32 	%f126, 0f3F733333;
	@%p10 bra 	$L__BB0_2;

	sqrt.rn.f32 	%f53, %f1;
	add.f32 	%f54, %f53, 0fC1D80000;
	cvt.f64.f32 	%fd1, %f54;
	div.rn.f64 	%fd2, %fd1, 0dC008000060000000;
	add.f64 	%fd3, %fd2, 0d3FF0000000000000;
	mul.f64 	%fd4, %fd3, 0d3FEFFBE76C8B4396;
	cvt.rn.f32.f64 	%f55, %fd4;
	setp.lt.f32 	%p11, %f55, 0f00000000;
	selp.f32 	%f126, 0f00000000, %f55, %p11;

$L__BB0_2:
	add.s32 	%r3, %r1, -1;
	setp.ge.u32 	%p12, %r3, %r42;
	add.s32 	%r4, %r2, -1;
	or.b32  	%r51, %r4, %r3;
	setp.lt.s32 	%p13, %r51, 0;
	or.pred  	%p14, %p12, %p13;
	setp.ge.u32 	%p15, %r4, %r43;
	or.pred  	%p1, %p15, %p14;
	mul.lo.s32 	%r5, %r2, %r42;
	sub.s32 	%r6, %r5, %r42;
	add.s32 	%r52, %r6, %r3;
	mul.lo.s32 	%r7, %r52, %r44;
	add.s32 	%r8, %r44, -1;
	add.s32 	%r53, %r7, %r8;
	cvt.u64.u32 	%rd15, %r53;
	add.s64 	%rd3, %rd1, %rd15;
	mov.f32 	%f128, 0f00000000;
	@%p1 bra 	$L__BB0_4;

	ld.global.u8 	%rs1, [%rd3];
	cvt.rn.f32.u16 	%f57, %rs1;
	div.rn.f32 	%f58, %f57, 0f437F0000;
	add.f32 	%f128, %f58, 0f00000000;

$L__BB0_4:
	or.b32  	%r54, %r2, %r3;
	setp.lt.s32 	%p16, %r54, 0;
	or.pred  	%p18, %p12, %p16;
	setp.ge.u32 	%p19, %r2, %r43;
	or.pred  	%p2, %p19, %p18;
	add.s32 	%r55, %r5, %r3;
	mul.lo.s32 	%r9, %r55, %r44;
	add.s32 	%r56, %r9, %r8;
	cvt.u64.u32 	%rd16, %r56;
	add.s64 	%rd4, %rd1, %rd16;
	@%p2 bra 	$L__BB0_6;

	ld.global.u8 	%rs2, [%rd4];
	cvt.rn.f32.u16 	%f59, %rs2;
	div.rn.f32 	%f60, %f59, 0f437F0000;
	add.f32 	%f128, %f128, %f60;

$L__BB0_6:
	add.s32 	%r10, %r2, 1;
	or.b32  	%r57, %r10, %r3;
	setp.lt.s32 	%p20, %r57, 0;
	or.pred  	%p22, %p12, %p20;
	setp.ge.u32 	%p23, %r10, %r43;
	or.pred  	%p3, %p23, %p22;
	shl.b32 	%r58, %r42, 1;
	add.s32 	%r11, %r6, %r58;
	add.s32 	%r59, %r11, %r3;
	mul.lo.s32 	%r12, %r59, %r44;
	add.s32 	%r60, %r12, %r8;
	cvt.u64.u32 	%rd17, %r60;
	add.s64 	%rd5, %rd1, %rd17;
	@%p3 bra 	$L__BB0_8;

	ld.global.u8 	%rs3, [%rd5];
	cvt.rn.f32.u16 	%f61, %rs3;
	div.rn.f32 	%f62, %f61, 0f437F0000;
	add.f32 	%f128, %f128, %f62;

$L__BB0_8:
	or.b32  	%r61, %r4, %r1;
	setp.lt.s32 	%p24, %r61, 0;
	setp.ge.u32 	%p25, %r1, %r42;
	or.pred  	%p26, %p25, %p24;
	or.pred  	%p4, %p15, %p26;
	add.s32 	%r62, %r6, %r1;
	mul.lo.s32 	%r13, %r62, %r44;
	add.s32 	%r63, %r13, %r8;
	cvt.u64.u32 	%rd18, %r63;
	add.s64 	%rd6, %rd1, %rd18;
	@%p4 bra 	$L__BB0_10;

	ld.global.u8 	%rs4, [%rd6];
	cvt.rn.f32.u16 	%f63, %rs4;
	div.rn.f32 	%f64, %f63, 0f437F0000;
	add.f32 	%f128, %f128, %f64;

$L__BB0_10:
	or.b32  	%r64, %r2, %r1;
	setp.lt.s32 	%p28, %r64, 0;
	or.pred  	%p30, %p25, %p28;
	or.pred  	%p5, %p19, %p30;
	add.s32 	%r65, %r5, %r1;
	mul.lo.s32 	%r14, %r65, %r44;
	add.s32 	%r66, %r14, %r8;
	cvt.u64.u32 	%rd7, %r66;
	add.s64 	%rd8, %rd1, %rd7;
	@%p5 bra 	$L__BB0_12;

	ld.global.u8 	%rs5, [%rd8];
	cvt.rn.f32.u16 	%f65, %rs5;
	div.rn.f32 	%f66, %f65, 0f437F0000;
	add.f32 	%f128, %f128, %f66;

$L__BB0_12:
	or.b32  	%r67, %r10, %r1;
	setp.lt.s32 	%p32, %r67, 0;
	or.pred  	%p34, %p25, %p32;
	or.pred  	%p6, %p23, %p34;
	add.s32 	%r68, %r11, %r1;
	mul.lo.s32 	%r100, %r68, %r44;
	add.s32 	%r69, %r100, %r8;
	cvt.u64.u32 	%rd19, %r69;
	add.s64 	%rd9, %rd1, %rd19;
	@%p6 bra 	$L__BB0_14;

	ld.global.u8 	%rs6, [%rd9];
	cvt.rn.f32.u16 	%f67, %rs6;
	div.rn.f32 	%f68, %f67, 0f437F0000;
	add.f32 	%f128, %f128, %f68;

$L__BB0_14:
	add.s32 	%r16, %r1, 1;
	setp.ge.u32 	%p36, %r16, %r42;
	or.b32  	%r70, %r4, %r16;
	setp.lt.s32 	%p37, %r70, 0;
	or.pred  	%p38, %p36, %p37;
	or.pred  	%p7, %p15, %p38;
	add.s32 	%r71, %r6, %r16;
	mul.lo.s32 	%r101, %r71, %r44;
	add.s32 	%r72, %r101, %r8;
	cvt.u64.u32 	%rd20, %r72;
	add.s64 	%rd10, %rd1, %rd20;
	@%p7 bra 	$L__BB0_16;

	ld.global.u8 	%rs7, [%rd10];
	cvt.rn.f32.u16 	%f69, %rs7;
	div.rn.f32 	%f70, %f69, 0f437F0000;
	add.f32 	%f128, %f128, %f70;

$L__BB0_16:
	or.b32  	%r73, %r2, %r16;
	setp.lt.s32 	%p40, %r73, 0;
	or.pred  	%p42, %p36, %p40;
	or.pred  	%p8, %p19, %p42;
	add.s32 	%r74, %r5, %r16;
	mul.lo.s32 	%r102, %r74, %r44;
	add.s32 	%r75, %r102, %r8;
	cvt.u64.u32 	%rd21, %r75;
	add.s64 	%rd11, %rd1, %rd21;
	@%p8 bra 	$L__BB0_18;

	ld.global.u8 	%rs8, [%rd11];
	cvt.rn.f32.u16 	%f71, %rs8;
	div.rn.f32 	%f72, %f71, 0f437F0000;
	add.f32 	%f128, %f128, %f72;

$L__BB0_18:
	or.b32  	%r76, %r10, %r16;
	setp.lt.s32 	%p44, %r76, 0;
	or.pred  	%p46, %p36, %p44;
	or.pred  	%p9, %p23, %p46;
	add.s32 	%r77, %r11, %r16;
	mul.lo.s32 	%r103, %r77, %r44;
	add.s32 	%r78, %r103, %r8;
	cvt.u64.u32 	%rd22, %r78;
	add.s64 	%rd12, %rd1, %rd22;
	@%p9 bra 	$L__BB0_20;

	ld.global.u8 	%rs9, [%rd12];
	cvt.rn.f32.u16 	%f73, %rs9;
	div.rn.f32 	%f74, %f73, 0f437F0000;
	add.f32 	%f128, %f128, %f74;

$L__BB0_20:
	mul.f32 	%f75, %f126, %f128;
	div.rn.f32 	%f22, %f75, 0f41100000;
	mul.f32 	%f76, %f22, 0f437F0000;
	cvt.rzi.u32.f32 	%r79, %f76;
	add.s64 	%rd23, %rd2, %rd7;
	st.global.u8 	[%rd23], %r79;
	cvt.f64.f32 	%fd5, %f22;
	setp.geu.f64 	%p48, %fd5, 0d3F94141414141414;
	@%p48 bra 	$L__BB0_28;

	setp.eq.s32 	%p49, %r8, 0;
	@%p49 bra 	$L__BB0_49;

	add.s32 	%r81, %r44, -2;
	and.b32  	%r99, %r8, 3;
	setp.lt.u32 	%p50, %r81, 3;
	mov.u32 	%r97, 0;
	@%p50 bra 	$L__BB0_25;

	sub.s32 	%r96, %r8, %r99;

$L__BB0_24:
	add.s32 	%r83, %r97, %r14;
	cvt.u64.u32 	%rd24, %r83;
	add.s64 	%rd25, %rd2, %rd24;
	mov.u16 	%rs10, 0;
	st.global.u8 	[%rd25], %rs10;
	add.s32 	%r84, %r83, 1;
	cvt.u64.u32 	%rd26, %r84;
	add.s64 	%rd27, %rd2, %rd26;
	st.global.u8 	[%rd27], %rs10;
	add.s32 	%r85, %r83, 2;
	cvt.u64.u32 	%rd28, %r85;
	add.s64 	%rd29, %rd2, %rd28;
	st.global.u8 	[%rd29], %rs10;
	add.s32 	%r86, %r83, 3;
	cvt.u64.u32 	%rd30, %r86;
	add.s64 	%rd31, %rd2, %rd30;
	st.global.u8 	[%rd31], %rs10;
	add.s32 	%r97, %r97, 4;
	add.s32 	%r96, %r96, -4;
	setp.ne.s32 	%p51, %r96, 0;
	@%p51 bra 	$L__BB0_24;

$L__BB0_25:
	setp.eq.s32 	%p52, %r99, 0;
	@%p52 bra 	$L__BB0_28;

	add.s32 	%r98, %r97, %r14;

$L__BB0_27:
	.pragma "nounroll";
	cvt.u64.u32 	%rd32, %r98;
	add.s64 	%rd33, %rd2, %rd32;
	mov.u16 	%rs11, 0;
	st.global.u8 	[%rd33], %rs11;
	add.s32 	%r98, %r98, 1;
	add.s32 	%r99, %r99, -1;
	setp.ne.s32 	%p53, %r99, 0;
	@%p53 bra 	$L__BB0_27;

$L__BB0_28:
	setp.eq.s32 	%p54, %r8, 0;
	@%p54 bra 	$L__BB0_49;

	mul.f32 	%f23, %f126, 0f437F0000;
	mov.u32 	%r104, 0;

$L__BB0_30:
	mov.f32 	%f137, 0f00000000;
	@%p1 bra 	$L__BB0_32;

	ld.global.u8 	%rs12, [%rd3];
	cvt.rn.f32.u16 	%f78, %rs12;
	mul.f32 	%f79, %f126, %f78;
	div.rn.f32 	%f80, %f79, 0f437F0000;
	add.s32 	%r88, %r7, %r104;
	cvt.u64.u32 	%rd34, %r88;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u8 	%rs13, [%rd35];
	cvt.rn.f32.u16 	%f81, %rs13;
	div.rn.f32 	%f82, %f81, 0f437F0000;
	fma.rn.f32 	%f137, %f82, %f80, 0f00000000;

$L__BB0_32:
	@%p2 bra 	$L__BB0_34;

	ld.global.u8 	%rs14, [%rd4];
	cvt.rn.f32.u16 	%f83, %rs14;
	mul.f32 	%f84, %f126, %f83;
	div.rn.f32 	%f85, %f84, 0f437F0000;
	add.s32 	%r89, %r9, %r104;
	cvt.u64.u32 	%rd36, %r89;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u8 	%rs15, [%rd37];
	cvt.rn.f32.u16 	%f86, %rs15;
	div.rn.f32 	%f87, %f86, 0f437F0000;
	fma.rn.f32 	%f137, %f87, %f85, %f137;

$L__BB0_34:
	@%p3 bra 	$L__BB0_36;

	ld.global.u8 	%rs16, [%rd5];
	cvt.rn.f32.u16 	%f88, %rs16;
	mul.f32 	%f89, %f126, %f88;
	div.rn.f32 	%f90, %f89, 0f437F0000;
	add.s32 	%r90, %r12, %r104;
	cvt.u64.u32 	%rd38, %r90;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.u8 	%rs17, [%rd39];
	cvt.rn.f32.u16 	%f91, %rs17;
	div.rn.f32 	%f92, %f91, 0f437F0000;
	fma.rn.f32 	%f137, %f92, %f90, %f137;

$L__BB0_36:
	@%p4 bra 	$L__BB0_38;

	ld.global.u8 	%rs18, [%rd6];
	cvt.rn.f32.u16 	%f93, %rs18;
	mul.f32 	%f94, %f126, %f93;
	div.rn.f32 	%f95, %f94, 0f437F0000;
	add.s32 	%r91, %r13, %r104;
	cvt.u64.u32 	%rd40, %r91;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.u8 	%rs19, [%rd41];
	cvt.rn.f32.u16 	%f96, %rs19;
	div.rn.f32 	%f97, %f96, 0f437F0000;
	fma.rn.f32 	%f137, %f97, %f95, %f137;

$L__BB0_38:
	@%p5 bra 	$L__BB0_40;

	ld.global.u8 	%rs20, [%rd8];
	cvt.rn.f32.u16 	%f98, %rs20;
	mul.f32 	%f99, %f126, %f98;
	div.rn.f32 	%f100, %f99, 0f437F0000;
	add.s32 	%r92, %r14, %r104;
	cvt.u64.u32 	%rd42, %r92;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.u8 	%rs21, [%rd43];
	cvt.rn.f32.u16 	%f101, %rs21;
	div.rn.f32 	%f102, %f101, 0f437F0000;
	fma.rn.f32 	%f137, %f102, %f100, %f137;

$L__BB0_40:
	@%p6 bra 	$L__BB0_42;

	ld.global.u8 	%rs22, [%rd9];
	cvt.rn.f32.u16 	%f103, %rs22;
	mul.f32 	%f104, %f126, %f103;
	div.rn.f32 	%f105, %f104, 0f437F0000;
	cvt.u64.u32 	%rd44, %r100;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u8 	%rs23, [%rd45];
	cvt.rn.f32.u16 	%f106, %rs23;
	div.rn.f32 	%f107, %f106, 0f437F0000;
	fma.rn.f32 	%f137, %f107, %f105, %f137;

$L__BB0_42:
	@%p7 bra 	$L__BB0_44;

	ld.global.u8 	%rs24, [%rd10];
	cvt.rn.f32.u16 	%f108, %rs24;
	mul.f32 	%f109, %f126, %f108;
	div.rn.f32 	%f110, %f109, 0f437F0000;
	cvt.u64.u32 	%rd46, %r101;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.u8 	%rs25, [%rd47];
	cvt.rn.f32.u16 	%f111, %rs25;
	div.rn.f32 	%f112, %f111, 0f437F0000;
	fma.rn.f32 	%f137, %f112, %f110, %f137;

$L__BB0_44:
	@%p8 bra 	$L__BB0_46;

	ld.global.u8 	%rs26, [%rd11];
	cvt.rn.f32.u16 	%f113, %rs26;
	mul.f32 	%f114, %f126, %f113;
	div.rn.f32 	%f115, %f114, 0f437F0000;
	cvt.u64.u32 	%rd48, %r102;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.u8 	%rs27, [%rd49];
	cvt.rn.f32.u16 	%f116, %rs27;
	div.rn.f32 	%f117, %f116, 0f437F0000;
	fma.rn.f32 	%f137, %f117, %f115, %f137;

$L__BB0_46:
	@%p9 bra 	$L__BB0_48;

	ld.global.u8 	%rs28, [%rd12];
	cvt.rn.f32.u16 	%f118, %rs28;
	mul.f32 	%f119, %f126, %f118;
	div.rn.f32 	%f120, %f119, 0f437F0000;
	cvt.u64.u32 	%rd50, %r103;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u8 	%rs29, [%rd51];
	cvt.rn.f32.u16 	%f121, %rs29;
	div.rn.f32 	%f122, %f121, 0f437F0000;
	fma.rn.f32 	%f137, %f122, %f120, %f137;

$L__BB0_48:
	div.rn.f32 	%f123, %f137, 0f41100000;
	mul.f32 	%f124, %f23, %f123;
	div.rn.f32 	%f125, %f124, %f22;
	cvt.rzi.u32.f32 	%r93, %f125;
	add.s32 	%r94, %r14, %r104;
	cvt.u64.u32 	%rd52, %r94;
	add.s64 	%rd53, %rd2, %rd52;
	st.global.u8 	[%rd53], %r93;
	add.s32 	%r103, %r103, 1;
	add.s32 	%r102, %r102, 1;
	add.s32 	%r101, %r101, 1;
	add.s32 	%r100, %r100, 1;
	add.s32 	%r104, %r104, 1;
	setp.lt.u32 	%p55, %r104, %r8;
	@%p55 bra 	$L__BB0_30;

$L__BB0_49:
	ret;

}

