[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 32 GiB Channels: 2 Width: 64-bit Data Rate: 1600 MT/s
Heartbeat CPU 1 instructions: 10000001 cycles: 3739466 heartbeat IPC: 2.674 cumulative IPC: 2.674 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 3740126 heartbeat IPC: 2.674 cumulative IPC: 2.674 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 2 instructions: 10000001 cycles: 3740192 heartbeat IPC: 2.674 cumulative IPC: 2.674 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 3 instructions: 10000002 cycles: 3740421 heartbeat IPC: 2.673 cumulative IPC: 2.673 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 1 instructions: 20000001 cycles: 6268074 heartbeat IPC: 3.955 cumulative IPC: 3.191 (Simulation time: 00 hr 03 min 17 sec)
Warmup finished CPU 1 instructions: 20000001 cycles: 6268074 cumulative IPC: 3.191 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 2 instructions: 20000001 cycles: 6270288 heartbeat IPC: 3.952 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup finished CPU 2 instructions: 20000001 cycles: 6270288 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6270372 heartbeat IPC: 3.952 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6270372 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 3 instructions: 20000002 cycles: 6270558 heartbeat IPC: 3.952 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup finished CPU 3 instructions: 20000002 cycles: 6270558 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup complete CPU 3 instructions: 20000002 cycles: 6270558 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup complete CPU 2 instructions: 20001193 cycles: 6270558 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Warmup complete CPU 1 instructions: 20009392 cycles: 6270558 cumulative IPC: 3.191 (Simulation time: 00 hr 03 min 18 sec)
Warmup complete CPU 0 instructions: 20000794 cycles: 6270558 cumulative IPC: 3.19 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 1 instructions: 30000002 cycles: 62250491 heartbeat IPC: 0.1786 cumulative IPC: 0.1785 (Simulation time: 00 hr 13 min 58 sec)
Heartbeat CPU 2 instructions: 30000002 cycles: 62278891 heartbeat IPC: 0.1785 cumulative IPC: 0.1785 (Simulation time: 00 hr 13 min 58 sec)
Heartbeat CPU 3 instructions: 30000002 cycles: 62299455 heartbeat IPC: 0.1785 cumulative IPC: 0.1785 (Simulation time: 00 hr 13 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 62308801 heartbeat IPC: 0.1784 cumulative IPC: 0.1784 (Simulation time: 00 hr 13 min 59 sec)
Heartbeat CPU 1 instructions: 40000004 cycles: 112561126 heartbeat IPC: 0.1988 cumulative IPC: 0.1881 (Simulation time: 00 hr 23 min 56 sec)
Heartbeat CPU 2 instructions: 40000004 cycles: 112573215 heartbeat IPC: 0.1988 cumulative IPC: 0.1881 (Simulation time: 00 hr 23 min 57 sec)
Heartbeat CPU 3 instructions: 40000004 cycles: 112639789 heartbeat IPC: 0.1986 cumulative IPC: 0.188 (Simulation time: 00 hr 23 min 58 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 112653457 heartbeat IPC: 0.1986 cumulative IPC: 0.188 (Simulation time: 00 hr 23 min 58 sec)
Heartbeat CPU 2 instructions: 50000008 cycles: 175578188 heartbeat IPC: 0.1587 cumulative IPC: 0.1772 (Simulation time: 00 hr 36 min 12 sec)
Heartbeat CPU 1 instructions: 50000008 cycles: 175580158 heartbeat IPC: 0.1587 cumulative IPC: 0.1771 (Simulation time: 00 hr 36 min 12 sec)
Heartbeat CPU 3 instructions: 50000008 cycles: 175633293 heartbeat IPC: 0.1587 cumulative IPC: 0.1771 (Simulation time: 00 hr 36 min 13 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 175665298 heartbeat IPC: 0.1587 cumulative IPC: 0.1771 (Simulation time: 00 hr 36 min 13 sec)
Heartbeat CPU 2 instructions: 60000011 cycles: 234688407 heartbeat IPC: 0.1692 cumulative IPC: 0.1751 (Simulation time: 00 hr 52 min 27 sec)
Heartbeat CPU 1 instructions: 60000010 cycles: 234736885 heartbeat IPC: 0.169 cumulative IPC: 0.175 (Simulation time: 00 hr 52 min 28 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 234766447 heartbeat IPC: 0.1692 cumulative IPC: 0.1751 (Simulation time: 00 hr 52 min 28 sec)
Heartbeat CPU 3 instructions: 60000010 cycles: 234768731 heartbeat IPC: 0.1691 cumulative IPC: 0.1751 (Simulation time: 00 hr 52 min 28 sec)
Heartbeat CPU 2 instructions: 70000012 cycles: 289712896 heartbeat IPC: 0.1817 cumulative IPC: 0.1764 (Simulation time: 01 hr 11 min 41 sec)
Heartbeat CPU 3 instructions: 70000012 cycles: 289806766 heartbeat IPC: 0.1817 cumulative IPC: 0.1763 (Simulation time: 01 hr 11 min 42 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 289813615 heartbeat IPC: 0.1817 cumulative IPC: 0.1763 (Simulation time: 01 hr 11 min 42 sec)
Heartbeat CPU 1 instructions: 70000010 cycles: 289818569 heartbeat IPC: 0.1815 cumulative IPC: 0.1763 (Simulation time: 01 hr 11 min 42 sec)
Heartbeat CPU 2 instructions: 80000013 cycles: 348984157 heartbeat IPC: 0.1687 cumulative IPC: 0.1751 (Simulation time: 01 hr 23 min 13 sec)
Simulation finished CPU 2 instructions: 60000001 cycles: 342720993 cumulative IPC: 0.1751 (Simulation time: 01 hr 23 min 13 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 349170872 heartbeat IPC: 0.1685 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 15 sec)
Simulation finished CPU 0 instructions: 60000003 cycles: 342906270 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 15 sec)
Heartbeat CPU 1 instructions: 80000013 cycles: 349184517 heartbeat IPC: 0.1684 cumulative IPC: 0.1749 (Simulation time: 01 hr 23 min 15 sec)
Simulation finished CPU 3 instructions: 60000000 cycles: 342935685 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 15 sec)
Heartbeat CPU 3 instructions: 80000013 cycles: 349207012 heartbeat IPC: 0.1683 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 15 sec)
Simulation finished CPU 1 instructions: 60000001 cycles: 342981068 cumulative IPC: 0.1749 (Simulation time: 01 hr 23 min 16 sec)
Simulation complete CPU 3 instructions: 60006313 cycles: 342981068 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 16 sec)
Simulation complete CPU 2 instructions: 60031228 cycles: 342981068 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 16 sec)
Simulation complete CPU 1 instructions: 60000001 cycles: 342981068 cumulative IPC: 0.1749 (Simulation time: 01 hr 23 min 16 sec)
Simulation complete CPU 0 instructions: 60010749 cycles: 342981068 cumulative IPC: 0.175 (Simulation time: 01 hr 23 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/623.xalancbmk_s-10B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/623.xalancbmk_s-10B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/623.xalancbmk_s-10B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/623.xalancbmk_s-10B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.175 instructions: 60006313 cycles: 342981068
CPU 3 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08852
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1195
BRANCH_RETURN: 0.3729


CPU 2 cumulative IPC: 0.175 instructions: 60031228 cycles: 342981068
CPU 2 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08859
BRANCH_INDIRECT: 0.01789
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.0001499
BRANCH_INDIRECT_CALL: 0.1197
BRANCH_RETURN: 0.3735


CPU 1 cumulative IPC: 0.1749 instructions: 60000001 cycles: 342981068
CPU 1 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08845
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1194
BRANCH_RETURN: 0.3726


CPU 0 cumulative IPC: 0.175 instructions: 60010749 cycles: 342981068
CPU 0 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08852
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1195
BRANCH_RETURN: 0.3728

cpu3->cpu3_STLB TOTAL        ACCESS:     450412 HIT:     133924 MISS:     316488 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     450412 HIT:     133924 MISS:     316488 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 433 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    2401418 HIT:     366752 MISS:    2034666 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1842455 HIT:     310746 MISS:    1531709 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:      24100 HIT:       8389 MISS:      15711 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:      46540 HIT:      46288 MISS:        252 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:     488323 HIT:       1329 MISS:     486994 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 246 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:    1650351 HIT:    1335228 MISS:     315123 MSHR_MERGE:     106298
cpu3->cpu3_L1I LOAD         ACCESS:    1650351 HIT:    1335228 MISS:     315123 MSHR_MERGE:     106298
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: 60.45 cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   18845957 HIT:   14785391 MISS:    4060566 MSHR_MERGE:    1914513
cpu3->cpu3_L1D LOAD         ACCESS:   15376704 HIT:   11957703 MISS:    3419001 MSHR_MERGE:    1785371
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    2834866 HIT:    2692877 MISS:     141989 MSHR_MERGE:     117889
cpu3->cpu3_L1D TRANSLATION  ACCESS:     634387 HIT:     134811 MISS:     499576 MSHR_MERGE:      11253
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:    1452185 HIT:    1365931 MISS:      86254 MSHR_MERGE:      49034
cpu3->cpu3_ITLB LOAD         ACCESS:    1452185 HIT:    1365931 MISS:      86254 MSHR_MERGE:      49034
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: 48.71 cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17582738 HIT:   16555406 MISS:    1027332 MSHR_MERGE:     614140
cpu3->cpu3_DTLB LOAD         ACCESS:   17582738 HIT:   16555406 MISS:    1027332 MSHR_MERGE:     614140
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 333.5 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     450710 HIT:     134021 MISS:     316689 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     450710 HIT:     134021 MISS:     316689 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 433.1 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    2403056 HIT:     368676 MISS:    2034380 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1843531 HIT:     312524 MISS:    1531007 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:      24165 HIT:       8451 MISS:      15714 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:      46596 HIT:      46363 MISS:        233 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:     488764 HIT:       1338 MISS:     487426 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 246 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:    1652070 HIT:    1336595 MISS:     315475 MSHR_MERGE:     106159
cpu2->cpu2_L1I LOAD         ACCESS:    1652070 HIT:    1336595 MISS:     315475 MSHR_MERGE:     106159
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: 60.06 cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   18855242 HIT:   14792464 MISS:    4062778 MSHR_MERGE:    1915634
cpu2->cpu2_L1D LOAD         ACCESS:   15381946 HIT:   11961521 MISS:    3420425 MSHR_MERGE:    1786210
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    2838518 HIT:    2696275 MISS:     142243 MSHR_MERGE:     118078
cpu2->cpu2_L1D TRANSLATION  ACCESS:     634778 HIT:     134668 MISS:     500110 MSHR_MERGE:      11346
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 244.7 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:    1453705 HIT:    1367266 MISS:      86439 MSHR_MERGE:      49139
cpu2->cpu2_ITLB LOAD         ACCESS:    1453705 HIT:    1367266 MISS:      86439 MSHR_MERGE:      49139
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: 49.5 cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17590950 HIT:   16563247 MISS:    1027703 MSHR_MERGE:     614293
cpu2->cpu2_DTLB LOAD         ACCESS:   17590950 HIT:   16563247 MISS:    1027703 MSHR_MERGE:     614293
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 333.6 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     450339 HIT:     133832 MISS:     316507 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     450339 HIT:     133832 MISS:     316507 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 433.2 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    2401352 HIT:     370622 MISS:    2030730 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1842357 HIT:     314455 MISS:    1527902 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:      24092 HIT:       8550 MISS:      15542 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:      46520 HIT:      46299 MISS:        221 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:     488383 HIT:       1318 MISS:     487065 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 246.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:    1649620 HIT:    1334840 MISS:     314780 MSHR_MERGE:     106103
cpu1->cpu1_L1I LOAD         ACCESS:    1649620 HIT:    1334840 MISS:     314780 MSHR_MERGE:     106103
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: 59.61 cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   18842879 HIT:   14781237 MISS:    4061642 MSHR_MERGE:    1915486
cpu1->cpu1_L1D LOAD         ACCESS:   15375216 HIT:   11955354 MISS:    3419862 MSHR_MERGE:    1786181
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    2833260 HIT:    2691226 MISS:     142034 MSHR_MERGE:     117942
cpu1->cpu1_L1D TRANSLATION  ACCESS:     634403 HIT:     134657 MISS:     499746 MSHR_MERGE:      11363
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:    1451527 HIT:    1365363 MISS:      86164 MSHR_MERGE:      48979
cpu1->cpu1_ITLB LOAD         ACCESS:    1451527 HIT:    1365363 MISS:      86164 MSHR_MERGE:      48979
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: 49.39 cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17579060 HIT:   16551702 MISS:    1027358 MSHR_MERGE:     614204
cpu1->cpu1_DTLB LOAD         ACCESS:   17579060 HIT:   16551702 MISS:    1027358 MSHR_MERGE:     614204
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 333.6 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     450415 HIT:     133898 MISS:     316517 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     450415 HIT:     133898 MISS:     316517 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 433.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2401707 HIT:     368162 MISS:    2033545 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1842558 HIT:     312003 MISS:    1530555 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      24108 HIT:       8521 MISS:      15587 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      46545 HIT:      46289 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     488496 HIT:       1349 MISS:     487147 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 246.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1650031 HIT:    1334960 MISS:     315071 MSHR_MERGE:     106248
cpu0->cpu0_L1I LOAD         ACCESS:    1650031 HIT:    1334960 MISS:     315071 MSHR_MERGE:     106248
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 59.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18847246 HIT:   14784550 MISS:    4062696 MSHR_MERGE:    1916357
cpu0->cpu0_L1D LOAD         ACCESS:   15377608 HIT:   11957040 MISS:    3420568 MSHR_MERGE:    1786833
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2835200 HIT:    2692832 MISS:     142368 MSHR_MERGE:     118260
cpu0->cpu0_L1D TRANSLATION  ACCESS:     634438 HIT:     134678 MISS:     499760 MSHR_MERGE:      11264
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1451868 HIT:    1365612 MISS:      86256 MSHR_MERGE:      49043
cpu0->cpu0_ITLB LOAD         ACCESS:    1451868 HIT:    1365612 MISS:      86256 MSHR_MERGE:      49043
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 48.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17583505 HIT:   16556127 MISS:    1027378 MSHR_MERGE:     614176
cpu0->cpu0_DTLB LOAD         ACCESS:   17583505 HIT:   16556127 MISS:    1027378 MSHR_MERGE:     614176
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 333.7 cycles
cpu0->LLC TOTAL        ACCESS:    2057908 HIT:      34788 MISS:    2023120 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1530555 HIT:      21904 MISS:    1508651 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15587 HIT:        924 MISS:      14663 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      24619 HIT:      11892 MISS:      12727 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     487147 HIT:         68 MISS:     487079 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 865.5 cycles
cpu1->LLC TOTAL        ACCESS:    2055008 HIT:      31241 MISS:    2023767 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1527902 HIT:      18919 MISS:    1508983 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:      15542 HIT:        853 MISS:      14689 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:      24499 HIT:      11384 MISS:      13115 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:     487065 HIT:         85 MISS:     486980 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 865.2 cycles
cpu2->LLC TOTAL        ACCESS:    2058780 HIT:      36236 MISS:    2022544 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1531007 HIT:      22291 MISS:    1508716 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:      15714 HIT:       1016 MISS:      14698 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:      24633 HIT:      12840 MISS:      11793 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:     487426 HIT:         89 MISS:     487337 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 865.8 cycles
cpu3->LLC TOTAL        ACCESS:    2059899 HIT:      37333 MISS:    2022566 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1531709 HIT:      22353 MISS:    1509356 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:      15711 HIT:       1118 MISS:      14593 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:      25485 HIT:      13793 MISS:      11692 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:     486994 HIT:         69 MISS:     486925 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 865.8 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.175 instructions: 60000000 cycles: 342935685
CPU 3 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08853
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1196
BRANCH_RETURN: 0.3729


CPU 2 cumulative IPC: 0.1751 instructions: 60000001 cycles: 342720993
CPU 2 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08852
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1195
BRANCH_RETURN: 0.3729


CPU 1 cumulative IPC: 0.1749 instructions: 60000001 cycles: 342981068
CPU 1 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08845
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1194
BRANCH_RETURN: 0.3726


CPU 0 cumulative IPC: 0.175 instructions: 60000003 cycles: 342906270
CPU 0 Branch Prediction Accuracy: 94.55% MPKI: 14.16 Average ROB Occupancy at Mispredict: 42.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08853
BRANCH_INDIRECT: 0.01785
BRANCH_CONDITIONAL: 13.56
BRANCH_DIRECT_CALL: 0.00015
BRANCH_INDIRECT_CALL: 0.1195
BRANCH_RETURN: 0.3729

cpu3->cpu3_STLB TOTAL        ACCESS:     450412 HIT:     133924 MISS:     316488 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     450412 HIT:     133924 MISS:     316488 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 433 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    2401418 HIT:     366752 MISS:    2034666 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1842455 HIT:     310746 MISS:    1531709 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:      24100 HIT:       8389 MISS:      15711 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:      46540 HIT:      46288 MISS:        252 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:     488323 HIT:       1329 MISS:     486994 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 246 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:    1650351 HIT:    1335228 MISS:     315123 MSHR_MERGE:     106298
cpu3->cpu3_L1I LOAD         ACCESS:    1650351 HIT:    1335228 MISS:     315123 MSHR_MERGE:     106298
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: 60.45 cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   18845957 HIT:   14785391 MISS:    4060566 MSHR_MERGE:    1914513
cpu3->cpu3_L1D LOAD         ACCESS:   15376704 HIT:   11957703 MISS:    3419001 MSHR_MERGE:    1785371
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    2834866 HIT:    2692877 MISS:     141989 MSHR_MERGE:     117889
cpu3->cpu3_L1D TRANSLATION  ACCESS:     634387 HIT:     134811 MISS:     499576 MSHR_MERGE:      11253
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:    1452185 HIT:    1365931 MISS:      86254 MSHR_MERGE:      49034
cpu3->cpu3_ITLB LOAD         ACCESS:    1452185 HIT:    1365931 MISS:      86254 MSHR_MERGE:      49034
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: 48.71 cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17582738 HIT:   16555406 MISS:    1027332 MSHR_MERGE:     614140
cpu3->cpu3_DTLB LOAD         ACCESS:   17582738 HIT:   16555406 MISS:    1027332 MSHR_MERGE:     614140
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 333.5 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     450710 HIT:     134021 MISS:     316689 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     450710 HIT:     134021 MISS:     316689 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 433.1 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    2403056 HIT:     368676 MISS:    2034380 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1843531 HIT:     312524 MISS:    1531007 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:      24165 HIT:       8451 MISS:      15714 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:      46596 HIT:      46363 MISS:        233 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:     488764 HIT:       1338 MISS:     487426 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 246 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:    1652070 HIT:    1336595 MISS:     315475 MSHR_MERGE:     106159
cpu2->cpu2_L1I LOAD         ACCESS:    1652070 HIT:    1336595 MISS:     315475 MSHR_MERGE:     106159
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: 60.06 cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   18855242 HIT:   14792464 MISS:    4062778 MSHR_MERGE:    1915634
cpu2->cpu2_L1D LOAD         ACCESS:   15381946 HIT:   11961521 MISS:    3420425 MSHR_MERGE:    1786210
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    2838518 HIT:    2696275 MISS:     142243 MSHR_MERGE:     118078
cpu2->cpu2_L1D TRANSLATION  ACCESS:     634778 HIT:     134668 MISS:     500110 MSHR_MERGE:      11346
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 244.7 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:    1453705 HIT:    1367266 MISS:      86439 MSHR_MERGE:      49139
cpu2->cpu2_ITLB LOAD         ACCESS:    1453705 HIT:    1367266 MISS:      86439 MSHR_MERGE:      49139
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: 49.5 cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17590950 HIT:   16563247 MISS:    1027703 MSHR_MERGE:     614293
cpu2->cpu2_DTLB LOAD         ACCESS:   17590950 HIT:   16563247 MISS:    1027703 MSHR_MERGE:     614293
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 333.6 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     450339 HIT:     133832 MISS:     316507 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     450339 HIT:     133832 MISS:     316507 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 433.2 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    2401352 HIT:     370622 MISS:    2030730 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1842357 HIT:     314455 MISS:    1527902 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:      24092 HIT:       8550 MISS:      15542 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:      46520 HIT:      46299 MISS:        221 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:     488383 HIT:       1318 MISS:     487065 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 246.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:    1649620 HIT:    1334840 MISS:     314780 MSHR_MERGE:     106103
cpu1->cpu1_L1I LOAD         ACCESS:    1649620 HIT:    1334840 MISS:     314780 MSHR_MERGE:     106103
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: 59.61 cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   18842879 HIT:   14781237 MISS:    4061642 MSHR_MERGE:    1915486
cpu1->cpu1_L1D LOAD         ACCESS:   15375216 HIT:   11955354 MISS:    3419862 MSHR_MERGE:    1786181
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    2833260 HIT:    2691226 MISS:     142034 MSHR_MERGE:     117942
cpu1->cpu1_L1D TRANSLATION  ACCESS:     634403 HIT:     134657 MISS:     499746 MSHR_MERGE:      11363
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:    1451527 HIT:    1365363 MISS:      86164 MSHR_MERGE:      48979
cpu1->cpu1_ITLB LOAD         ACCESS:    1451527 HIT:    1365363 MISS:      86164 MSHR_MERGE:      48979
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: 49.39 cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17579060 HIT:   16551702 MISS:    1027358 MSHR_MERGE:     614204
cpu1->cpu1_DTLB LOAD         ACCESS:   17579060 HIT:   16551702 MISS:    1027358 MSHR_MERGE:     614204
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 333.6 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     450415 HIT:     133898 MISS:     316517 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     450415 HIT:     133898 MISS:     316517 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 433.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2401707 HIT:     368162 MISS:    2033545 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1842558 HIT:     312003 MISS:    1530555 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      24108 HIT:       8521 MISS:      15587 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      46545 HIT:      46289 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     488496 HIT:       1349 MISS:     487147 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 246.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1650031 HIT:    1334960 MISS:     315071 MSHR_MERGE:     106248
cpu0->cpu0_L1I LOAD         ACCESS:    1650031 HIT:    1334960 MISS:     315071 MSHR_MERGE:     106248
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 59.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18847246 HIT:   14784550 MISS:    4062696 MSHR_MERGE:    1916357
cpu0->cpu0_L1D LOAD         ACCESS:   15377608 HIT:   11957040 MISS:    3420568 MSHR_MERGE:    1786833
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2835200 HIT:    2692832 MISS:     142368 MSHR_MERGE:     118260
cpu0->cpu0_L1D TRANSLATION  ACCESS:     634438 HIT:     134678 MISS:     499760 MSHR_MERGE:      11264
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 244.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1451868 HIT:    1365612 MISS:      86256 MSHR_MERGE:      49043
cpu0->cpu0_ITLB LOAD         ACCESS:    1451868 HIT:    1365612 MISS:      86256 MSHR_MERGE:      49043
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 48.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17583505 HIT:   16556127 MISS:    1027378 MSHR_MERGE:     614176
cpu0->cpu0_DTLB LOAD         ACCESS:   17583505 HIT:   16556127 MISS:    1027378 MSHR_MERGE:     614176
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 333.7 cycles
cpu0->LLC TOTAL        ACCESS:    2057908 HIT:      34788 MISS:    2023120 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1530555 HIT:      21904 MISS:    1508651 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15587 HIT:        924 MISS:      14663 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      24619 HIT:      11892 MISS:      12727 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     487147 HIT:         68 MISS:     487079 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 865.5 cycles
cpu1->LLC TOTAL        ACCESS:    2055008 HIT:      31241 MISS:    2023767 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1527902 HIT:      18919 MISS:    1508983 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:      15542 HIT:        853 MISS:      14689 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:      24499 HIT:      11384 MISS:      13115 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:     487065 HIT:         85 MISS:     486980 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 865.2 cycles
cpu2->LLC TOTAL        ACCESS:    2058780 HIT:      36236 MISS:    2022544 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1531007 HIT:      22291 MISS:    1508716 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:      15714 HIT:       1016 MISS:      14698 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:      24633 HIT:      12840 MISS:      11793 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:     487426 HIT:         89 MISS:     487337 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 865.8 cycles
cpu3->LLC TOTAL        ACCESS:    2059899 HIT:      37333 MISS:    2022566 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1531709 HIT:      22353 MISS:    1509356 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:      15711 HIT:       1118 MISS:      14593 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:      25485 HIT:      13793 MISS:      11692 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:     486994 HIT:         69 MISS:     486925 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 865.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        136
  ROW_BUFFER_MISS:    4019473
  AVG DBUS CONGESTED CYCLE: 4.958
Channel 0 WQ ROW_BUFFER_HIT:      15461
  ROW_BUFFER_MISS:      31401
  FULL:          0
Channel 0 REFRESHES ISSUED:      28582

Channel 1 RQ ROW_BUFFER_HIT:         97
  ROW_BUFFER_MISS:    4022837
  AVG DBUS CONGESTED CYCLE: 4.961
Channel 1 WQ ROW_BUFFER_HIT:      15564
  ROW_BUFFER_MISS:      30678
  FULL:          0
Channel 1 REFRESHES ISSUED:      28582
