module decoder_Verilog (
	input x1, x2, x4,
	input c1, c2, c3,
	output y0, y1, y2, y3, y4, y5, y6, y7);
	
	assign enabele = (c1 & ~c2 & ~c3)
	
	if (enable) begin 
		case ({c1, c2, c3}) 
			3`b000: y0 = 1;
			3`b001: y1 = 1;
			3`b010: y2 = 1;
			3`b011: y3 = 1;
			3`b100: y4 = 1;
			3`b101: y5 = 1;
			3`b110: y6 = 1;
			3`b111: y7 = 1;
		endcase 
	end 
endmodule 