Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb 23 16:17:02 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/AES_Encrypt_axi_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------+
|      Characteristics      |                                 Path #1                                |
+---------------------------+------------------------------------------------------------------------+
| Requirement               | 10.000                                                                 |
| Path Delay                | 2.241                                                                  |
| Logic Delay               | 1.273(57%)                                                             |
| Net Delay                 | 0.968(43%)                                                             |
| Clock Skew                | -0.040                                                                 |
| Slack                     | 7.352                                                                  |
| Clock Uncertainty         | 0.035                                                                  |
| Clock Relationship        | Safely Timed                                                           |
| Clock Delay Group         | Same Clock                                                             |
| Logic Levels              | 3                                                                      |
| Routes                    | NA                                                                     |
| Logical Path              | RAMB18E2/CLKARDCLK-(55)-LUT6-(1)-LUT6-(1)-LUT5-(1)-RAMB18E2/DINADIN[0] |
| Start Point Clock         | ap_clk                                                                 |
| End Point Clock           | ap_clk                                                                 |
| DSP Block                 | None                                                                   |
| RAM Registers             | DO_REG(0)-None                                                         |
| IO Crossings              | 0                                                                      |
| SLR Crossings             | 0                                                                      |
| PBlocks                   | 0                                                                      |
| High Fanout               | 55                                                                     |
| Dont Touch                | 0                                                                      |
| Mark Debug                | 0                                                                      |
| Start Point Pin Primitive | RAMB18E2/CLKARDCLK                                                     |
| End Point Pin Primitive   | RAMB18E2/DINADIN[0]                                                    |
| Start Point Pin           | q1_reg/CLKARDCLK                                                       |
| End Point Pin             | ram_reg_bram_0/DINADIN[0]                                              |
+---------------------------+------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+----+
| End Point Clock | Requirement |  1  |  2  |  3  |  4  |  5 |
+-----------------+-------------+-----+-----+-----+-----+----+
| ap_clk          | 10.000ns    | 236 | 124 | 260 | 288 | 92 |
+-----------------+-------------+-----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


