// Seed: 1995003261
module module_0 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    output tri id_5,
    output wire id_6,
    output tri id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply0 id_10
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6
);
  wire id_8;
  module_0(
      id_1, id_5, id_5, id_0, id_6, id_6, id_6, id_6, id_3, id_6, id_0
  );
endmodule
