Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 12:02:49 2020
| Host         : DESKTOP-NH30ANV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wave_generator_control_sets_placed.rpt
| Design       : wave_generator
| Device       : xc7s15
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      9 |            2 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            8 |
| No           | No                    | Yes                    |              67 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+---------------------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal       |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------+---------------------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out2 |                            | uut_dac_controller/dac_sync_n_i_2_n_0 |                3 |              9 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_wave_make/triangle_tmp | uut_wave_make/square_wave[7]_i_2_n_0  |                3 |              9 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_dac_controller/div_en  | uut_dac_controller/dac_sync_n_i_2_n_0 |                3 |             14 |
|  u1_clk_wiz_0/inst/clk_out2 |                            |                                       |                8 |             28 |
|  u1_clk_wiz_0/inst/clk_out2 |                            | uut_wave_make/square_wave[7]_i_2_n_0  |               15 |             58 |
+-----------------------------+----------------------------+---------------------------------------+------------------+----------------+


